##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for LOG_IntClock
		4.3::Critical Path Report for WIFIdev_Channel_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. WIFIdev_Channel_IntClock:R)
		5.2::Critical Path Report for (LOG_IntClock:R vs. LOG_IntClock:R)
		5.3::Critical Path Report for (WIFIdev_Channel_IntClock:R vs. WIFIdev_Channel_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                   | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_1(routed)           | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                 | Frequency: 57.25 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                     | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                     | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                 | N/A                   | Target: 24.00 MHz  | 
Clock: LOG_IntClock              | Frequency: 52.05 MHz  | Target: 0.92 MHz   | 
Clock: WIFIdev_Channel_IntClock  | Frequency: 51.39 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                 WIFIdev_Channel_IntClock  41666.7          24200       N/A              N/A         N/A              N/A         N/A              N/A         
LOG_IntClock              LOG_IntClock              1.08333e+006     1064123     N/A              N/A         N/A              N/A         N/A              N/A         
WIFIdev_Channel_IntClock  WIFIdev_Channel_IntClock  1.08333e+006     1063875     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase            
------------  ------------  --------------------------  
Pin_1(0)_PAD  25351         Clock_1(routed):R           
Pin_1(0)_PAD  25351         Clock_1(routed):F           
Tx_1(0)_PAD   30838         WIFIdev_Channel_IntClock:R  
Tx_2(0)_PAD   31746         LOG_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.25 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24200p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#26 vs. WIFIdev_Channel_IntClock:R#2)   41667
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13997
-------------------------------------   ----- 
End-of-path arrival time (ps)           13997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                         iocell2         1816   1816  24200  RISE       1
\WIFIdev_Channel:BUART:rx_postpoll\/main_0         macrocell6      6522   8338  24200  RISE       1
\WIFIdev_Channel:BUART:rx_postpoll\/q              macrocell6      3350  11688  24200  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13997  24200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock             datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for LOG_IntClock
******************************************
Clock: LOG_IntClock
Frequency: 52.05 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_1\/q
Path End       : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064123p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13021
-------------------------------------   ----- 
End-of-path arrival time (ps)           13021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_1\/q                      macrocell30     1250   1250  1064123  RISE       1
\LOG:BUART:counter_load_not\/main_0           macrocell10     4819   6069  1064123  RISE       1
\LOG:BUART:counter_load_not\/q                macrocell10     3350   9419  1064123  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3602  13021  1064123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for WIFIdev_Channel_IntClock
******************************************************
Clock: WIFIdev_Channel_IntClock
Frequency: 51.39 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/load
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063875p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -5360
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14098
-------------------------------------   ----- 
End-of-path arrival time (ps)           14098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_counter_load\/main_0  macrocell5    7180   8430  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_counter_load\/q       macrocell5    3350  11780  1063875  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/load   count7cell    2318  14098  1063875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. WIFIdev_Channel_IntClock:R)
**************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24200p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#26 vs. WIFIdev_Channel_IntClock:R#2)   41667
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13997
-------------------------------------   ----- 
End-of-path arrival time (ps)           13997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                         iocell2         1816   1816  24200  RISE       1
\WIFIdev_Channel:BUART:rx_postpoll\/main_0         macrocell6      6522   8338  24200  RISE       1
\WIFIdev_Channel:BUART:rx_postpoll\/q              macrocell6      3350  11688  24200  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13997  24200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock             datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (LOG_IntClock:R vs. LOG_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_1\/q
Path End       : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064123p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13021
-------------------------------------   ----- 
End-of-path arrival time (ps)           13021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_1\/q                      macrocell30     1250   1250  1064123  RISE       1
\LOG:BUART:counter_load_not\/main_0           macrocell10     4819   6069  1064123  RISE       1
\LOG:BUART:counter_load_not\/q                macrocell10     3350   9419  1064123  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3602  13021  1064123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (WIFIdev_Channel_IntClock:R vs. WIFIdev_Channel_IntClock:R)
*****************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/load
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063875p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -5360
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14098
-------------------------------------   ----- 
End-of-path arrival time (ps)           14098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_counter_load\/main_0  macrocell5    7180   8430  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_counter_load\/q       macrocell5    3350  11780  1063875  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/load   count7cell    2318  14098  1063875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24200p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#26 vs. WIFIdev_Channel_IntClock:R#2)   41667
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13997
-------------------------------------   ----- 
End-of-path arrival time (ps)           13997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                         iocell2         1816   1816  24200  RISE       1
\WIFIdev_Channel:BUART:rx_postpoll\/main_0         macrocell6      6522   8338  24200  RISE       1
\WIFIdev_Channel:BUART:rx_postpoll\/q              macrocell6      3350  11688  24200  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13997  24200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29819p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#26 vs. WIFIdev_Channel_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8338
-------------------------------------   ---- 
End-of-path arrival time (ps)           8338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell2       1816   1816  24200  RISE       1
MODIN1_1/main_2  macrocell25   6522   8338  29819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29819p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#26 vs. WIFIdev_Channel_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8338
-------------------------------------   ---- 
End-of-path arrival time (ps)           8338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell2       1816   1816  24200  RISE       1
MODIN1_0/main_2  macrocell26   6522   8338  29819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \WIFIdev_Channel:BUART:rx_last\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:rx_last\/clock_0
Path slack     : 30740p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#26 vs. WIFIdev_Channel_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7417
-------------------------------------   ---- 
End-of-path arrival time (ps)           7417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2       1816   1816  24200  RISE       1
\WIFIdev_Channel:BUART:rx_last\/main_0  macrocell28   5601   7417  30740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_last\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \WIFIdev_Channel:BUART:rx_state_0\/main_5
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_0\/clock_0
Path slack     : 30744p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#26 vs. WIFIdev_Channel_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell2       1816   1816  24200  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/main_5  macrocell19   5597   7413  30744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \WIFIdev_Channel:BUART:rx_state_2\/main_5
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_2\/clock_0
Path slack     : 30757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#26 vs. WIFIdev_Channel_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7399
-------------------------------------   ---- 
End-of-path arrival time (ps)           7399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell2       1816   1816  24200  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/main_5  macrocell22   5583   7399  30757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \WIFIdev_Channel:BUART:rx_status_3\/main_5
Capture Clock  : \WIFIdev_Channel:BUART:rx_status_3\/clock_0
Path slack     : 30757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#26 vs. WIFIdev_Channel_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7399
-------------------------------------   ---- 
End-of-path arrival time (ps)           7399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell2       1816   1816  24200  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/main_5  macrocell27   5583   7399  30757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/clock_0                macrocell27         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/load
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063875p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -5360
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14098
-------------------------------------   ----- 
End-of-path arrival time (ps)           14098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_counter_load\/main_0  macrocell5    7180   8430  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_counter_load\/q       macrocell5    3350  11780  1063875  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/load   count7cell    2318  14098  1063875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_1\/q
Path End       : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064123p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13021
-------------------------------------   ----- 
End-of-path arrival time (ps)           13021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_1\/q                      macrocell30     1250   1250  1064123  RISE       1
\LOG:BUART:counter_load_not\/main_0           macrocell10     4819   6069  1064123  RISE       1
\LOG:BUART:counter_load_not\/q                macrocell10     3350   9419  1064123  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3602  13021  1064123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_1\/q
Path End       : \WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066136p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -6190
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11007
-------------------------------------   ----- 
End-of-path arrival time (ps)           11007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT    slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_1\/q                      macrocell14     1250   1250  1066136  RISE       1
\WIFIdev_Channel:BUART:counter_load_not\/main_0           macrocell2      4171   5421  1066136  RISE       1
\WIFIdev_Channel:BUART:counter_load_not\/q                macrocell2      3350   8771  1066136  RISE       1
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2237  11007  1066136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069945p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -6010
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7378
-------------------------------------   ---- 
End-of-path arrival time (ps)           7378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_0\/q                macrocell19     1250   1250  1066946  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6128   7378  1069945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \WIFIdev_Channel:BUART:sTX:TxSts\/status_0
Capture Clock  : \WIFIdev_Channel:BUART:sTX:TxSts\/clock
Path slack     : 1070285p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                        -500
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12548
-------------------------------------   ----- 
End-of-path arrival time (ps)           12548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT    slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070285  RISE       1
\WIFIdev_Channel:BUART:tx_status_0\/main_3                 macrocell3      3355   6935  1070285  RISE       1
\WIFIdev_Channel:BUART:tx_status_0\/q                      macrocell3      3350  10285  1070285  RISE       1
\WIFIdev_Channel:BUART:sTX:TxSts\/status_0                 statusicell1    2263  12548  1070285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:TxSts\/clock                    statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \LOG:BUART:sTX:TxSts\/clock
Path slack     : 1070319p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12514
-------------------------------------   ----- 
End-of-path arrival time (ps)           12514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1070319  RISE       1
\LOG:BUART:tx_status_0\/main_3                 macrocell11     3254   6834  1070319  RISE       1
\LOG:BUART:tx_status_0\/q                      macrocell11     3350  10184  1070319  RISE       1
\LOG:BUART:sTX:TxSts\/status_0                 statusicell3    2330  12514  1070319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:TxSts\/clock                                statusicell3        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_0\/q
Path End       : \LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070563p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6760
-------------------------------------   ---- 
End-of-path arrival time (ps)           6760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_0\/q                macrocell31     1250   1250  1066254  RISE       1
\LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5510   6760  1070563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \WIFIdev_Channel:BUART:sRX:RxSts\/status_4
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxSts\/clock
Path slack     : 1070675p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                        -500
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12159
-------------------------------------   ----- 
End-of-path arrival time (ps)           12159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT    slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070675  RISE       1
\WIFIdev_Channel:BUART:rx_status_4\/main_1                 macrocell7      2902   6482  1070675  RISE       1
\WIFIdev_Channel:BUART:rx_status_4\/q                      macrocell7      3350   9832  1070675  RISE       1
\WIFIdev_Channel:BUART:sRX:RxSts\/status_4                 statusicell2    2326  12159  1070675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxSts\/clock                    statusicell2        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071223p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -6010
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q         macrocell18     1250   1250  1063875  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4850   6100  1071223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_1\/q
Path End       : \WIFIdev_Channel:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \WIFIdev_Channel:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071230p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -6010
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_1\/q                macrocell14     1250   1250  1066136  RISE       1
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4844   6094  1071230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFIdev_Channel:BUART:rx_load_fifo\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:rx_load_fifo\/clock_0
Path slack     : 1071380p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8443
-------------------------------------   ---- 
End-of-path arrival time (ps)           8443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/main_0  macrocell20   7193   8443  1071380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/clock_0               macrocell20         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_2\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_2\/clock_0
Path slack     : 1071380p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8443
-------------------------------------   ---- 
End-of-path arrival time (ps)           8443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/main_0    macrocell22   7193   8443  1071380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFIdev_Channel:BUART:rx_status_3\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:rx_status_3\/clock_0
Path slack     : 1071380p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8443
-------------------------------------   ---- 
End-of-path arrival time (ps)           8443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/main_0   macrocell27   7193   8443  1071380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/clock_0                macrocell27         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_0\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_0\/clock_0
Path slack     : 1071393p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/main_0    macrocell19   7180   8430  1071393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_3\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_3\/clock_0
Path slack     : 1071393p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/main_0    macrocell21   7180   8430  1071393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071393p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_ctrl_mark_last\/q        macrocell18   1250   1250  1063875  RISE       1
\WIFIdev_Channel:BUART:rx_state_stop1_reg\/main_0  macrocell24   7180   8430  1071393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_stop1_reg\/clock_0         macrocell24         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LOG:BUART:tx_state_0\/main_3
Capture Clock  : \LOG:BUART:tx_state_0\/clock_0
Path slack     : 1071617p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8206
-------------------------------------   ---- 
End-of-path arrival time (ps)           8206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1070319  RISE       1
\LOG:BUART:tx_state_0\/main_3                  macrocell31     4626   8206  1071617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \WIFIdev_Channel:BUART:tx_state_0\/main_3
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_0\/clock_0
Path slack     : 1072888p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6935
-------------------------------------   ---- 
End-of-path arrival time (ps)           6935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT    slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070285  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/main_3                  macrocell15     3355   6935  1072888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \WIFIdev_Channel:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072928p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -6010
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_0\/q                macrocell15     1250   1250  1067165  RISE       1
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3146   4396  1072928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_1\/q
Path End       : \LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072986p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_1\/q                macrocell30     1250   1250  1064123  RISE       1
\LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3088   4338  1072986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_0\/q
Path End       : \LOG:BUART:txn\/main_2
Capture Clock  : \LOG:BUART:txn\/clock_0
Path slack     : 1073063p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6760
-------------------------------------   ---- 
End-of-path arrival time (ps)           6760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_0\/q  macrocell31   1250   1250  1066254  RISE       1
\LOG:BUART:txn\/main_2    macrocell29   5510   6760  1073063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:txn\/clock_0                                    macrocell29         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LOG:BUART:txn\/main_3
Capture Clock  : \LOG:BUART:txn\/clock_0
Path slack     : 1073147p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073147  RISE       1
\LOG:BUART:txn\/main_3                macrocell29     2306   6676  1073147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:txn\/clock_0                                    macrocell29         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:rx_load_fifo\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:rx_load_fifo\/clock_0
Path slack     : 1073212p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_0\/q         macrocell19   1250   1250  1066946  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/main_1  macrocell20   5362   6612  1073212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/clock_0               macrocell20         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_2\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_2\/clock_0
Path slack     : 1073212p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_0\/q       macrocell19   1250   1250  1066946  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/main_1  macrocell22   5362   6612  1073212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:rx_status_3\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:rx_status_3\/clock_0
Path slack     : 1073212p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_0\/q        macrocell19   1250   1250  1066946  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/main_1  macrocell27   5362   6612  1073212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/clock_0                macrocell27         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \WIFIdev_Channel:BUART:txn\/main_3
Capture Clock  : \WIFIdev_Channel:BUART:txn\/clock_0
Path slack     : 1073213p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073213  RISE       1
\WIFIdev_Channel:BUART:txn\/main_3                macrocell13     2240   6610  1073213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:txn\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_1\/q
Path End       : \LOG:BUART:tx_state_0\/main_0
Capture Clock  : \LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073228p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_1\/q       macrocell30   1250   1250  1064123  RISE       1
\LOG:BUART:tx_state_0\/main_0  macrocell31   5346   6596  1073228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_1\/q
Path End       : \LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073228p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_1\/q      macrocell30   1250   1250  1064123  RISE       1
\LOG:BUART:tx_bitclk\/main_0  macrocell33   5346   6596  1073228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_bitclk\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_bitclk_enable\/q
Path End       : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073428p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -6010
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_bitclk_enable\/q          macrocell23     1250   1250  1073428  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2645   3895  1073428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_1\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_1\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_1\/clock_0
Path slack     : 1073732p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_1\/q       macrocell14   1250   1250  1066136  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/main_0  macrocell14   4842   6092  1073732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_1\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_2\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_2\/clock_0
Path slack     : 1073732p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_1\/q       macrocell14   1250   1250  1066136  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/main_0  macrocell16   4842   6092  1073732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_1\/q
Path End       : \WIFIdev_Channel:BUART:tx_bitclk\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:tx_bitclk\/clock_0
Path slack     : 1073732p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_1\/q      macrocell14   1250   1250  1066136  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/main_0  macrocell17   4842   6092  1073732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_0\/q
Path End       : \LOG:BUART:tx_state_1\/main_1
Capture Clock  : \LOG:BUART:tx_state_1\/clock_0
Path slack     : 1073750p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_0\/q       macrocell31   1250   1250  1066254  RISE       1
\LOG:BUART:tx_state_1\/main_1  macrocell30   4823   6073  1073750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_0\/q
Path End       : \LOG:BUART:tx_state_2\/main_1
Capture Clock  : \LOG:BUART:tx_state_2\/clock_0
Path slack     : 1073750p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_0\/q       macrocell31   1250   1250  1066254  RISE       1
\LOG:BUART:tx_state_2\/main_1  macrocell32   4823   6073  1073750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_2\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_bitclk\/q
Path End       : \LOG:BUART:txn\/main_6
Capture Clock  : \LOG:BUART:txn\/clock_0
Path slack     : 1073791p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_bitclk\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_bitclk\/q  macrocell33   1250   1250  1073791  RISE       1
\LOG:BUART:txn\/main_6   macrocell29   4782   6032  1073791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:txn\/clock_0                                    macrocell29         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074058p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3266
-------------------------------------   ---- 
End-of-path arrival time (ps)           3266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065861  RISE       1
\LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3076   3266  1074058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFIdev_Channel:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \WIFIdev_Channel:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074133p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -6010
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           3191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068359  RISE       1
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3001   3191  1074133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:TxShifter:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_bitclk\/q
Path End       : \LOG:BUART:tx_state_1\/main_5
Capture Clock  : \LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074343p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_bitclk\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_bitclk\/q        macrocell33   1250   1250  1073791  RISE       1
\LOG:BUART:tx_state_1\/main_5  macrocell30   4230   5480  1074343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_bitclk\/q
Path End       : \LOG:BUART:tx_state_2\/main_5
Capture Clock  : \LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074343p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_bitclk\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_bitclk\/q        macrocell33   1250   1250  1073791  RISE       1
\LOG:BUART:tx_state_2\/main_5  macrocell32   4230   5480  1074343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_2\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_3\/q
Path End       : \WIFIdev_Channel:BUART:rx_load_fifo\/main_3
Capture Clock  : \WIFIdev_Channel:BUART:rx_load_fifo\/clock_0
Path slack     : 1074354p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_3\/q         macrocell21   1250   1250  1067400  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/main_3  macrocell20   4219   5469  1074354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/clock_0               macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_3\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_2\/main_3
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_2\/clock_0
Path slack     : 1074354p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_3\/q       macrocell21   1250   1250  1067400  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/main_3  macrocell22   4219   5469  1074354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_3\/q
Path End       : \WIFIdev_Channel:BUART:rx_status_3\/main_3
Capture Clock  : \WIFIdev_Channel:BUART:rx_status_3\/clock_0
Path slack     : 1074354p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_3\/q        macrocell21   1250   1250  1067400  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/main_3  macrocell27   4219   5469  1074354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/clock_0                macrocell27         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_1\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_0\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_0\/clock_0
Path slack     : 1074403p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_1\/q       macrocell14   1250   1250  1066136  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/main_0  macrocell15   4171   5421  1074403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_0\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_0\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_0\/q       macrocell19   1250   1250  1066946  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/main_1  macrocell19   4110   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_3\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_3\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_0\/q       macrocell19   1250   1250  1066946  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/main_1  macrocell21   4110   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_0\/q               macrocell19   1250   1250  1066946  RISE       1
\WIFIdev_Channel:BUART:rx_state_stop1_reg\/main_1  macrocell24   4110   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_stop1_reg\/clock_0         macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_2\/q
Path End       : \LOG:BUART:tx_state_0\/main_4
Capture Clock  : \LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074710p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_2\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_2\/q       macrocell32   1250   1250  1065090  RISE       1
\LOG:BUART:tx_state_0\/main_4  macrocell31   3864   5114  1074710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_2\/q
Path End       : \LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074710p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_2\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_2\/q      macrocell32   1250   1250  1065090  RISE       1
\LOG:BUART:tx_bitclk\/main_3  macrocell33   3864   5114  1074710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_bitclk\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_1\/q
Path End       : \WIFIdev_Channel:BUART:txn\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:txn\/clock_0
Path slack     : 1074916p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_1\/q  macrocell14   1250   1250  1066136  RISE       1
\WIFIdev_Channel:BUART:txn\/main_1    macrocell13   3657   4907  1074916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:txn\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_3\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_0\/main_3
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_0\/clock_0
Path slack     : 1074918p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_3\/q       macrocell21   1250   1250  1067400  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/main_3  macrocell19   3655   4905  1074918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_3\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_3\/main_3
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_3\/clock_0
Path slack     : 1074918p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_3\/q       macrocell21   1250   1250  1067400  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/main_3  macrocell21   3655   4905  1074918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_3\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074918p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_3\/q               macrocell21   1250   1250  1067400  RISE       1
\WIFIdev_Channel:BUART:rx_state_stop1_reg\/main_2  macrocell24   3655   4905  1074918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_stop1_reg\/clock_0         macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_0
Path End       : \WIFIdev_Channel:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074944p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074944  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/main_2   macrocell23   2939   4879  1074944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0           macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_2
Path End       : \WIFIdev_Channel:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074951p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074951  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/main_0   macrocell23   2933   4873  1074951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0           macrocell23         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074951p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074951  RISE       1
MODIN1_1/main_0                                   macrocell25   2933   4873  1074951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074951p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074951  RISE       1
MODIN1_0/main_0                                   macrocell26   2933   4873  1074951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_1
Path End       : \WIFIdev_Channel:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074953  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/main_1   macrocell23   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0           macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074953  RISE       1
MODIN1_1/main_1                                   macrocell25   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074953  RISE       1
MODIN1_0/main_1                                   macrocell26   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_bitclk_enable\/q
Path End       : \WIFIdev_Channel:BUART:rx_load_fifo\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:rx_load_fifo\/clock_0
Path slack     : 1075009p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  1073428  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/main_2  macrocell20   3564   4814  1075009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/clock_0               macrocell20         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_bitclk_enable\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_2\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_2\/clock_0
Path slack     : 1075009p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1073428  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/main_2   macrocell22   3564   4814  1075009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_bitclk_enable\/q
Path End       : \WIFIdev_Channel:BUART:rx_status_3\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:rx_status_3\/clock_0
Path slack     : 1075009p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1073428  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/main_2  macrocell27   3564   4814  1075009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/clock_0                macrocell27         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_bitclk_enable\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_0\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_0\/clock_0
Path slack     : 1075029p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1073428  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/main_2   macrocell19   3545   4795  1075029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_bitclk_enable\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_3\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_3\/clock_0
Path slack     : 1075029p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_bitclk_enable\/clock_0           macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1073428  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/main_2   macrocell21   3545   4795  1075029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_4
Path End       : \WIFIdev_Channel:BUART:rx_state_0\/main_10
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_0\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/main_10        macrocell19   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_4
Path End       : \WIFIdev_Channel:BUART:rx_state_3\/main_7
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_3\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/main_7         macrocell21   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_5
Path End       : \WIFIdev_Channel:BUART:rx_state_0\/main_9
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_0\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/main_9         macrocell19   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_5
Path End       : \WIFIdev_Channel:BUART:rx_state_3\/main_6
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_3\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/main_6         macrocell21   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_4
Path End       : \WIFIdev_Channel:BUART:rx_load_fifo\/main_7
Capture Clock  : \WIFIdev_Channel:BUART:rx_load_fifo\/clock_0
Path slack     : 1075087p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/main_7       macrocell20   2796   4736  1075087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/clock_0               macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_4
Path End       : \WIFIdev_Channel:BUART:rx_state_2\/main_9
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_2\/clock_0
Path slack     : 1075087p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/main_9         macrocell22   2796   4736  1075087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_5
Path End       : \WIFIdev_Channel:BUART:rx_load_fifo\/main_6
Capture Clock  : \WIFIdev_Channel:BUART:rx_load_fifo\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/main_6       macrocell20   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/clock_0               macrocell20         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_5
Path End       : \WIFIdev_Channel:BUART:rx_state_2\/main_8
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_2\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/main_8         macrocell22   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LOG:BUART:tx_state_1\/main_4
Capture Clock  : \LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075175  RISE       1
\LOG:BUART:tx_state_1\/main_4               macrocell30     4458   4648  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LOG:BUART:tx_state_2\/main_4
Capture Clock  : \LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075175  RISE       1
\LOG:BUART:tx_state_2\/main_4               macrocell32     4458   4648  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_2\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \WIFIdev_Channel:BUART:rx_status_3\/main_6
Capture Clock  : \WIFIdev_Channel:BUART:rx_status_3\/clock_0
Path slack     : 1075199p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                  macrocell25   1250   1250  1070657  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/main_6  macrocell27   3374   4624  1075199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/clock_0                macrocell27         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \WIFIdev_Channel:BUART:rx_status_3\/main_7
Capture Clock  : \WIFIdev_Channel:BUART:rx_status_3\/clock_0
Path slack     : 1075202p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                                  macrocell26   1250   1250  1070659  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/main_7  macrocell27   3371   4621  1075202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/clock_0                macrocell27         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \WIFIdev_Channel:BUART:rx_state_0\/main_6
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_0\/clock_0
Path slack     : 1075213p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                 macrocell25   1250   1250  1070657  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/main_6  macrocell19   3361   4611  1075213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \WIFIdev_Channel:BUART:rx_state_0\/main_7
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_0\/clock_0
Path slack     : 1075216p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                                 macrocell26   1250   1250  1070659  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/main_7  macrocell19   3358   4608  1075216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_6
Path End       : \WIFIdev_Channel:BUART:rx_state_0\/main_8
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_0\/clock_0
Path slack     : 1075250p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075250  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/main_8         macrocell19   2633   4573  1075250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_6
Path End       : \WIFIdev_Channel:BUART:rx_state_3\/main_5
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_3\/clock_0
Path slack     : 1075250p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075250  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/main_5         macrocell21   2633   4573  1075250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_6
Path End       : \WIFIdev_Channel:BUART:rx_load_fifo\/main_5
Capture Clock  : \WIFIdev_Channel:BUART:rx_load_fifo\/clock_0
Path slack     : 1075265p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075250  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/main_5       macrocell20   2618   4558  1075265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/clock_0               macrocell20         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_6
Path End       : \WIFIdev_Channel:BUART:rx_state_2\/main_7
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_2\/clock_0
Path slack     : 1075265p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075250  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/main_7         macrocell22   2618   4558  1075265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:txn\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:txn\/clock_0
Path slack     : 1075430p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_0\/q  macrocell15   1250   1250  1067165  RISE       1
\WIFIdev_Channel:BUART:txn\/main_2    macrocell13   3143   4393  1075430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:txn\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_0\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_0\/clock_0
Path slack     : 1075432p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_0\/q       macrocell15   1250   1250  1067165  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/main_1  macrocell15   3142   4392  1075432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_1\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_1\/clock_0
Path slack     : 1075436p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_0\/q       macrocell15   1250   1250  1067165  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/main_1  macrocell14   3137   4387  1075436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_2\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_2\/clock_0
Path slack     : 1075436p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_0\/q       macrocell15   1250   1250  1067165  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/main_1  macrocell16   3137   4387  1075436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_0\/q
Path End       : \WIFIdev_Channel:BUART:tx_bitclk\/main_1
Capture Clock  : \WIFIdev_Channel:BUART:tx_bitclk\/clock_0
Path slack     : 1075436p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_0\/q      macrocell15   1250   1250  1067165  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/main_1  macrocell17   3137   4387  1075436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LOG:BUART:tx_state_0\/main_2
Capture Clock  : \LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075485p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065861  RISE       1
\LOG:BUART:tx_state_0\/main_2               macrocell31     4148   4338  1075485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075485p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065861  RISE       1
\LOG:BUART:tx_bitclk\/main_2                macrocell33     4148   4338  1075485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_bitclk\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_1\/q
Path End       : \LOG:BUART:tx_state_1\/main_0
Capture Clock  : \LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075488p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_1\/q       macrocell30   1250   1250  1064123  RISE       1
\LOG:BUART:tx_state_1\/main_0  macrocell30   3085   4335  1075488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_1\/q
Path End       : \LOG:BUART:tx_state_2\/main_0
Capture Clock  : \LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075488p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_1\/q       macrocell30   1250   1250  1064123  RISE       1
\LOG:BUART:tx_state_2\/main_0  macrocell32   3085   4335  1075488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_2\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_2\/q
Path End       : \WIFIdev_Channel:BUART:txn\/main_4
Capture Clock  : \WIFIdev_Channel:BUART:txn\/clock_0
Path slack     : 1075596p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4227
-------------------------------------   ---- 
End-of-path arrival time (ps)           4227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_2\/q  macrocell16   1250   1250  1067333  RISE       1
\WIFIdev_Channel:BUART:txn\/main_4    macrocell13   2977   4227  1075596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:txn\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_bitclk\/q
Path End       : \WIFIdev_Channel:BUART:txn\/main_6
Capture Clock  : \WIFIdev_Channel:BUART:txn\/clock_0
Path slack     : 1075599p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_bitclk\/q  macrocell17   1250   1250  1075599  RISE       1
\WIFIdev_Channel:BUART:txn\/main_6   macrocell13   2974   4224  1075599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:txn\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_2\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_0\/main_4
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_0\/clock_0
Path slack     : 1075599p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_2\/q       macrocell16   1250   1250  1067333  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/main_4  macrocell15   2974   4224  1075599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_bitclk\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_0\/main_5
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_0\/clock_0
Path slack     : 1075606p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_bitclk\/q        macrocell17   1250   1250  1075599  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/main_5  macrocell15   2967   4217  1075606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_1\/q
Path End       : \LOG:BUART:txn\/main_1
Capture Clock  : \LOG:BUART:txn\/clock_0
Path slack     : 1075613p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_1\/q  macrocell30   1250   1250  1064123  RISE       1
\LOG:BUART:txn\/main_1    macrocell29   2960   4210  1075613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:txn\/clock_0                                    macrocell29         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_bitclk\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_1\/main_5
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_1\/clock_0
Path slack     : 1075731p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_bitclk\/q        macrocell17   1250   1250  1075599  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/main_5  macrocell14   2842   4092  1075731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_bitclk\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_2\/main_5
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_2\/clock_0
Path slack     : 1075731p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_bitclk\/q        macrocell17   1250   1250  1075599  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/main_5  macrocell16   2842   4092  1075731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_2\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_1\/main_3
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_1\/clock_0
Path slack     : 1075732p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_2\/q       macrocell16   1250   1250  1067333  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/main_3  macrocell14   2842   4092  1075732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_2\/q
Path End       : \WIFIdev_Channel:BUART:tx_state_2\/main_3
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_2\/clock_0
Path slack     : 1075732p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_2\/q       macrocell16   1250   1250  1067333  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/main_3  macrocell16   2842   4092  1075732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:tx_state_2\/q
Path End       : \WIFIdev_Channel:BUART:tx_bitclk\/main_3
Capture Clock  : \WIFIdev_Channel:BUART:tx_bitclk\/clock_0
Path slack     : 1075732p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:tx_state_2\/q      macrocell16   1250   1250  1067333  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/main_3  macrocell17   2842   4092  1075732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_load_fifo\/q
Path End       : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075742p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3130
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/clock_0               macrocell20         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_load_fifo\/q            macrocell20     1250   1250  1073603  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3211   4461  1075742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxShifter:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LOG:BUART:txn\/main_5
Capture Clock  : \LOG:BUART:txn\/clock_0
Path slack     : 1075751p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075175  RISE       1
\LOG:BUART:txn\/main_5                      macrocell29     3882   4072  1075751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:txn\/clock_0                                    macrocell29         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_2\/q
Path End       : \LOG:BUART:tx_state_1\/main_3
Capture Clock  : \LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075761p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_2\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_2\/q       macrocell32   1250   1250  1065090  RISE       1
\LOG:BUART:tx_state_1\/main_3  macrocell30   2813   4063  1075761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_2\/q
Path End       : \LOG:BUART:tx_state_2\/main_3
Capture Clock  : \LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075761p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_2\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_2\/q       macrocell32   1250   1250  1065090  RISE       1
\LOG:BUART:tx_state_2\/main_3  macrocell32   2813   4063  1075761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_2\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_2\/q
Path End       : \LOG:BUART:txn\/main_4
Capture Clock  : \LOG:BUART:txn\/clock_0
Path slack     : 1075767p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_2\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_2\/q  macrocell32   1250   1250  1065090  RISE       1
\LOG:BUART:txn\/main_4    macrocell29   2806   4056  1075767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:txn\/clock_0                                    macrocell29         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_0\/q
Path End       : \LOG:BUART:tx_state_0\/main_1
Capture Clock  : \LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075889p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_0\/q       macrocell31   1250   1250  1066254  RISE       1
\LOG:BUART:tx_state_0\/main_1  macrocell31   2685   3935  1075889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_state_0\/q
Path End       : \LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075889p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_state_0\/q      macrocell31   1250   1250  1066254  RISE       1
\LOG:BUART:tx_bitclk\/main_1  macrocell33   2685   3935  1075889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_bitclk\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_2\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_0\/main_4
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_0\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_2\/q       macrocell22   1250   1250  1068457  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/main_4  macrocell19   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_2\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_3\/main_4
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_3\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_2\/q       macrocell22   1250   1250  1068457  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/main_4  macrocell21   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_3\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_2\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_2\/q               macrocell22   1250   1250  1068457  RISE       1
\WIFIdev_Channel:BUART:rx_state_stop1_reg\/main_3  macrocell24   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_stop1_reg\/clock_0         macrocell24         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_2\/q
Path End       : \WIFIdev_Channel:BUART:rx_load_fifo\/main_4
Capture Clock  : \WIFIdev_Channel:BUART:rx_load_fifo\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_2\/q         macrocell22   1250   1250  1068457  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/main_4  macrocell20   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_load_fifo\/clock_0               macrocell20         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_2\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_2\/main_4
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_2\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_2\/q       macrocell22   1250   1250  1068457  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/main_4  macrocell22   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_state_2\/q
Path End       : \WIFIdev_Channel:BUART:rx_status_3\/main_4
Capture Clock  : \WIFIdev_Channel:BUART:rx_status_3\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_state_2\/q        macrocell22   1250   1250  1068457  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/main_4  macrocell27   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/clock_0                macrocell27         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:tx_bitclk\/q
Path End       : \LOG:BUART:tx_state_0\/main_5
Capture Clock  : \LOG:BUART:tx_state_0\/clock_0
Path slack     : 1076038p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_bitclk\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:tx_bitclk\/q        macrocell33   1250   1250  1073791  RISE       1
\LOG:BUART:tx_state_0\/main_5  macrocell31   2535   3785  1076038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:txn\/q
Path End       : \WIFIdev_Channel:BUART:txn\/main_0
Capture Clock  : \WIFIdev_Channel:BUART:txn\/clock_0
Path slack     : 1076046p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:txn\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:txn\/q       macrocell13   1250   1250  1076046  RISE       1
\WIFIdev_Channel:BUART:txn\/main_0  macrocell13   2527   3777  1076046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:txn\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_last\/q
Path End       : \WIFIdev_Channel:BUART:rx_state_2\/main_6
Capture Clock  : \WIFIdev_Channel:BUART:rx_state_2\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_last\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_last\/q          macrocell28   1250   1250  1076274  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/main_6  macrocell22   2300   3550  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_state_2\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell25   1250   1250  1070657  RISE       1
MODIN1_1/main_3  macrocell25   2298   3548  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076278p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell26   1250   1250  1070659  RISE       1
MODIN1_1/main_4  macrocell25   2295   3545  1076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076278p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell26   1250   1250  1070659  RISE       1
MODIN1_0/main_3  macrocell26   2295   3545  1076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:txn\/q
Path End       : \LOG:BUART:txn\/main_0
Capture Clock  : \LOG:BUART:txn\/clock_0
Path slack     : 1076285p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:txn\/clock_0                                    macrocell29         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LOG:BUART:txn\/q       macrocell29   1250   1250  1076285  RISE       1
\LOG:BUART:txn\/main_0  macrocell29   2289   3539  1076285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:txn\/clock_0                                    macrocell29         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LOG:BUART:tx_state_1\/main_2
Capture Clock  : \LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076550p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3273
-------------------------------------   ---- 
End-of-path arrival time (ps)           3273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065861  RISE       1
\LOG:BUART:tx_state_1\/main_2               macrocell30     3083   3273  1076550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LOG:BUART:tx_state_2\/main_2
Capture Clock  : \LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076550p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LOG_IntClock:R#1 vs. LOG_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3273
-------------------------------------   ---- 
End-of-path arrival time (ps)           3273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065861  RISE       1
\LOG:BUART:tx_state_2\/main_2               macrocell32     3083   3273  1076550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LOG:BUART:tx_state_2\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFIdev_Channel:BUART:tx_state_0\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_0\/clock_0
Path slack     : 1076626p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3197
-------------------------------------   ---- 
End-of-path arrival time (ps)           3197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068359  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/main_2               macrocell15     3007   3197  1076626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFIdev_Channel:BUART:tx_state_1\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_1\/clock_0
Path slack     : 1076753p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3070
-------------------------------------   ---- 
End-of-path arrival time (ps)           3070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068359  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/main_2               macrocell14     2880   3070  1076753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFIdev_Channel:BUART:tx_state_2\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_2\/clock_0
Path slack     : 1076753p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3070
-------------------------------------   ---- 
End-of-path arrival time (ps)           3070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068359  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/main_2               macrocell16     2880   3070  1076753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WIFIdev_Channel:BUART:tx_bitclk\/main_2
Capture Clock  : \WIFIdev_Channel:BUART:tx_bitclk\/clock_0
Path slack     : 1076753p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3070
-------------------------------------   ---- 
End-of-path arrival time (ps)           3070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068359  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/main_2                macrocell17     2880   3070  1076753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_bitclk\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \WIFIdev_Channel:BUART:tx_state_1\/main_4
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_1\/clock_0
Path slack     : 1077091p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2733
-------------------------------------   ---- 
End-of-path arrival time (ps)           2733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077091  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/main_4               macrocell14     2543   2733  1077091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \WIFIdev_Channel:BUART:tx_state_2\/main_4
Capture Clock  : \WIFIdev_Channel:BUART:tx_state_2\/clock_0
Path slack     : 1077091p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2733
-------------------------------------   ---- 
End-of-path arrival time (ps)           2733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077091  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/main_4               macrocell16     2543   2733  1077091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:tx_state_2\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \WIFIdev_Channel:BUART:txn\/main_5
Capture Clock  : \WIFIdev_Channel:BUART:txn\/clock_0
Path slack     : 1077102p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2721
-------------------------------------   ---- 
End-of-path arrival time (ps)           2721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077091  RISE       1
\WIFIdev_Channel:BUART:txn\/main_5                      macrocell13     2531   2721  1077102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:txn\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WIFIdev_Channel:BUART:rx_status_3\/q
Path End       : \WIFIdev_Channel:BUART:sRX:RxSts\/status_3
Capture Clock  : \WIFIdev_Channel:BUART:sRX:RxSts\/clock
Path slack     : 1079274p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (WIFIdev_Channel_IntClock:R#1 vs. WIFIdev_Channel_IntClock:R#2)   1083333
- Setup time                                                                        -500
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:rx_status_3\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\WIFIdev_Channel:BUART:rx_status_3\/q       macrocell27    1250   1250  1079274  RISE       1
\WIFIdev_Channel:BUART:sRX:RxSts\/status_3  statusicell2   2310   3560  1079274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\WIFIdev_Channel:BUART:sRX:RxSts\/clock                    statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

