Quartus Prime Archive log --	/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/DMA.qarlog

Archive:	/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/DMA.qar
Date:		Mon Jul 10 10:46:52 2017
Quartus Prime		16.0.0 Build 211 04/27/2016 SJ Lite Edition

	=========== Files Selected: ===========
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/ghrd_top.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system.qpf
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system.qsf
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system.qsys
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system.sopcinfo
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/soc_system.cmp
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/soc_system.debuginfo
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/soc_system.qip
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/soc_system.regmap
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/soc_system.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/soc_system_hps_0_hps.svd
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/afi_mux_ddr3_ddrx.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_addr_cmd.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_arbiter.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_buffer.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_buffer_manager.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_burst_gen.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_burst_tracking.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_cmd_gen.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_controller.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_csr.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_dataid_manager.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_define.iv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_fifo.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_input_if.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_list.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_odt_gen.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_rank_timer.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_rdata_path.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_sideband.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_tbp.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_timing_param.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_ddrx_wdata_path.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_default_burst_converter.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_jtag_sld_node.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_jtag_streaming.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_mem_if_sequencer_rst.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_master_agent.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_master_translator.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_reset_controller.sdc
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_reset_controller.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_reset_synchronizer.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps.pre.xml
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_AC_ROM.hex
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_inst_ROM.hex
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0.ppf
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_ac_ROM_reg.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_bitcheck.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_core.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_data_broadcast.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_data_decoder.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_datamux.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_ddr3.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_di_buffer.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_di_buffer_wrap.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_dm_decoder.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_generic.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_inst_ROM_reg.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_jumplogic.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_lfsr12.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_lfsr36.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_lfsr72.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_pattern_fifo.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_ram.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_ram_csr.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_read_datapath.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/rw_manager_write_decoder.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/alt_types.pre.h
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/emif.pre.xml
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/sdram_io.pre.h
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/sequencer.pre.c
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/sequencer.pre.h
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/system.pre.h
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/tclrpt.pre.c
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer/tclrpt.pre.h
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer_data_mgr.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer_phy_mgr.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer_reg_file.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer_scc_acv_phase_decode.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer_scc_acv_wrapper.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer_scc_mgr.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer_scc_reg_file.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer_scc_siii_phase_decode.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer_scc_siii_wrapper.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer_scc_sv_phase_decode.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/sequencer_scc_sv_wrapper.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_c0.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_mm_interconnect_0.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0.ppf
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0.sdc
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_acv_ldc.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_addr_cmd_datapath.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_addr_cmd_pads.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_altdqdqs.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_clock_pair_generator.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_core_shadow_registers.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_flop_mem.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_fr_cycle_extender.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_fr_cycle_shifter.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_iss_probe.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_memphy.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_new_io_pads.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_parameters.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_phy_csr.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_pin_assignments.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_pin_map.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_read_datapath.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_read_valid_selector.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_report_timing.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_report_timing_core.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_reset.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_reset_sync.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_simple_ddio_out.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_timing.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_write_datapath.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_pll0.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_AC_ROM.hex
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_inst_ROM.hex
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_irq_mapper.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_make_qsys_seq.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_avalon_st_adapter.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_demux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_demux_001.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_demux_002.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_mux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_mux_003.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_mux_005.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router_001.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router_002.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router_003.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router_006.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router_008.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_rsp_demux_003.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_rsp_demux_005.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_rsp_mux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_rsp_mux_001.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_rsp_mux_002.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_sequencer_mem.hex
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_software/sequencer.c
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_software/sequencer.h
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_software/sequencer_defines.h
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_dma_0.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_hps_only_master.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_hps_only_master_p2b_adapter.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_irq_mapper.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0.sdc
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_parameters.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_pin_map.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_report_timing.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_report_timing_core.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_timing.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_s0_make_qsys_seq.tcl
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system_assignment_defaults.qdf
/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/soc_system_timing.sdc
	======= Total: 283 files to archive =======

	================ Status: ===============
All files archived successfully.
