#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002c275fcc0b0 .scope module, "top" "top" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rxd";
    .port_info 2 /OUTPUT 1 "txd";
o000002c275fdb038 .functor BUFZ 1, C4<z>; HiZ drive
v000002c27602f8c0_0 .net "clk", 0 0, o000002c275fdb038;  0 drivers
v000002c27602fb40_0 .net "data", 7 0, v000002c275fc14f0_0;  1 drivers
v000002c27602ff00_0 .net "dete_busy", 0 0, L_000002c27602f1e0;  1 drivers
v000002c27602fbe0_0 .net "dete_rdy", 0 0, L_000002c27602f500;  1 drivers
o000002c275fdb158 .functor BUFZ 1, C4<z>; HiZ drive
v000002c27602fc80_0 .net "rxd", 0 0, o000002c275fdb158;  0 drivers
v000002c27602fd20_0 .net "txd", 0 0, v000002c27602f0a0_0;  1 drivers
S_000002c275fcc240 .scope module, "u_uart_rx" "uart_rx" 2 18, 3 1 0, S_000002c275fcc0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rxd";
    .port_info 2 /OUTPUT 1 "data_rdy";
    .port_info 3 /OUTPUT 8 "data";
P_000002c275fd7620 .param/l "DONE" 1 3 10, +C4<00000000000000000000000000000010>;
P_000002c275fd7658 .param/l "IDLE" 1 3 8, +C4<00000000000000000000000000000000>;
P_000002c275fd7690 .param/l "RECEIVING" 1 3 9, +C4<00000000000000000000000000000001>;
v000002c275fcc3d0_0 .net *"_ivl_0", 31 0, L_000002c27602f3c0;  1 drivers
L_000002c2760300f8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c275fb7250_0 .net *"_ivl_3", 28 0, L_000002c2760300f8;  1 drivers
L_000002c276030140 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002c275fba3b0_0 .net/2u *"_ivl_4", 31 0, L_000002c276030140;  1 drivers
v000002c275fbb460_0 .net "clk", 0 0, o000002c275fdb038;  alias, 0 drivers
v000002c275fbeb80_0 .var "count", 2 0;
v000002c275fc14f0_0 .var "data", 7 0;
v000002c275f933d0_0 .net "data_rdy", 0 0, L_000002c27602f500;  alias, 1 drivers
v000002c275f92d20_0 .var "next_state", 2 0;
v000002c27602f640_0 .var "rx_data", 7 0;
v000002c27602faa0_0 .net "rxd", 0 0, o000002c275fdb158;  alias, 0 drivers
v000002c27602f280_0 .var "state", 2 0;
E_000002c275fb9390 .event posedge, v000002c275fbb460_0;
E_000002c275fba190 .event anyedge, v000002c27602f280_0, v000002c27602faa0_0, v000002c275fbeb80_0;
L_000002c27602f3c0 .concat [ 3 29 0 0], v000002c27602f280_0, L_000002c2760300f8;
L_000002c27602f500 .cmp/eq 32, L_000002c27602f3c0, L_000002c276030140;
S_000002c275f92dc0 .scope module, "u_uart_tx" "uart_tx" 2 11, 4 1 0, S_000002c275fcc0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "tx_data";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /OUTPUT 1 "tx_busy";
    .port_info 4 /OUTPUT 1 "txd";
P_000002c275f92f50 .param/l "DONE" 1 4 11, +C4<00000000000000000000000000000011>;
P_000002c275f92f88 .param/l "IDLE" 1 4 8, +C4<00000000000000000000000000000000>;
P_000002c275f92fc0 .param/l "SENDING" 1 4 10, +C4<00000000000000000000000000000010>;
P_000002c275f92ff8 .param/l "START" 1 4 9, +C4<00000000000000000000000000000001>;
v000002c27602f460_0 .net *"_ivl_0", 31 0, L_000002c27602f140;  1 drivers
L_000002c276030068 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c27602fe60_0 .net *"_ivl_3", 28 0, L_000002c276030068;  1 drivers
L_000002c2760300b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002c27602f6e0_0 .net/2u *"_ivl_4", 31 0, L_000002c2760300b0;  1 drivers
v000002c27602fdc0_0 .net "clk", 0 0, o000002c275fdb038;  alias, 0 drivers
v000002c27602fa00_0 .var "count", 2 0;
v000002c27602f780_0 .var "next_state", 2 0;
v000002c27602ffa0_0 .var "state", 2 0;
v000002c27602f960_0 .net "tx_busy", 0 0, L_000002c27602f1e0;  alias, 1 drivers
v000002c27602f320_0 .net "tx_data", 7 0, v000002c275fc14f0_0;  alias, 1 drivers
v000002c27602f820_0 .net "tx_start", 0 0, L_000002c27602f500;  alias, 1 drivers
v000002c27602f0a0_0 .var "txd", 0 0;
E_000002c275fb99d0 .event anyedge, v000002c27602ffa0_0, v000002c275f933d0_0, v000002c27602fa00_0;
L_000002c27602f140 .concat [ 3 29 0 0], v000002c27602ffa0_0, L_000002c276030068;
L_000002c27602f1e0 .cmp/eq 32, L_000002c27602f140, L_000002c2760300b0;
    .scope S_000002c275f92dc0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c27602ffa0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c27602f780_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_000002c275f92dc0;
T_1 ;
    %wait E_000002c275fb9390;
    %load/vec4 v000002c27602f780_0;
    %assign/vec4 v000002c27602ffa0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c275f92dc0;
T_2 ;
    %wait E_000002c275fb99d0;
    %load/vec4 v000002c27602ffa0_0;
    %store/vec4 v000002c27602f780_0, 0, 3;
    %load/vec4 v000002c27602ffa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000002c27602f820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002c27602f780_0, 0, 3;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c27602f780_0, 0, 3;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000002c27602fa00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002c27602f780_0, 0, 3;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c27602f780_0, 0, 3;
T_2.8 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c27602f780_0, 0, 3;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002c275f92dc0;
T_3 ;
    %wait E_000002c275fb9390;
    %load/vec4 v000002c27602ffa0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000002c27602fa00_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002c27602fa00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002c27602ffa0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000002c27602ffa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002c27602fa00_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002c275f92dc0;
T_4 ;
    %wait E_000002c275fb9390;
    %load/vec4 v000002c27602ffa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002c27602ffa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c27602f0a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002c27602ffa0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000002c27602f320_0;
    %load/vec4 v000002c27602fa00_0;
    %part/u 1;
    %assign/vec4 v000002c27602f0a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002c27602ffa0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c27602f0a0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002c275fcc240;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c27602f280_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c275f92d20_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002c27602f640_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_000002c275fcc240;
T_6 ;
    %wait E_000002c275fb9390;
    %load/vec4 v000002c275f92d20_0;
    %assign/vec4 v000002c27602f280_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000002c275fcc240;
T_7 ;
    %wait E_000002c275fba190;
    %load/vec4 v000002c27602f280_0;
    %store/vec4 v000002c275f92d20_0, 0, 3;
    %load/vec4 v000002c27602f280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v000002c27602faa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002c275f92d20_0, 0, 3;
T_7.4 ;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v000002c275fbeb80_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c275f92d20_0, 0, 3;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002c275f92d20_0, 0, 3;
T_7.7 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c275f92d20_0, 0, 3;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002c275fcc240;
T_8 ;
    %wait E_000002c275fb9390;
    %load/vec4 v000002c27602f280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002c275fbeb80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002c27602f280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002c275fbeb80_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002c275fbeb80_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002c27602f280_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002c275fbeb80_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002c275fcc240;
T_9 ;
    %wait E_000002c275fb9390;
    %load/vec4 v000002c27602f280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000002c27602faa0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000002c275fbeb80_0;
    %assign/vec4/off/d v000002c27602f640_0, 4, 5;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "top.v";
    "./uart_rx.v";
    "./uart_tx.v";
