// Seed: 1539066675
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd4
) (
    input wand _id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    output wand id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wire id_9,
    input wor id_10,
    output wire id_11,
    input tri0 id_12
);
  assign id_2  = id_4 == (!1 - 1);
  assign id_11 = 1;
  assign id_2  = id_0;
  logic [-1 'b0 : ~  id_0] id_14;
  parameter id_15 = 1;
  module_0 modCall_1 ();
  wire id_16;
endmodule
