Simulator report for 11divide
Wed Feb 28 12:10:32 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 140 nodes    ;
; Simulation Coverage         ;      79.29 % ;
; Total Number of Transitions ; 474          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      79.29 % ;
; Total nodes checked                                 ; 140          ;
; Total output ports checked                          ; 140          ;
; Total output ports with complete 1/0-value coverage ; 111          ;
; Total output ports with no 1/0-value coverage       ; 28           ;
; Total output ports with no 1-value coverage         ; 29           ;
; Total output ports with no 0-value coverage         ; 28           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; Node Name                                                                      ; Output Port Name                                                               ; Output Port Type ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+
; |11divide|out                                                                  ; |11divide|out                                                                  ; pin_out          ;
; |11divide|inst54                                                               ; |11divide|inst54                                                               ; out0             ;
; |11divide|inst56                                                               ; |11divide|inst56                                                               ; out0             ;
; |11divide|inst22                                                               ; |11divide|inst22                                                               ; out0             ;
; |11divide|A3[3]                                                                ; |11divide|A3[3]                                                                ; out              ;
; |11divide|A3[2]                                                                ; |11divide|A3[2]                                                                ; out              ;
; |11divide|A3[1]                                                                ; |11divide|A3[1]                                                                ; out              ;
; |11divide|A3[0]                                                                ; |11divide|A3[0]                                                                ; out              ;
; |11divide|A1[2]                                                                ; |11divide|A1[2]                                                                ; out              ;
; |11divide|A1[1]                                                                ; |11divide|A1[1]                                                                ; out              ;
; |11divide|A1[0]                                                                ; |11divide|A1[0]                                                                ; out              ;
; |11divide|inst23                                                               ; |11divide|inst23                                                               ; out0             ;
; |11divide|inst30                                                               ; |11divide|inst30                                                               ; out0             ;
; |11divide|inst31                                                               ; |11divide|inst31                                                               ; out0             ;
; |11divide|inst26                                                               ; |11divide|inst26                                                               ; out0             ;
; |11divide|inst27                                                               ; |11divide|inst27                                                               ; out0             ;
; |11divide|inst34                                                               ; |11divide|inst34                                                               ; out0             ;
; |11divide|inst35                                                               ; |11divide|inst35                                                               ; out0             ;
; |11divide|inst55                                                               ; |11divide|inst55                                                               ; out0             ;
; |11divide|inst58                                                               ; |11divide|inst58                                                               ; out0             ;
; |11divide|inst60                                                               ; |11divide|inst60                                                               ; out0             ;
; |11divide|inst59                                                               ; |11divide|inst59                                                               ; out0             ;
; |11divide|inst62                                                               ; |11divide|inst62                                                               ; out0             ;
; |11divide|inst64                                                               ; |11divide|inst64                                                               ; out0             ;
; |11divide|inst63                                                               ; |11divide|inst63                                                               ; out0             ;
; |11divide|inst66                                                               ; |11divide|inst66                                                               ; out0             ;
; |11divide|inst68                                                               ; |11divide|inst68                                                               ; out0             ;
; |11divide|inst67                                                               ; |11divide|inst67                                                               ; out0             ;
; |11divide|inst70                                                               ; |11divide|inst70                                                               ; out0             ;
; |11divide|inst72                                                               ; |11divide|inst72                                                               ; out0             ;
; |11divide|inst38                                                               ; |11divide|inst38                                                               ; out0             ;
; |11divide|A2[2]                                                                ; |11divide|A2[2]                                                                ; out              ;
; |11divide|A2[1]                                                                ; |11divide|A2[1]                                                                ; out              ;
; |11divide|A2[0]                                                                ; |11divide|A2[0]                                                                ; out              ;
; |11divide|A0[3]                                                                ; |11divide|A0[3]                                                                ; out              ;
; |11divide|A0[2]                                                                ; |11divide|A0[2]                                                                ; out              ;
; |11divide|A0[1]                                                                ; |11divide|A0[1]                                                                ; out              ;
; |11divide|A0[0]                                                                ; |11divide|A0[0]                                                                ; out              ;
; |11divide|inst39                                                               ; |11divide|inst39                                                               ; out0             ;
; |11divide|inst42                                                               ; |11divide|inst42                                                               ; out0             ;
; |11divide|inst43                                                               ; |11divide|inst43                                                               ; out0             ;
; |11divide|inst46                                                               ; |11divide|inst46                                                               ; out0             ;
; |11divide|inst47                                                               ; |11divide|inst47                                                               ; out0             ;
; |11divide|inst50                                                               ; |11divide|inst50                                                               ; out0             ;
; |11divide|inst51                                                               ; |11divide|inst51                                                               ; out0             ;
; |11divide|inst71                                                               ; |11divide|inst71                                                               ; out0             ;
; |11divide|inst74                                                               ; |11divide|inst74                                                               ; out0             ;
; |11divide|inst76                                                               ; |11divide|inst76                                                               ; out0             ;
; |11divide|inst75                                                               ; |11divide|inst75                                                               ; out0             ;
; |11divide|inst78                                                               ; |11divide|inst78                                                               ; out0             ;
; |11divide|inst80                                                               ; |11divide|inst80                                                               ; out0             ;
; |11divide|inst79                                                               ; |11divide|inst79                                                               ; out0             ;
; |11divide|inst82                                                               ; |11divide|inst82                                                               ; out0             ;
; |11divide|inst84                                                               ; |11divide|inst84                                                               ; out0             ;
; |11divide|inst83                                                               ; |11divide|inst83                                                               ; out0             ;
; |11divide|4BitFullAdder:inst87|FullAdder:inst1|HalfAdder:inst1|inst1           ; |11divide|4BitFullAdder:inst87|FullAdder:inst1|HalfAdder:inst1|inst1           ; out0             ;
; |11divide|4BitFullAdder:inst87|FullAdder:inst2|inst4                           ; |11divide|4BitFullAdder:inst87|FullAdder:inst2|inst4                           ; out0             ;
; |11divide|4BitFullAdder:inst87|FullAdder:inst2|HalfAdder:inst1|inst1           ; |11divide|4BitFullAdder:inst87|FullAdder:inst2|HalfAdder:inst1|inst1           ; out0             ;
; |11divide|4BitFullAdder:inst87|FullAdder:inst3|HalfAdder:inst1|inst1           ; |11divide|4BitFullAdder:inst87|FullAdder:inst3|HalfAdder:inst1|inst1           ; out0             ;
; |11divide|4BitFullAdder:inst7|FullAdder:inst1|HalfAdder:inst1|inst1            ; |11divide|4BitFullAdder:inst7|FullAdder:inst1|HalfAdder:inst1|inst1            ; out0             ;
; |11divide|4BitFullAdder:inst7|FullAdder:inst2|inst4                            ; |11divide|4BitFullAdder:inst7|FullAdder:inst2|inst4                            ; out0             ;
; |11divide|4BitFullAdder:inst7|FullAdder:inst2|HalfAdder:inst1|inst1            ; |11divide|4BitFullAdder:inst7|FullAdder:inst2|HalfAdder:inst1|inst1            ; out0             ;
; |11divide|4BitFullAdder:inst7|FullAdder:inst3|HalfAdder:inst1|inst1            ; |11divide|4BitFullAdder:inst7|FullAdder:inst3|HalfAdder:inst1|inst1            ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst|HalfAdder:inst|inst               ; |11divide|4BitFullAdder:inst4|FullAdder:inst|HalfAdder:inst|inst               ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst|HalfAdder:inst|inst1              ; |11divide|4BitFullAdder:inst4|FullAdder:inst|HalfAdder:inst|inst1              ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst1|inst4                            ; |11divide|4BitFullAdder:inst4|FullAdder:inst1|inst4                            ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst1|HalfAdder:inst|inst              ; |11divide|4BitFullAdder:inst4|FullAdder:inst1|HalfAdder:inst|inst              ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst1|HalfAdder:inst|inst1             ; |11divide|4BitFullAdder:inst4|FullAdder:inst1|HalfAdder:inst|inst1             ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst1|HalfAdder:inst1|inst1            ; |11divide|4BitFullAdder:inst4|FullAdder:inst1|HalfAdder:inst1|inst1            ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst2|inst4                            ; |11divide|4BitFullAdder:inst4|FullAdder:inst2|inst4                            ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst2|HalfAdder:inst|inst              ; |11divide|4BitFullAdder:inst4|FullAdder:inst2|HalfAdder:inst|inst              ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst2|HalfAdder:inst|inst1             ; |11divide|4BitFullAdder:inst4|FullAdder:inst2|HalfAdder:inst|inst1             ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst2|HalfAdder:inst1|inst1            ; |11divide|4BitFullAdder:inst4|FullAdder:inst2|HalfAdder:inst1|inst1            ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst|inst1             ; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst|inst1             ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst1|inst1            ; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst1|inst1            ; out0             ;
; |11divide|4BitComparator:inst3|inst6                                           ; |11divide|4BitComparator:inst3|inst6                                           ; out0             ;
; |11divide|4BitComparator:inst3|inst4                                           ; |11divide|4BitComparator:inst3|inst4                                           ; out0             ;
; |11divide|4BitComparator:inst3|2BitComparator:inst8|inst6                      ; |11divide|4BitComparator:inst3|2BitComparator:inst8|inst6                      ; out0             ;
; |11divide|4BitComparator:inst3|2BitComparator:inst8|inst4                      ; |11divide|4BitComparator:inst3|2BitComparator:inst8|inst4                      ; out0             ;
; |11divide|4BitComparator:inst3|2BitComparator:inst1|inst3                      ; |11divide|4BitComparator:inst3|2BitComparator:inst1|inst3                      ; out0             ;
; |11divide|4BitFullAdder:inst86|FullAdder:inst1|HalfAdder:inst1|inst1           ; |11divide|4BitFullAdder:inst86|FullAdder:inst1|HalfAdder:inst1|inst1           ; out0             ;
; |11divide|4BitFullAdder:inst86|FullAdder:inst2|inst4                           ; |11divide|4BitFullAdder:inst86|FullAdder:inst2|inst4                           ; out0             ;
; |11divide|4BitFullAdder:inst86|FullAdder:inst2|HalfAdder:inst1|inst1           ; |11divide|4BitFullAdder:inst86|FullAdder:inst2|HalfAdder:inst1|inst1           ; out0             ;
; |11divide|4BitFullAdder:inst86|FullAdder:inst3|HalfAdder:inst1|inst1           ; |11divide|4BitFullAdder:inst86|FullAdder:inst3|HalfAdder:inst1|inst1           ; out0             ;
; |11divide|4BitFullAdder:inst6|FullAdder:inst1|HalfAdder:inst1|inst1            ; |11divide|4BitFullAdder:inst6|FullAdder:inst1|HalfAdder:inst1|inst1            ; out0             ;
; |11divide|4BitFullAdder:inst6|FullAdder:inst2|inst4                            ; |11divide|4BitFullAdder:inst6|FullAdder:inst2|inst4                            ; out0             ;
; |11divide|4BitFullAdder:inst6|FullAdder:inst2|HalfAdder:inst1|inst1            ; |11divide|4BitFullAdder:inst6|FullAdder:inst2|HalfAdder:inst1|inst1            ; out0             ;
; |11divide|4BitFullAdder:inst6|FullAdder:inst3|HalfAdder:inst1|inst1            ; |11divide|4BitFullAdder:inst6|FullAdder:inst3|HalfAdder:inst1|inst1            ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst|HalfAdder:inst|inst                ; |11divide|4BitFullAdder:inst|FullAdder:inst|HalfAdder:inst|inst                ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst|HalfAdder:inst|inst1               ; |11divide|4BitFullAdder:inst|FullAdder:inst|HalfAdder:inst|inst1               ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst1|inst4                             ; |11divide|4BitFullAdder:inst|FullAdder:inst1|inst4                             ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst1|HalfAdder:inst|inst               ; |11divide|4BitFullAdder:inst|FullAdder:inst1|HalfAdder:inst|inst               ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst1|HalfAdder:inst1|inst              ; |11divide|4BitFullAdder:inst|FullAdder:inst1|HalfAdder:inst1|inst              ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst1|HalfAdder:inst1|inst1             ; |11divide|4BitFullAdder:inst|FullAdder:inst1|HalfAdder:inst1|inst1             ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst2|inst4                             ; |11divide|4BitFullAdder:inst|FullAdder:inst2|inst4                             ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst|inst               ; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst|inst               ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst1|inst1             ; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst1|inst1             ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst|inst1              ; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst|inst1              ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst1|inst1             ; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst1|inst1             ; out0             ;
; |11divide|4BitComparator:inst2|inst6                                           ; |11divide|4BitComparator:inst2|inst6                                           ; out0             ;
; |11divide|4BitComparator:inst2|inst4                                           ; |11divide|4BitComparator:inst2|inst4                                           ; out0             ;
; |11divide|4BitComparator:inst2|2BitComparator:inst8|inst6                      ; |11divide|4BitComparator:inst2|2BitComparator:inst8|inst6                      ; out0             ;
; |11divide|4BitComparator:inst2|2BitComparator:inst8|inst4                      ; |11divide|4BitComparator:inst2|2BitComparator:inst8|inst4                      ; out0             ;
; |11divide|4BitComparator:inst2|2BitComparator:inst1|inst3                      ; |11divide|4BitComparator:inst2|2BitComparator:inst1|inst3                      ; out0             ;
; |11divide|4BitComparator:inst1|inst5                                           ; |11divide|4BitComparator:inst1|inst5                                           ; out0             ;
; |11divide|4BitComparator:inst1|2BitComparator:inst8|inst3                      ; |11divide|4BitComparator:inst1|2BitComparator:inst8|inst3                      ; out0             ;
; |11divide|4BitComparator:inst1|2BitComparator:inst8|1BitComparator:inst8|inst3 ; |11divide|4BitComparator:inst1|2BitComparator:inst8|1BitComparator:inst8|inst3 ; out0             ;
; |11divide|4BitComparator:inst1|2BitComparator:inst8|1BitComparator:inst1|inst3 ; |11divide|4BitComparator:inst1|2BitComparator:inst8|1BitComparator:inst1|inst3 ; out0             ;
; |11divide|4BitComparator:inst1|2BitComparator:inst1|inst3                      ; |11divide|4BitComparator:inst1|2BitComparator:inst1|inst3                      ; out0             ;
; |11divide|4BitComparator:inst1|2BitComparator:inst1|1BitComparator:inst8|inst3 ; |11divide|4BitComparator:inst1|2BitComparator:inst1|1BitComparator:inst8|inst3 ; out0             ;
; |11divide|4BitComparator:inst1|2BitComparator:inst1|1BitComparator:inst1|inst3 ; |11divide|4BitComparator:inst1|2BitComparator:inst1|1BitComparator:inst1|inst3 ; out0             ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                     ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; Node Name                                                           ; Output Port Name                                                    ; Output Port Type ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; |11divide|inst24                                                    ; |11divide|inst24                                                    ; out0             ;
; |11divide|A1[3]                                                     ; |11divide|A1[3]                                                     ; out              ;
; |11divide|inst32                                                    ; |11divide|inst32                                                    ; out0             ;
; |11divide|inst28                                                    ; |11divide|inst28                                                    ; out0             ;
; |11divide|inst36                                                    ; |11divide|inst36                                                    ; out0             ;
; |11divide|inst40                                                    ; |11divide|inst40                                                    ; out0             ;
; |11divide|A2[3]                                                     ; |11divide|A2[3]                                                     ; out              ;
; |11divide|inst44                                                    ; |11divide|inst44                                                    ; out0             ;
; |11divide|inst48                                                    ; |11divide|inst48                                                    ; out0             ;
; |11divide|inst52                                                    ; |11divide|inst52                                                    ; out0             ;
; |11divide|4BitFullAdder:inst87|FullAdder:inst1|HalfAdder:inst1|inst ; |11divide|4BitFullAdder:inst87|FullAdder:inst1|HalfAdder:inst1|inst ; out0             ;
; |11divide|4BitFullAdder:inst87|FullAdder:inst2|HalfAdder:inst1|inst ; |11divide|4BitFullAdder:inst87|FullAdder:inst2|HalfAdder:inst1|inst ; out0             ;
; |11divide|4BitFullAdder:inst7|FullAdder:inst1|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst7|FullAdder:inst1|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst7|FullAdder:inst2|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst7|FullAdder:inst2|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst1|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst4|FullAdder:inst1|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst2|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst4|FullAdder:inst2|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst3|inst4                 ; |11divide|4BitFullAdder:inst4|FullAdder:inst3|inst4                 ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst|inst   ; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst|inst   ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst86|FullAdder:inst1|HalfAdder:inst1|inst ; |11divide|4BitFullAdder:inst86|FullAdder:inst1|HalfAdder:inst1|inst ; out0             ;
; |11divide|4BitFullAdder:inst86|FullAdder:inst2|HalfAdder:inst1|inst ; |11divide|4BitFullAdder:inst86|FullAdder:inst2|HalfAdder:inst1|inst ; out0             ;
; |11divide|4BitFullAdder:inst6|FullAdder:inst1|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst6|FullAdder:inst1|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst6|FullAdder:inst2|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst6|FullAdder:inst2|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst1|HalfAdder:inst|inst1   ; |11divide|4BitFullAdder:inst|FullAdder:inst1|HalfAdder:inst|inst1   ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst|inst1   ; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst|inst1   ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst1|inst   ; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst1|inst   ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst3|inst4                  ; |11divide|4BitFullAdder:inst|FullAdder:inst3|inst4                  ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst|inst    ; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst|inst    ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst1|inst   ; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst1|inst   ; out0             ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                     ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; Node Name                                                           ; Output Port Name                                                    ; Output Port Type ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; |11divide|inst24                                                    ; |11divide|inst24                                                    ; out0             ;
; |11divide|A1[3]                                                     ; |11divide|A1[3]                                                     ; out              ;
; |11divide|inst32                                                    ; |11divide|inst32                                                    ; out0             ;
; |11divide|inst28                                                    ; |11divide|inst28                                                    ; out0             ;
; |11divide|inst36                                                    ; |11divide|inst36                                                    ; out0             ;
; |11divide|inst40                                                    ; |11divide|inst40                                                    ; out0             ;
; |11divide|A2[3]                                                     ; |11divide|A2[3]                                                     ; out              ;
; |11divide|inst44                                                    ; |11divide|inst44                                                    ; out0             ;
; |11divide|inst48                                                    ; |11divide|inst48                                                    ; out0             ;
; |11divide|inst52                                                    ; |11divide|inst52                                                    ; out0             ;
; |11divide|4BitFullAdder:inst87|FullAdder:inst1|HalfAdder:inst1|inst ; |11divide|4BitFullAdder:inst87|FullAdder:inst1|HalfAdder:inst1|inst ; out0             ;
; |11divide|4BitFullAdder:inst87|FullAdder:inst2|HalfAdder:inst1|inst ; |11divide|4BitFullAdder:inst87|FullAdder:inst2|HalfAdder:inst1|inst ; out0             ;
; |11divide|4BitFullAdder:inst7|FullAdder:inst1|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst7|FullAdder:inst1|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst7|FullAdder:inst2|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst7|FullAdder:inst2|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst1|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst4|FullAdder:inst1|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst2|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst4|FullAdder:inst2|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst3|inst4                 ; |11divide|4BitFullAdder:inst4|FullAdder:inst3|inst4                 ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst|inst   ; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst|inst   ; out0             ;
; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst4|FullAdder:inst3|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst86|FullAdder:inst1|HalfAdder:inst1|inst ; |11divide|4BitFullAdder:inst86|FullAdder:inst1|HalfAdder:inst1|inst ; out0             ;
; |11divide|4BitFullAdder:inst86|FullAdder:inst2|HalfAdder:inst1|inst ; |11divide|4BitFullAdder:inst86|FullAdder:inst2|HalfAdder:inst1|inst ; out0             ;
; |11divide|4BitFullAdder:inst6|FullAdder:inst1|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst6|FullAdder:inst1|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst6|FullAdder:inst2|HalfAdder:inst1|inst  ; |11divide|4BitFullAdder:inst6|FullAdder:inst2|HalfAdder:inst1|inst  ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst|inst1   ; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst|inst1   ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst1|inst   ; |11divide|4BitFullAdder:inst|FullAdder:inst2|HalfAdder:inst1|inst   ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst3|inst4                  ; |11divide|4BitFullAdder:inst|FullAdder:inst3|inst4                  ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst|inst    ; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst|inst    ; out0             ;
; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst1|inst   ; |11divide|4BitFullAdder:inst|FullAdder:inst3|HalfAdder:inst1|inst   ; out0             ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Feb 28 12:10:31 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off 11divide -c 11divide
Info: Using vector source file "C:/Users/Radin/Desktop/Project01-11/11divide.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      79.29 %
Info: Number of transitions in simulation is 474
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 315 megabytes
    Info: Processing ended: Wed Feb 28 12:10:32 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


