{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Results folder already exists or/and Check for Write permissions at file path***\n"
     ]
    }
   ],
   "source": [
    "import pandas as pd\n",
    "import numpy as np\n",
    "import glob, re, os, sys\n",
    "from xml.etree import ElementTree as etree\n",
    "# import matplotlib.pyplot as plt\n",
    "# from scipy import stats\n",
    "\n",
    "file_path = r'L:\\sbharadwaj\\TGL81\\35R_SIU_Parallel\\35U'\n",
    "\n",
    "module_name = 'TPI_SIU' #Add module name here \n",
    "combine_fabs = False\n",
    "delimited_data = True\n",
    "delimiter_char = '|'\n",
    "\n",
    "\n",
    "try:\n",
    "    os.makedirs(file_path+'\\\\'+'Results')\n",
    "except:\n",
    "    print('***Results folder already exists or/and Check for Write permissions at file path***')\n",
    "    \n",
    "results_file_path = (file_path+'\\\\'+'Results')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "\"\"\"Analog Config xml read and log\"\"\"\n",
    "all_files = glob.glob(file_path + \"/*.xml\")\n",
    "row_num = 0\n",
    "rail_dict = {'_C01_':'_CORE01_','_C23_':'_CORE23_','_C45_':'_CORE45_','_C67_':'_CORE67_','_IN_':'_VCCIN_','_GT_':'_GT_','_RING_':'_RING_','_IO_':'_IO_','_1P8_':'_VCC1P8_','_DD2_':'_VCCDD2_','_DDQ_':'_VCCDDQ_','_PCIE_':'_VCCPCIE_','_ST_':'_VCCST_','_STG_':'_VCCSTG_','_ANAEHV_':'_VCCANAEHV_','_STGFUSE_':'_VCCSTGFUSE_','_TCPHY_':'_VCCTCPHY_'}\n",
    "Col_names = dict.fromkeys(['xml_file','Config_list','Pin_Name','limit_low','limit_high','clamp_low','clamp_high','Rail_Name'])\n",
    "\n",
    "Limits = pd.DataFrame(columns = ['xml_file','Config_list','Pin_Name','limit_low','limit_high','clamp_low','clamp_high','Rail_Name'])\n",
    "limit_low = None\n",
    "limit_high = None\n",
    "clamp_low = None\n",
    "clamp_high = None\n",
    "\n",
    "def panda_write(Col_names):\n",
    "\n",
    "    for col_name in Col_names:\n",
    "        Limits.at[row_num, col_name] = Col_names[col_name]\n",
    "\n",
    "    limit_low = None\n",
    "    limit_high = None\n",
    "    clamp_low = None\n",
    "    clamp_high = None\n",
    "    \n",
    "\n",
    "\n",
    "for xml_file in all_files:\n",
    "\n",
    "    vcc_xml = etree.parse(xml_file)\n",
    "    root = vcc_xml.getroot()\n",
    "    ConfigList = root.findall('ConfigList')\n",
    "    \n",
    "    for child in ConfigList:\n",
    "        Curr_ConfigList = child.attrib['name']\n",
    "\n",
    "        for node in child.iter():\n",
    "            if node.tag == 'Cores':\n",
    "                pd_print = False\n",
    "            if node.tag == 'Measurements':\n",
    "                pd_print = True\n",
    "            \n",
    "            if node.tag == 'Pin' and pd_print:\n",
    "                row_num += 1\n",
    "                \n",
    "                Pin_Name = node.text\n",
    "                \n",
    "#                 panda_write(Col_names)\n",
    "\n",
    "            if node.tag == 'limit_high' and pd_print:\n",
    "                limit_high = node.text\n",
    "                \n",
    "            if node.tag == 'limit_low' and pd_print:\n",
    "                limit_low = node.text\n",
    "\n",
    "            if node.tag == 'clamp_low' and pd_print:\n",
    "                clamp_low = node.text\n",
    "                \n",
    "            if node.tag == 'clamp_high' and pd_print:\n",
    "                clamp_high = node.text\n",
    "            \n",
    "            try:\n",
    "                Rail_name = Pin_Name.split('_')\n",
    "                Rail_name = '_'+Rail_name[1]+'_'         \n",
    "                Rail_name = rail_dict[Rail_name]\n",
    "                \n",
    "            except:\n",
    "                pass\n",
    "            \n",
    "#             print(Rail_name)\n",
    "            xml_file = xml_file.split('\\\\')\n",
    "            xml_file = xml_file[-1]\n",
    "    \n",
    "            try:\n",
    "                Col_names['xml_file'] = xml_file  \n",
    "                Col_names['Config_list'] = Curr_ConfigList\n",
    "                Col_names['Pin_Name'] = Pin_Name\n",
    "                Col_names['limit_low'] = limit_low\n",
    "                Col_names['limit_high'] = limit_high\n",
    "                Col_names['clamp_low'] = clamp_low\n",
    "                Col_names['clamp_high'] = clamp_high\n",
    "                Col_names['Rail_Name'] = Rail_name\n",
    "            except:\n",
    "                pass\n",
    "            \n",
    "            panda_write(Col_names)\n",
    "\n",
    "Limits['xml_file'] = Limits['xml_file'].shift(1)\n",
    "Limits['Config_list'] = Limits['Config_list'].shift(1)\n",
    "Limits = Limits.drop(Limits.index[0])\n",
    "Limits = Limits.reset_index()\n",
    "Limits = Limits.drop(['index'],axis = 1)\n",
    "\n",
    "try:\n",
    "    Limits.to_csv(results_file_path +'\\\\'+'Limits.csv')\n",
    "except:\n",
    "    print('Close Limits.csv file')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "def separate_lots(file_path):\n",
    "    \"\"\" Use this to keep sites separate \"\"\"\n",
    "\n",
    "    all_files = glob.glob(file_path + \"/*.csv\")\n",
    "    t2t_files = []\n",
    "\n",
    "    for filename in all_files:\n",
    "        df = pd.read_csv(filename, index_col=None, header=0)#, nrows=100)\n",
    "#         df = pd.read_csv(filename, index_col=None, header=0, nrows=100)\n",
    "        for col in df.columns:\n",
    "            if 'IB DIEBIN' in col:\n",
    "                df['IB DIEBIN'+' 1'] = df[col]\n",
    "                df = df.drop(columns = col, axis=1)\n",
    "            elif 'FB DIEBIN' in col:\n",
    "                df['FB DIEBIN'+' 1'] = df[col]\n",
    "                df = df.drop(columns = col, axis=1)\n",
    "\n",
    "\n",
    "\n",
    "        t2t_files.append(df)\n",
    "    \n",
    "    passbin = [1,2,3,4]\n",
    "\n",
    "    for dfs in t2t_files:\n",
    "        data0 = pd.concat(t2t_files, axis=0, ignore_index=True)\n",
    "\n",
    "\n",
    "    for col in data0.columns:\n",
    "        if 'IB DIEBIN' in col:\n",
    "            data0['GoodBadBin'] = data0[col].isin(passbin)\n",
    "\n",
    "    data0['GoodBadBin'] = data0['GoodBadBin'].replace({True:'Good',False:'Bad'})\n",
    "    \n",
    "    if delimited_data:\n",
    "\n",
    "        for col in data0.columns:\n",
    "            if module_name in col:\n",
    "                data0[col+' 1'] = data0[col].astype(str).str.split(delimiter_char).str[2]\n",
    "                data0 = data0.drop(columns = col, axis=1)\n",
    "\n",
    "    try:\n",
    "        data0.to_csv(results_file_path +'\\\\'+'Delimited_Raw_Data.csv')\n",
    "    except:\n",
    "        print('Close Debug.csv file')\n",
    "    return data0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def combine_lots(file_path):\n",
    "    \"\"\" Use this to combine sites \"\"\"\n",
    "\n",
    "    all_files = glob.glob(file_path + \"/*.csv\")\n",
    "\n",
    "    t2t_files = []\n",
    "\n",
    "    for filename in all_files:\n",
    "        df = pd.read_csv(filename, index_col=None, header=0)#, nrows=100)\n",
    "#         df = pd.read_csv(filename, index_col=None, header=0, nrows=100)\n",
    "        for col in df.columns:\n",
    "            if 'IB DIEBIN' in col:\n",
    "                df['IB DIEBIN'+' 1'] = df[col]\n",
    "                df = df.drop(columns = col, axis=1)\n",
    "            elif 'FB DIEBIN' in col:\n",
    "                df['FB DIEBIN'+' 1'] = df[col]\n",
    "                df = df.drop(columns = col, axis=1)\n",
    "            elif module_name in col:\n",
    "                col_name = col.split(' ')[0]\n",
    "                df[col_name] = df[col]\n",
    "                df = df.drop(columns = col, axis=1)\n",
    "\n",
    "\n",
    "        t2t_files.append(df)\n",
    "    \n",
    "    passbin = [1,2,3,4]\n",
    "\n",
    "    for dfs in t2t_files:\n",
    "        data0 = pd.concat(t2t_files, axis=0, ignore_index=True)\n",
    "\n",
    "    \n",
    "    for col in data0.columns:\n",
    "        if 'IB DIEBIN' in col:\n",
    "            data0['GoodBadBin'] = data0[col].isin(passbin)\n",
    "\n",
    "    data0['GoodBadBin'] = data0['GoodBadBin'].replace({True:'Good',False:'Bad'})\n",
    "    \n",
    "    if delimited_data:\n",
    "        for col in data0.columns:\n",
    "            if module_name in col:\n",
    "                data0[col+' 1'] = data0[col].astype(str).str.split(delimiter_char).str[2]\n",
    "                data0 = data0.drop(columns = col, axis=1)\n",
    "    \n",
    "    try:\n",
    "        data0.to_csv(results_file_path +'\\\\'+'Delimited_Raw_Data.csv')\n",
    "    except:\n",
    "        print('Close Debug.csv file')\n",
    "    return data0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "C:\\Users\\shreyasb\\Anaconda3\\lib\\site-packages\\IPython\\core\\interactiveshell.py:3254: DtypeWarning: Columns (29,94,115,117,119,121,123,125,127,129,131,133,135,137,139,141,143,145,147,156,158,160,162,164,166,168,170,172,174,176,178,180,182,197,222) have mixed types.Specify dtype option on import or set low_memory=False.\n",
      "  if (await self.run_code(code, result,  async_=asy)):\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2\n"
     ]
    }
   ],
   "source": [
    "if combine_fabs:\n",
    "    data0 = combine_lots(file_path)\n",
    "    print('1')\n",
    "else:\n",
    "    data0 = separate_lots(file_path)\n",
    "    print('2')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "all_files = glob.glob(file_path + \"/*.mtpl\")\n",
    "mtpl_file = all_files[0]\n",
    "# mtpl_file = r'TPI_SIU_STATIC.mtpl'\n",
    "\n",
    "def panda_write_mtpl(Col_names):\n",
    "\n",
    "    for col_name in Col_names:\n",
    "        mtpl.at[row_num, col_name] = Col_names_mtpl[col_name]\n",
    "\n",
    "row_num = 0\n",
    "\n",
    "Col_names_mtpl = dict.fromkeys(['xml_file','Config_list','Pin_Name','limit_low','limit_high','clamp_low','clamp_high','Rail_Name'])\n",
    "mtpl = pd.DataFrame(columns = ['mtpl_TestName','mtpl_xmlFile','mtpl_ConfigSet'])\n",
    "\n",
    "pTestBegin = re.compile(r'^Test iCAnalogMeasureTest (?P<re_testName>[A-Za-z0-9_]+)')\n",
    "pConfigFile = re.compile(r'config_file = \"(?P<re_ConfigFile>.+)\";')\n",
    "pConfigSet = re.compile(r'config_set = \"(?P<re_ConfigSet>.+)\";')\n",
    "\n",
    "\n",
    "pEndTest = re.compile(r'^}')\n",
    "\n",
    "pullData = False\n",
    "with open(os.path.join(file_path,mtpl_file),'r') as lines:\n",
    "    for line in lines:\n",
    "        \n",
    "        matchBegin = re.search(pTestBegin,line)\n",
    "        if matchBegin:\n",
    "            currTest = matchBegin.group(\"re_testName\")\n",
    "#             print(currTest)\n",
    "            pullData = True\n",
    "            \n",
    "        matchConfigFile = re.search(pConfigFile,line)\n",
    "        if matchConfigFile:\n",
    "            configFile = matchConfigFile.group(\"re_ConfigFile\")\n",
    "            configFile = configFile.split('/')\n",
    "            configFile = configFile[-1]\n",
    "            \n",
    "        matchConfigSet = re.search(pConfigSet,line)\n",
    "        if matchConfigSet:\n",
    "            configSet = matchConfigSet.group(\"re_ConfigSet\")\n",
    "#             print(configSet)\n",
    "        \n",
    "        matchWriteTable = re.search(pEndTest,line)\n",
    "        if matchWriteTable and pullData:\n",
    "#             print('abc')\n",
    "            Col_names_mtpl['mtpl_xmlFile'] = configFile\n",
    "            Col_names_mtpl['mtpl_TestName'] = currTest\n",
    "            Col_names_mtpl['mtpl_ConfigSet'] = configSet\n",
    "            \n",
    "            panda_write_mtpl(mtpl)\n",
    "            row_num += 1\n",
    "            pullData = False\n",
    " \n",
    "    try:\n",
    "        mtpl.to_csv(results_file_path +'\\\\'+'MTPL_data.csv')\n",
    "    except:\n",
    "        print('Close Debug.csv file')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_CORE01_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_CORE01_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_CORE23_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_CORE23_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_CORE45_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_CORE45_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_CORE67_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_CORE67_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_RING_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_RING_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_SA_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_SA_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCIN_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCIN_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_INAUX_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_INAUX_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_IO_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_IO_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCC1P8_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCC1P8_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCANAEHV_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCANAEHV_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCDD2_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCDD2_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "C:\\Users\\shreyasb\\Anaconda3\\lib\\site-packages\\pandas\\core\\indexing.py:670: SettingWithCopyWarning: \n",
      "A value is trying to be set on a copy of a slice from a DataFrame\n",
      "\n",
      "See the caveats in the documentation: https://pandas.pydata.org/pandas-docs/stable/user_guide/indexing.html#returning-a-view-versus-a-copy\n",
      "  self._setitem_with_indexer(indexer, value)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCDDQ_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCDDQ_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCPCIE_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCPCIE_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCST_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCST_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCSTG_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCSTG_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCSTGFUSE_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCSTGFUSE_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCTCPHY_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_BEGIN_X_X_X_X_NOM_FC_PF_VCCTCPHY_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_CORE01_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_CORE01_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_CORE23_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_CORE23_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_CORE45_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_CORE45_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_CORE67_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_CORE67_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_RING_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_RING_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_SA_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_SA_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCIN_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCIN_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_INAUX_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_INAUX_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_IO_NOM_FC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_IO_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_IO_NOM_FC1 DIERTD D1C 132350 SORT NEBULA 1', 'TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_IO_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCC1P8_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCC1P8_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCANAEHV_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCANAEHV_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCDD2_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCDD2_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCDDQ_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCDDQ_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCPCIE_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCPCIE_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCST_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCST_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCSTG_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCSTG_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCSTGFUSE_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCSTGFUSE_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCTCPHY_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_PF_VCCTCPHY_NOM_BEGIN_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_GT\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_GT_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_GT_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_CORE01_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_CORE01_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_CORE23_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_CORE23_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_CORE45_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_CORE45_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_CORE67_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_CORE67_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_RING_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_RING_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_SA_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_SA_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCIN_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCIN_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_INAUX_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_INAUX_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_IO_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_IO_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCC1P8_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCC1P8_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCANAEHV_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCANAEHV_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCDD2_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCDD2_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCDDQ_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCDDQ_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCPCIE_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCPCIE_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCST_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCST_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCSTG_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCSTG_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCSTGFUSE_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCSTGFUSE_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCTCPHY_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_P1A_PF_VCCTCPHY_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_CORE01_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_CORE01_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_CORE23_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_CORE23_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_CORE45_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_CORE45_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_CORE67_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_CORE67_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_RING_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_RING_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_SA_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_SA_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_IO_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_IO_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCC1P8_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCC1P8_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCANAEHV_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCANAEHV_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCDD2_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCDD2_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCDDQ_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCDDQ_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCPCIE_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCPCIE_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCST_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCST_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCSTG_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCSTG_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCSTGFUSE_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCSTGFUSE_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCTCPHY_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTART_X_X_X_X_950MV_PG_ONLY_PF_VCCTCPHY_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_CORE01_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_CORE01_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_CORE23_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_CORE23_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_CORE45_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_CORE45_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_CORE67_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_CORE67_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_SA_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_SA_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_IO_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_IO_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_RING_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_PF_RING_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_CORE01_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_CORE01_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_CORE23_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_CORE23_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_CORE45_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_CORE45_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_CORE67_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_CORE67_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_SA_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_SA_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_IO_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_IO_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_RING_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_PF_RING_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_GT\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_GT_GT_950MV_FC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_GT\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_GT_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_GT_GT_950MV_FC1 DIERTD D1C 132350 SORT NEBULA 1', 'TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_GT_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_CORE01_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_CORE01_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_CORE23_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_CORE23_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_CORE45_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_CORE45_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_CORE67_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_CORE67_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_RING_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_RING_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_SA_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_SA_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCIN_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCIN_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_INAUX_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_INAUX_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_IO_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_IO_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCC1P8_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCC1P8_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCANAEHV_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCANAEHV_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCDD2_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCDD2_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCDDQ_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCDDQ_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCPCIE_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCPCIE_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCST_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCST_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCSTG_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCSTG_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCSTGFUSE_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCSTGFUSE_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCTCPHY_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_P1A_PF_VCCTCPHY_950MV_P1A_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_CORE01_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_CORE01_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_CORE23_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_CORE23_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_CORE45_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_CORE45_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_CORE67_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_CORE67_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_GT_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_RING_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_RING_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_SA_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_SA_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_IO_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_IO_950MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCC1P8_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCC1P8_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCANAEHV_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCANAEHV_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCDD2_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCDD2_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCDDQ_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCDDQ_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCPCIE_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCPCIE_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCST_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCST_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCSTG_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCSTG_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCSTGFUSE_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCSTGFUSE_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_only_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCTCPHY_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_START_X_X_X_X_950MV_PG_ONLY_PF_VCCTCPHY_950MV_PGONLY_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_CORE01_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_CORE01_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_CORE23_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_CORE23_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_CORE45_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_CORE45_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_CORE67_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_CORE67_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_SA_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_SA_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_RING_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_RING_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_IO_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1300MV_FC_PF_IO_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_CORE01_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_CORE01_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_CORE23_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_CORE23_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_CORE45_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_CORE45_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_CORE67_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_CORE67_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_SA_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_SA_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_RING_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_RING_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_IO_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1400MV_FC_PF_IO_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE01_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE01_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE01_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1', 'TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE01_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE23_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE23_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE23_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1', 'TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE23_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE45_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE45_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE45_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1', 'TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE45_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE67_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE67_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE67_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1', 'TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_CORE67_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_SA_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_SA_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_SA_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1', 'TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_SA_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_RING_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_RING_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_RING_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1', 'TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_RING_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_IO_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_IO_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_IO_1600MV_FC1 DIERTD D1C 132350 SORT NEBULA 1', 'TPI_SIU_STATIC::PGT_ALL_DC_K_STRESS_X_X_X_X_1600MV_FC_PF_IO_1600MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC_CORE01_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC_CORE01_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC_CORE23_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC_CORE23_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC_CORE45_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC_CORE45_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC_CORE67_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_END_X_X_X_X_1400MV_FC_CORE67_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_CORE01_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_CORE01_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_CORE23_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_CORE23_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_CORE45_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_CORE45_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_CORE67_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_CORE67_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_CORE01_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_CORE01_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_CORE23_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_CORE23_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_CORE45_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_CORE45_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_CORE67_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_CORE_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_CORE67_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_GT_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_GT_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_GT_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_GT_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_GT_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_GT_DC_K_BEGIN_X_X_X_X_NOM_FC\n",
      "TPI_SIU_STATIC::PGT_GT_DC_K_BEGIN_X_X_X_X_NOM_FC_GT_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_GT_DC_K_BEGIN_X_X_X_X_NOM_FC_GT_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_GT_DC_K_END_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_GT_DC_K_END_X_X_X_X_1300MV_FC_GT_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_GT_DC_K_END_X_X_X_X_1300MV_FC_GT_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_GT_DC_K_SDTBEGIN_X_X_X_X_NOM_FC\n",
      "TPI_SIU_STATIC::PGT_GT_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_GT_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_GT_DC_K_SDTBEGIN_X_X_X_X_NOM_FC_GT_NOM_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_GT_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_GT_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_GT_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_GT_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_GT_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_GT_DC_K_STRESS_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_GT_DC_K_STRESS_X_X_X_X_1300MV_FC_GT_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_GT_DC_K_STRESS_X_X_X_X_1300MV_FC_GT_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_GT_DC_K_STRESS_X_X_X_X_1400MV_FC\n",
      "TPI_SIU_STATIC::PGT_GT_DC_K_STRESS_X_X_X_X_1400MV_FC_GT_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_GT_DC_K_STRESS_X_X_X_X_1400MV_FC_GT_1400MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_CORE01_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_CORE01_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_CORE23_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_CORE23_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_CORE45_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_CORE45_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_CORE67_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_CORE67_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_SA_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_SA_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_RING_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_RING_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_IO_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF\n",
      "['TPI_SIU_STATIC::PGT_HC_DC_K_BEGIN_X_X_X_X_650MV_FC_PF_IO_650MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_IO_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_IO_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_IO_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_IO_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_IO_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_IO_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "TPI_SIU_STATIC::PGT_IO_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_IO_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_IO_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_IO_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCC1P8_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "['TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCC1P8_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCANAEHV_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "['TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCANAEHV_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCDD2_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "['TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCDD2_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCDDQ_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "['TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCDDQ_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCPCIE_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "['TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCPCIE_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCST_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "['TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCST_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCSTG_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "['TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCSTG_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCSTGFUSE_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "['TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCSTGFUSE_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC\n",
      "TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCTCPHY_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_LC_DC_K_SDTSTRESS_X_X_X_X_NOM_FC_VCCTCPHY_NOM_STRESS_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_RING_DC_K_END_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_RING_DC_K_END_X_X_X_X_1300MV_FC_RING_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_RING_DC_K_END_X_X_X_X_1300MV_FC_RING_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "PGT_RING_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_RING_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_RING_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_RING_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_RING_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_RING_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "TPI_SIU_STATIC::PGT_RING_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_RING_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_RING_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_RING_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_SA_DC_K_END_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_SA_DC_K_END_X_X_X_X_1300MV_FC_SA_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_SA_DC_K_END_X_X_X_X_1300MV_FC_SA_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_SA_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC\n",
      "TPI_SIU_STATIC::PGT_SA_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_SA_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_SA_DC_K_SDTSTRESS_X_X_X_X_1300MV_FC_SA_1300MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n",
      "PGT_SA_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC\n",
      "TPI_SIU_STATIC::PGT_SA_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_SA_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1\n",
      "['TPI_SIU_STATIC::PGT_SA_DC_K_SDTSTRESS_X_X_X_X_1500MV_FC_SA_1500MV_PC1 DIERTD D1C 132350 SORT NEBULA 1']\n"
     ]
    }
   ],
   "source": [
    "#data0\n",
    "#mtpl\n",
    "#Limits\n",
    "# print(Limits)\n",
    "printThis = 0\n",
    "Limits1 = pd.DataFrame()\n",
    "Limits2 = Limits\n",
    "df_size = len(mtpl)\n",
    "rowLoc = 0\n",
    "data0_temp = []\n",
    "Limits['Test_Name'] = np .nan\n",
    "# Limits['Test_Name1'] = np .nan\n",
    "    \n",
    "for mtpl_index, mtpl_row in mtpl.iterrows():\n",
    "    \n",
    "\n",
    "    Limits1 = Limits[Limits['xml_file'] == mtpl.mtpl_xmlFile[mtpl_index]]\n",
    "#     print(mtpl.mtpl_ConfigSet[mtpl_index])\n",
    "    Limits1 = Limits1[Limits1['Config_list'] == mtpl.mtpl_ConfigSet[mtpl_index]]\n",
    "#     print(Limits1)\n",
    "    try:\n",
    "        Limits1 = Limits1.reset_index()\n",
    "        Limits1 = Limits1.drop(columns = ['index'], axis = 1)\n",
    "    except:\n",
    "        pass\n",
    "        \n",
    "    for Limits1_index, Limits1_row in Limits1.iterrows():\n",
    "        \n",
    "#         print((mtpl.mtpl_TestName[mtpl_index]))\n",
    "#         print(Limits1.Rail_Name[Limits1_index])\n",
    "        data0_temp = []\n",
    "        for col in data0.columns:\n",
    "            \n",
    "            if mtpl.mtpl_TestName[mtpl_index].upper() in col:# and Limits1.Rail_Name[Limits1_index] in col:\n",
    "                print(mtpl.mtpl_TestName[mtpl_index])\n",
    "                if Limits1.Rail_Name[Limits1_index] in col:\n",
    "                    print((col))\n",
    "                    data0_temp.append(str(col))\n",
    "\n",
    "#         try:\n",
    "#         print(Limits1)\n",
    "        print(data0_temp)\n",
    "        Limits1['Test_Name'].iloc[Limits1_index] = data0_temp[0].split(' ')[0]\n",
    "#         Limits1['Test_Name1'].iloc[Limits1_index] = data0_temp[1].split(' ')[0]\n",
    "#         except:\n",
    "#             pass\n",
    "        Limits2.loc[((Limits2.xml_file == Limits1.xml_file[Limits1_index])&(Limits2.Config_list == Limits1.Config_list[Limits1_index])&(Limits2.Rail_Name == Limits1.Rail_Name[Limits1_index])&(Limits2.Pin_Name == Limits1.Pin_Name[Limits1_index])&(Limits2.limit_low == Limits1.limit_low[Limits1_index])&(Limits2.limit_high == Limits1.limit_high[Limits1_index])&(Limits2.clamp_low ==  Limits1.clamp_low[Limits1_index])&(Limits2.clamp_high ==  Limits1.clamp_high[Limits1_index])),'Test_Name'] = Limits1['Test_Name'].iloc[Limits1_index]\n",
    "#         Limits2.loc[((Limits2.xml_file == Limits1.xml_file[Limits1_index])&(Limits2.Config_list == Limits1.Config_list[Limits1_index])&(Limits2.Rail_Name == Limits1.Rail_Name[Limits1_index])&(Limits2.Pin_Name == Limits1.Pin_Name[Limits1_index])&(Limits2.limit_low == Limits1.limit_low[Limits1_index])&(Limits2.limit_high == Limits1.limit_high[Limits1_index])&(Limits2.clamp_low ==  Limits1.clamp_low[Limits1_index])&(Limits2.clamp_high ==  Limits1.clamp_high[Limits1_index])),'Test_Name'] = Limits1['Test_Name1'].iloc[Limits1_index]\n",
    "# print(Limits1)\n",
    "# print(Limits2) \n",
    "\n",
    "try:\n",
    "    Limits2.to_csv(results_file_path +'\\\\'+'Limits - Optional_delete.csv')\n",
    "except:\n",
    "    print('Close Limits.csv file')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "ename": "NameError",
     "evalue": "name 'Limits2' is not defined",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mNameError\u001b[0m                                 Traceback (most recent call last)",
      "\u001b[1;32m<ipython-input-8-00041e24abbc>\u001b[0m in \u001b[0;36m<module>\u001b[1;34m\u001b[0m\n\u001b[0;32m     27\u001b[0m \u001b[1;31m#         for Limits2_index, Limits2_row in Limits2.iterrows():\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     28\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m---> 29\u001b[1;33m         \u001b[0mLimits2\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mloc\u001b[0m\u001b[1;33m[\u001b[0m\u001b[0mLimits2\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;34m'Test_Name'\u001b[0m\u001b[1;33m]\u001b[0m \u001b[1;33m==\u001b[0m \u001b[0mcol_name\u001b[0m\u001b[1;33m,\u001b[0m\u001b[1;34m'mean'\u001b[0m\u001b[1;33m]\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mcol_mean\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m     30\u001b[0m         \u001b[0mLimits2\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mloc\u001b[0m\u001b[1;33m[\u001b[0m\u001b[0mLimits2\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;34m'Test_Name'\u001b[0m\u001b[1;33m]\u001b[0m \u001b[1;33m==\u001b[0m \u001b[0mcol_name\u001b[0m\u001b[1;33m,\u001b[0m\u001b[1;34m'stdev'\u001b[0m\u001b[1;33m]\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mcol_std\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     31\u001b[0m         \u001b[0mLimits2\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mloc\u001b[0m\u001b[1;33m[\u001b[0m\u001b[0mLimits2\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;34m'Test_Name'\u001b[0m\u001b[1;33m]\u001b[0m \u001b[1;33m==\u001b[0m \u001b[0mcol_name\u001b[0m\u001b[1;33m,\u001b[0m\u001b[1;34m'max'\u001b[0m\u001b[1;33m]\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mcol_max\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;31mNameError\u001b[0m: name 'Limits2' is not defined"
     ]
    }
   ],
   "source": [
    "Limits['mean'] = np .nan\n",
    "Limits['stdev'] = np .nan\n",
    "Limits['max'] = np .nan\n",
    "Limits['10Sigma'] = np .nan\n",
    "Limits['% Outside Proposed Sigma'] = np.nan\n",
    "\n",
    "# data0 = data0.head(150)\n",
    "for col in data0.columns:\n",
    "    if module_name in col:\n",
    "        col_name = col.split(' ')[0]\n",
    "        colname = data0[col].dropna()\n",
    "        colname = colname.astype(float)\n",
    "        SampleN = len(colname)\n",
    "        col_mean = colname.mean()\n",
    "        col_std = colname.std()\n",
    "        col_max = colname.max()\n",
    "        col_10Sigma = col_mean +(10*col_std)\n",
    "\n",
    "        Outside_Sigma = len(colname[colname.iloc[:]>=col_10Sigma])\n",
    "        try:\n",
    "            Outside_Sigma = (Outside_Sigma/SampleN)*100\n",
    "        except:\n",
    "            Outside_Sigma = 0\n",
    "        \n",
    "#         print(Outside_Sigma)\n",
    "#         print(col_name)\n",
    "#         for Limits2_index, Limits2_row in Limits2.iterrows():\n",
    "\n",
    "        Limits2.loc[Limits2['Test_Name'] == col_name,'mean'] = col_mean\n",
    "        Limits2.loc[Limits2['Test_Name'] == col_name,'stdev'] = col_std\n",
    "        Limits2.loc[Limits2['Test_Name'] == col_name,'max'] = col_max\n",
    "        Limits2.loc[Limits2['Test_Name'] == col_name,'10Sigma'] = col_10Sigma\n",
    "        Limits2.loc[Limits2['Test_Name'] == col_name,'% Outside Proposed Sigma'] = round(Outside_Sigma,3)\n",
    "        \n",
    "print(Limits2)\n",
    "\n",
    "try:\n",
    "    Limits2.to_csv(results_file_path +'\\\\'+'Limits and Stats Summary.csv')\n",
    "except:\n",
    "    print('Close Limits.csv file')        \n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\"\"\"Write limits into xmls\"\"\"\n",
    "\n",
    "file_path = r'L:\\sbharadwaj\\TGL81\\TGL81_F32_SIU_STATIC_Leakage\\Kappa'\n",
    "data_file = r'Limits - Optional_delete.csv'\n",
    "Prop_Limits0 = pd.read_csv(file_path +'\\\\'+ data_file)\n",
    "Prop_Limits1 = Prop_Limits0[Prop_Limits0['Proposed_Limits'].notna()]\n",
    "Prop_Limits1 = Prop_Limits1.reset_index()\n",
    "\n",
    "file_path = r'L:\\sbharadwaj\\TGL81\\TGL81_F32_SIU_STATIC_Leakage\\Limits'\n",
    "all_files = glob.glob(file_path + \"/*.xml\")\n",
    "\n",
    "for xml_file_path in all_files:\n",
    "    xml_file = xml_file_path.split('\\\\')\n",
    "    xml_file = xml_file[-1]\n",
    "    \n",
    "    print(xml_file)\n",
    "    Prop_Limits2 = Prop_Limits1[Prop_Limits1['xml_file']==xml_file]\n",
    "    Prop_Limits2 = Prop_Limits2.reset_index()\n",
    "    xml_root_rewrite = True\n",
    "    \n",
    "    if len(Prop_Limits2) >0 :\n",
    "        print('xml file length:'+ str(len(Prop_Limits2)))\n",
    "        for write_index, write_row in Prop_Limits2.iterrows():\n",
    "            pd_print = False\n",
    "            pd_print_pin = False\n",
    "            if xml_root_rewrite == True:\n",
    "                vcc_xml = etree.parse(xml_file_path)\n",
    "                root = vcc_xml.getroot()\n",
    "                xml_root_rewrite = False\n",
    "#             else:\n",
    "#                 root = root\n",
    "            ConfigList = root.findall('ConfigList')\n",
    "            \n",
    "            for child in ConfigList:\n",
    "                Curr_ConfigList = child.attrib['name']\n",
    "\n",
    "                if Curr_ConfigList == Prop_Limits2['Config_list'].iloc[write_index]:\n",
    "                    print((Prop_Limits2['Config_list'].iloc[write_index]))\n",
    "                    \n",
    "                    for node in child.iter():\n",
    "                        if node.tag == 'Cores':\n",
    "                            pd_print = False\n",
    "                        if node.tag == 'Measurements':\n",
    "                            pd_print = True\n",
    "                        \n",
    "                        if node.tag == 'Pin' and pd_print:\n",
    "#                             row_num += 1\n",
    "\n",
    "                        \n",
    "                            if node.text == Prop_Limits2['Pin_Name'].iloc[write_index]:\n",
    "                                    pd_print_pin = True\n",
    "#                         print(type(limit_high))\n",
    "                        \n",
    "                        if node.tag == 'limit_high' and pd_print_pin:          \n",
    "                            print(node.text)\n",
    "                            \n",
    "                            pd_print_pin = False\n",
    "                            node.text = str(round(Prop_Limits2['Proposed_Limits'].iloc[write_index],2))\n",
    "                            print(node.text)\n",
    "                            \n",
    "                            vcc_xml = etree.ElementTree(root)\n",
    "                            \n",
    "                            with open(r'C:\\Users\\shreyasb\\Desktop\\python\\Limits' +'\\\\'+xml_file,'wb') as fileupdate:\n",
    "                                vcc_xml.write(fileupdate)\n",
    "                            \n",
    "                            \n",
    "#                             pd_print_pin = False\n",
    "                            \n",
    "#                             Pin_Name = node.text\n",
    "                \n",
    "\n",
    "#             print(Prop_Limits2['Config_list'].iloc[write_index])\n",
    "#             print(Prop_Limits2['Pin_Name'].iloc[write_index])\n",
    "            \n",
    "#             print(write_index)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "###Extra code blocks###"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def separate_lots(file_path):\n",
    "\"\"\" Use this to keep sites separate \"\"\"\n",
    "\n",
    "\n",
    "    all_files = glob.glob(file_path + \"/*.csv\")\n",
    "\n",
    "    t2t_files = []\n",
    "\n",
    "    for filename in all_files:\n",
    "        df = pd.read_csv(filename, index_col=None, header=0)#, nrows=100)\n",
    "        t2t_files.append(df)\n",
    "\n",
    "    data0 = pd.concat(t2t_files, axis=0, ignore_index=True)\n",
    "    # data0.dropna(how='all', axis=1)\n",
    "    passbin = [1,2,3,4]\n",
    "    for col in data0.columns:\n",
    "        if 'IB DIEBIN' in col:\n",
    "            data0['GoodBadBin'] = data0[col].isin(passbin)\n",
    "\n",
    "    data0['GoodBadBin'] = data0['GoodBadBin'].replace({True:'Good',False:'Bad'})\n",
    "\n",
    "    for col in data0.columns:\n",
    "        if 'SIU_STATIC' in col:\n",
    "            data0[col+' 1'] = data0[col].str.split('|').str[2]\n",
    "            data0 = data0.drop(columns = col, axis=1)\n",
    "\n",
    "    try:\n",
    "        data0.to_csv(results_file_path +'\\\\'+'Delimited_Raw_Data.csv')\n",
    "    except:\n",
    "        print('Close Debug.csv file')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#         Limits1['Test_Name'].astype(str)\n",
    "#         print(Limits1.loc[Limits1_index])\n",
    "#         print(Limits1)\n",
    "#         Limits2 = Limits2.merge(Limits1)\n",
    "#         Limits2 = pd.concat([Limits2,Limits1],axis=1)\n",
    "#         Limits = Limits.append(Limits1,sort = False)\n",
    "#         print(Limits1)\n",
    "\n",
    "#         print(Limits1.xml_file[Limits1_index])\n",
    "#         print(Limits.shape,Limits1.shape,Limits2.shape)\n",
    "#         Limits2 = Limits1.iloc[Limits1_index].combine_first(Limits2)\n",
    "#         print(Limits2.apply(lambda x: Limits1[(Limits1.xml_file == x.xml_file) & (Limits1.Config_list == x.Config_list) & (Limits1.Pin_Name == x.Pin_Name) & (Limits1.limit_low == x.limit_low) & (Limits1.limit_high == x.limit_high) & (Limits1.Rail_Name == x.Rail_Name) & (Limits1.clamp_low == x.clamp_low) & (Limits1.clamp_high == x.clamp_high)].index[0]))\n",
    "#         Limits2['Test_Name'] =  Limits2.apply(lambda x: Limits1[(Limits1.xml_file == x.xml_file) & (Limits1.Config_list == x.Config_list) & (Limits1.Pin_Name == x.Pin_Name) & (Limits1.limit_low == x.limit_low) & (Limits1.limit_high == x.limit_high) & (Limits1.Rail_Name == x.Rail_Name) & (Limits1.clamp_low == x.clamp_low) & (Limits1.clamp_high == x.clamp_high)].index[0], axis=1)\n",
    "#         Limits2.loc[(Limits2.Test_Name == str(data0_temp)), ['xml_file', 'Config_list','Rail_Name', 'Pin_Name','limit_low', 'limit_high','clamp_low', 'clamp_high']] = Limits1.xml_file[Limits1_index], Limits1.Config_list[Limits1_index], Limits1.Rail_Name[Limits1_index], Limits1.Pin_Name[Limits1_index], Limits1.limit_low[Limits1_index],Limits1.limit_high[Limits1_index], Limits1.clamp_low[Limits1_index], Limits1.clamp_high[Limits1_index]\n",
    "#         Limits2.loc[(Limits2.Test_Name == Limits1.xml_file[Limits1_index], Limits1.Config_list[Limits1_index], Limits1.Rail_Name[Limits1_index], Limits1.Pin_Name[Limits1_index], Limits1.limit_low[Limits1_index],Limits1.limit_high[Limits1_index], Limits1.clamp_low[Limits1_index], Limits1.clamp_high[Limits1_index]), ['xml_file', 'Config_list','Rail_Name', 'Pin_Name','limit_low', 'limit_high','clamp_low', 'clamp_high']] = Limits1.xml_file[Limits1_index], Limits1.Config_list[Limits1_index], Limits1.Rail_Name[Limits1_index], Limits1.Pin_Name[Limits1_index], Limits1.limit_low[Limits1_index],Limits1.limit_high[Limits1_index], Limits1.clamp_low[Limits1_index], Limits1.clamp_high[Limits1_index]\n",
    "#         Limits2 = pd.merge(Limits1, Limits2, on = ['xml_file', 'Config_list','Rail_Name', 'Pin_Name','limit_low', 'limit_high','clamp_low', 'clamp_high'], how = 'outer')\n",
    "  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# try:\n",
    "# data0.to_csv(file_path +'\\\\'+'Test'+'\\\\'+'Outputs'+'\\\\'+'Delimited.csv')\n",
    "# except:\n",
    "#     print('Close Debug.csv file')\n",
    "file_path = r'L:\\sbharadwaj\\TGL81\\TGL81_F32_SIU_STATIC_Leakage'\n",
    "data0 = pd.read_csv(file_path +'\\\\'+'temp'+'\\\\'+'SIU_STATIC_Leakage_Delimited_delete.csv', index_col=None, header=0)\n",
    "print(data0)\n",
    "\n",
    "\n",
    "# if __name__ == \"__main__\":\n",
    "#     pass\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
