/* AM3359.PRCM.desc */
//----------------------------------------------------------------------------------------
//
//  Project: CCore 1.08
//
//  Tag: Target/BeagleBoneBlack
//
//  License: Boost Software License - Version 1.0 - August 17th, 2003 
//
//            see http://www.boost.org/LICENSE_1_0.txt or the local copy
//
//  Copyright (c) 2014 Sergey Strukov. All rights reserved.
//
//----------------------------------------------------------------------------------------

reg ClockControl : 32
 {
  Mode : .+2
   {
    Disable = 0
    Enable  = 2
   }
  
  * : .+14
  
  IdleStatus : .+2
   {
    Running    = 0
    Transition = 1
    Idle       = 2
    Disabled   = 3 
   }
 }
 
reg ClockStandbyControl : 32
 {
  Mode : .+2
   {
    Disable = 0
    Enable  = 2
   }
  
  * : .+14
  
  IdleStatus : .+2
   {
    Running    = 0
    Transition = 1
    Idle       = 2
    Disabled   = 3 
   }
   
  StandbyStatus : 18 
 }
 
reg EthClockControl : 32
 {
  Control : 0-1
   {
    NoSleep     = 0
    ForceSleep  = 1
    ForceWakeup = 2
   }
   
  Active : 4
 } 
 
bar PERBar : address
 {
  ClockControl = hidden
  ClockStandbyControl = hidden
  
  Eth = 14h as ClockStandbyControl
  
  EthClockControl = 144h 
 
  Timer2 = 80h as ClockControl
  Timer4 = 88h as ClockControl
  
  I2C1 = 48h as ClockControl
  I2C2 = 44h as ClockControl
  
  LCD = 18h as ClockStandbyControl
 }

//----------------------------------------------------------------------------------------

reg TimerClockSelect : 32
 {
  Source : .+2
   {
    TCLKIN    = 0
    CLK_M_OSC = 1
    CLK_32KHZ = 2
   }
 }
 
reg LCDClockSelect : 32
 {
  Source : .+2
   {
    DISP_PLL_CLKOUTM2 = 0
    CORE_PLL_CLKOUTM5 = 1
    PER_PLL_CLKOUTM2  = 2
   }
 } 
 
bar DPLLBar : address
 {
  TimerClockSelect = hidden
 
  Timer2 =  8h as TimerClockSelect
  Timer4 = 10h as TimerClockSelect
  
  LCDClockSelect = 34h
 }
 
//----------------------------------------------------------------------------------------

reg PLLIdleStatus : 32
 {
  Locked : 0
  Bypass : 8
 }
 
reg PLLClockSelect : 32
 {
  Div : 0-6
  Mul : 8-18
  BypassSelect : 23
 }
 
reg PLLDivM2 : 32
 {
  M2         : 0-4
  M2Ack      : 5
  NoAutoGate : 8
  Running    : 9
 }
 
reg PLLClockMode : 32
 {
  En : 0-2
   {
    MNBypass = 4
    LPBypass = 5
    FRBypass = 6
    Lock     = 7
   }
   
  RampLevel : 3-4
   {
    No = 0
    Lo = 1
    Hi = 2
   }
   
  RampRate : 5-7
  
  DriftGuard   : 8
  RelockRamp   : 9
  LPMode       : 10
  REGM4X       : 11
  SSC          : 12
  SSCAck       : 13
  SSCLowSpread : 14
  SSCType      : 15 
 } 

bar WKUPBar : address
 {
  ClockControl = hidden
  
  I2C0 = 0B8h as ClockControl
  
  PLLIdleStatus  = hidden
  PLLClockSelect = hidden
  PLLDivM2       = hidden
  PLLClockMode   = hidden
 
  MPUIdleStatus  = 020h RO as PLLIdleStatus
  MPUClockSelect = 02Ch as PLLClockSelect
  MPUDivM2       = 0A8h as PLLDivM2
  MPUClockMode   = 088h as PLLClockMode
  
  DISPIdleStatus  = 048h RO as PLLIdleStatus
  DISPClockSelect = 054h as PLLClockSelect
  DISPDivM2       = 0A4h as PLLDivM2
  DISPClockMode   = 098h as PLLClockMode
 }
 
//----------------------------------------------------------------------------------------
 
 



  
   