// Seed: 4091213433
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  ;
  always_latch begin : LABEL_0
    return 1'h0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_3,
      id_4
  );
endmodule
module module_2;
  logic id_1;
  ;
  wire id_2;
  wire id_3;
  assign id_3 = (id_3) % id_3 && 1 && 1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
endmodule
