/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [4:0] _03_;
  wire [6:0] celloutsig_0_0z;
  wire [34:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [29:0] celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire [16:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [30:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [13:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_54z;
  wire [6:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [4:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_64z;
  wire [3:0] celloutsig_0_66z;
  wire [9:0] celloutsig_0_68z;
  wire [17:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [41:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_18z ? _00_ : celloutsig_0_34z[26];
  assign celloutsig_0_47z = celloutsig_0_27z ? celloutsig_0_12z[14] : celloutsig_0_26z;
  assign celloutsig_1_14z = celloutsig_1_11z[1] ? celloutsig_1_10z : celloutsig_1_6z;
  assign celloutsig_0_24z = celloutsig_0_0z[4] ? celloutsig_0_0z[6] : celloutsig_0_11z[5];
  assign celloutsig_0_27z = celloutsig_0_24z ? celloutsig_0_24z : celloutsig_0_10z[0];
  assign celloutsig_0_33z = ~(celloutsig_0_8z[2] & celloutsig_0_20z);
  assign celloutsig_0_46z = ~(celloutsig_0_34z[20] & celloutsig_0_45z[5]);
  assign celloutsig_0_57z = ~(celloutsig_0_22z[0] & celloutsig_0_14z[10]);
  assign celloutsig_0_6z = ~(celloutsig_0_1z & celloutsig_0_3z[0]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z & in_data[33]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z & celloutsig_1_5z);
  assign celloutsig_1_7z = ~(celloutsig_1_5z & celloutsig_1_0z[0]);
  assign celloutsig_1_13z = ~(celloutsig_1_10z & celloutsig_1_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z & celloutsig_0_11z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_13z & in_data[41]);
  assign celloutsig_0_17z = ~(celloutsig_0_11z[1] & celloutsig_0_10z[6]);
  assign celloutsig_0_18z = ~(celloutsig_0_6z & celloutsig_0_15z);
  assign celloutsig_0_19z = ~(celloutsig_0_0z[2] & _00_);
  assign celloutsig_0_20z = ~(celloutsig_0_15z & _01_);
  assign celloutsig_0_30z = ~((celloutsig_0_15z | in_data[40]) & celloutsig_0_7z);
  assign celloutsig_0_43z = ~((celloutsig_0_12z[4] | celloutsig_0_28z[2]) & celloutsig_0_36z[7]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z[1] | celloutsig_0_3z[3]) & celloutsig_0_1z);
  assign celloutsig_1_15z = ~((celloutsig_1_0z[2] | celloutsig_1_9z) & celloutsig_1_13z);
  assign celloutsig_1_17z = ~((celloutsig_1_0z[3] | celloutsig_1_6z) & celloutsig_1_3z);
  assign celloutsig_1_18z = ~((in_data[178] | celloutsig_1_4z) & celloutsig_1_5z);
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_32z[2:0];
  reg [4:0] _31_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _31_ <= 5'h00;
    else _31_ <= { celloutsig_0_7z, celloutsig_0_8z };
  assign { _00_, _03_[3], _01_, _03_[1:0] } = _31_;
  reg [6:0] _32_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _32_ <= 7'h00;
    else _32_ <= in_data[46:40];
  assign celloutsig_0_10z[6:0] = _32_;
  assign celloutsig_0_32z = celloutsig_0_3z[26:19] / { 1'h1, celloutsig_0_0z[5:2], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_27z };
  assign celloutsig_0_35z = celloutsig_0_14z[11:0] / { 1'h1, celloutsig_0_14z[10:1], in_data[0] };
  assign celloutsig_0_38z = { celloutsig_0_34z[14:1], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_13z } / { 1'h1, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_32z };
  assign celloutsig_0_64z = celloutsig_0_3z[26:23] / { 1'h1, celloutsig_0_10z[2:0] };
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_11z } / { 1'h1, celloutsig_0_12z[12:1] };
  assign celloutsig_0_22z = celloutsig_0_10z[10:7] / { 1'h1, celloutsig_0_3z[4], celloutsig_0_17z, celloutsig_0_21z };
  assign celloutsig_0_29z = celloutsig_0_0z[5:3] >= celloutsig_0_10z[33:31];
  assign celloutsig_0_58z = { celloutsig_0_12z[8:1], celloutsig_0_54z } >= { celloutsig_0_38z[16:5], celloutsig_0_57z };
  assign celloutsig_1_1z = in_data[137:132] >= in_data[184:179];
  assign celloutsig_1_2z = in_data[114:107] >= in_data[112:105];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } >= celloutsig_1_0z[4:1];
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_8z[2:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z } >= { in_data[180:177], celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_4z, celloutsig_1_12z } >= { celloutsig_1_0z[2:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_21z = { celloutsig_0_0z[5:4], celloutsig_0_18z } >= { in_data[67:66], celloutsig_0_20z };
  assign celloutsig_0_34z = celloutsig_0_31z ? { celloutsig_0_28z[6:2], celloutsig_0_17z, _00_, _03_[3], _01_, _03_[1:0], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_16z } : { celloutsig_0_10z[30:19], celloutsig_0_28z, celloutsig_0_10z[6:0] };
  assign celloutsig_0_45z = celloutsig_0_32z[0] ? { celloutsig_0_32z[7:1], 1'h1, celloutsig_0_39z, celloutsig_0_5z } : celloutsig_0_38z[14:1];
  assign celloutsig_0_54z = celloutsig_0_10z[22] ? celloutsig_0_0z[5:1] : { celloutsig_0_14z[6:5], _02_ };
  assign celloutsig_0_55z = celloutsig_0_43z ? { celloutsig_0_35z[4:3], _00_, _03_[3], _01_, _03_[1:0] } : { celloutsig_0_36z[5:3], celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_47z, celloutsig_0_13z };
  assign celloutsig_0_66z = celloutsig_0_19z ? celloutsig_0_55z[6:3] : celloutsig_0_8z;
  assign celloutsig_0_68z = celloutsig_0_30z ? { celloutsig_0_35z[9:6], celloutsig_0_58z, celloutsig_0_8z, celloutsig_0_33z } : { celloutsig_0_12z[11:4], celloutsig_0_19z, celloutsig_0_46z };
  assign celloutsig_1_8z[2:1] = celloutsig_1_5z ? { celloutsig_1_2z, celloutsig_1_1z } : { in_data[124], celloutsig_1_7z };
  assign celloutsig_1_11z = celloutsig_1_1z ? { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z } : celloutsig_1_0z[2:0];
  assign celloutsig_0_10z[34:7] = celloutsig_0_1z ? { in_data[27:15], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z } : { celloutsig_0_0z[0], celloutsig_0_0z, _00_, _03_[3], _01_, _03_[1:0], celloutsig_0_10z[6:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_10z[20] ? { celloutsig_0_4z, _00_, _03_[3], _01_, _03_[1:0] } : celloutsig_0_0z[5:0];
  assign celloutsig_0_25z = celloutsig_0_24z ? { celloutsig_0_14z[9:6], 1'h1 } : { celloutsig_0_0z[6:4], celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_28z = celloutsig_0_0z[1] ? { celloutsig_0_3z[6], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_4z } : celloutsig_0_10z[24:14];
  assign celloutsig_0_31z = celloutsig_0_7z & celloutsig_0_13z;
  assign celloutsig_0_59z = celloutsig_0_27z & celloutsig_0_29z;
  assign celloutsig_1_4z = celloutsig_1_3z & celloutsig_1_2z;
  assign celloutsig_1_9z = in_data[114] & celloutsig_1_3z;
  assign celloutsig_0_1z = celloutsig_0_0z[2] & celloutsig_0_0z[1];
  assign celloutsig_0_16z = celloutsig_0_6z & celloutsig_0_10z[5];
  assign celloutsig_0_26z = celloutsig_0_10z[4] & celloutsig_0_25z[1];
  assign celloutsig_0_0z = in_data[9:3] >> in_data[19:13];
  assign celloutsig_0_3z = { in_data[25:2], celloutsig_0_10z[6:0] } >> { in_data[73:65], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z[6:0], celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[55:51] >> celloutsig_0_3z[11:7];
  assign celloutsig_0_69z = { celloutsig_0_55z[4:0], celloutsig_0_8z, celloutsig_0_39z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_46z } >> { celloutsig_0_12z[5], celloutsig_0_59z, celloutsig_0_66z, celloutsig_0_55z, celloutsig_0_29z, celloutsig_0_64z };
  assign celloutsig_1_19z = { in_data[143:113], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_8z[2:1], celloutsig_1_4z, celloutsig_1_2z } >> { celloutsig_1_12z[0], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z[2:1], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_3z[17:12], _00_, _03_[3], _01_, _03_[1:0], celloutsig_0_11z } >> { celloutsig_0_3z[18:8], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_36z = { celloutsig_0_22z[2:0], _00_, _03_[3], _01_, _03_[1:0] } <<< celloutsig_0_10z[26:19];
  assign celloutsig_1_0z = in_data[138:134] <<< in_data[117:113];
  assign celloutsig_1_12z = { in_data[148], celloutsig_1_8z[2:1], celloutsig_1_4z } <<< in_data[134:131];
  assign celloutsig_0_8z = { celloutsig_0_0z[4:2], celloutsig_0_7z } <<< celloutsig_0_10z[6:3];
  assign { _03_[4], _03_[2] } = { _00_, _01_ };
  assign celloutsig_1_8z[0] = celloutsig_1_4z;
  assign { out_data[128:96], out_data[41:32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z[37:6], celloutsig_0_68z, celloutsig_0_69z };
endmodule
