Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  lab3.vho
Sim SDF file          :  lab3__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File lab3_run_msim_gate_vhdl.do already exists - backing up current file as lab3_run_msim_gate_vhdl.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ae/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do lab3_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {lab3.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 03:05:59 on Nov 01,2021
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work lab3.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneive_components
ModelSim-Altera Info: # -- Compiling entity hard_block
ModelSim-Altera Info: # -- Compiling architecture structure of hard_block
ModelSim-Altera Info: # -- Compiling entity alu7bit
ModelSim-Altera Info: # -- Compiling architecture structure of alu7bit
ModelSim-Altera Info: # End time: 03:05:59 on Nov 01,2021, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: vsim work.alu7bit
ModelSim-Altera Info: # vsim work.alu7bit 
ModelSim-Altera Info: # Start time: 03:06:34 on Nov 01,2021
ModelSim-Altera Info: # //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
ModelSim-Altera Info: # //
ModelSim-Altera Info: # //  Copyright 1991-2016 Mentor Graphics Corporation
ModelSim-Altera Info: # //  All Rights Reserved.
ModelSim-Altera Info: # //
ModelSim-Altera Info: # //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
ModelSim-Altera Info: # //  secrets and commercial or financial information that are the property of
ModelSim-Altera Info: # //  Mentor Graphics Corporation and are privileged, confidential,
ModelSim-Altera Info: # //  and exempt from disclosure under the Freedom of Information Act,
ModelSim-Altera Info: # //  5 U.S.C. Section 552. Furthermore, this information
ModelSim-Altera Info: # //  is prohibited from disclosure under the Trade Secrets Act,
ModelSim-Altera Info: # //  18 U.S.C. Section 1905.
ModelSim-Altera Info: # //
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_atom_pack(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_components
ModelSim-Altera Info: # Loading work.alu7bit(structure)
ModelSim-Altera Info: # Loading work.hard_block(structure)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_obuf(arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_ibuf(arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: force -freeze sim:/alu7bit/a 0111111 0
ModelSim-Altera Info: force -freeze sim:/alu7bit/b 0101010 0
ModelSim-Altera Info: force -freeze sim:/alu7bit/cin0 0 0
ModelSim-Altera Info: force -freeze sim:/alu7bit/less 0 0
ModelSim-Altera Info: force -freeze sim:/alu7bit/opcode 0111 0
ModelSim-Altera Info: run
ModelSim-Altera Info: force -freeze sim:/alu7bit/a 1111111 0
ModelSim-Altera Info: run
ModelSim-Altera Info: force -freeze sim:/alu7bit/a 0111111 0
ModelSim-Altera Info: force -freeze sim:/alu7bit/opcode 0110 0
ModelSim-Altera Info: run
ModelSim-Altera Info: # End time: 03:08:10 on Nov 01,2021, Elapsed time: 0:01:36
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
