v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 42300 49300 1 0 0 7432-1.sym
{
T 42900 50200 5 10 0 0 0 0 1
device=7432
T 42600 50200 5 10 1 1 0 0 1
refdes=U14
T 42900 51600 5 10 0 0 0 0 1
footprint=DIP14
T 42300 49300 5 10 0 0 0 0 1
slot=1
T 42300 49300 5 10 0 0 0 0 1
x-appdesc=Condition logic
}
C 42300 48000 1 0 0 7432-1.sym
{
T 42900 48900 5 10 0 0 0 0 1
device=7432
T 42600 48900 5 10 1 1 0 0 1
refdes=U14
T 42900 50300 5 10 0 0 0 0 1
footprint=DIP14
T 42300 48000 5 10 0 0 0 0 1
slot=2
}
C 42300 46700 1 0 0 7432-1.sym
{
T 42900 47600 5 10 0 0 0 0 1
device=7432
T 42600 47600 5 10 1 1 0 0 1
refdes=U14
T 42900 49000 5 10 0 0 0 0 1
footprint=DIP14
T 42300 46700 5 10 0 0 0 0 1
slot=3
}
C 42300 45400 1 0 0 7432-1.sym
{
T 42900 46300 5 10 0 0 0 0 1
device=7432
T 42600 46300 5 10 1 1 0 0 1
refdes=U14
T 42900 47700 5 10 0 0 0 0 1
footprint=DIP14
T 42300 45400 5 10 0 0 0 0 1
slot=4
}
C 40500 49900 1 0 0 input-2.sym
{
T 40500 50100 5 10 0 0 0 0 1
net=ADD0:1
T 41100 50600 5 10 0 0 0 0 1
device=none
T 41000 50000 5 10 1 1 0 7 1
value=ADD0
}
C 40500 49500 1 0 0 input-2.sym
{
T 40500 49700 5 10 0 0 0 0 1
net=ADD1:1
T 41100 50200 5 10 0 0 0 0 1
device=none
T 41000 49600 5 10 1 1 0 7 1
value=ADD1
}
C 40500 48600 1 0 0 input-2.sym
{
T 40500 48800 5 10 0 0 0 0 1
net=ADD2:1
T 41100 49300 5 10 0 0 0 0 1
device=none
T 41000 48700 5 10 1 1 0 7 1
value=ADD2
}
C 40500 48200 1 0 0 input-2.sym
{
T 40500 48400 5 10 0 0 0 0 1
net=ADD3:1
T 41100 48900 5 10 0 0 0 0 1
device=none
T 41000 48300 5 10 1 1 0 7 1
value=ADD3
}
C 40500 47300 1 0 0 input-2.sym
{
T 40500 47500 5 10 0 0 0 0 1
net=ADD4:1
T 41100 48000 5 10 0 0 0 0 1
device=none
T 41000 47400 5 10 1 1 0 7 1
value=ADD4
}
C 40500 46900 1 0 0 input-2.sym
{
T 40500 47100 5 10 0 0 0 0 1
net=ADD5:1
T 41100 47600 5 10 0 0 0 0 1
device=none
T 41000 47000 5 10 1 1 0 7 1
value=ADD5
}
C 40500 46000 1 0 0 input-2.sym
{
T 40500 46200 5 10 0 0 0 0 1
net=ADD6:1
T 41100 46700 5 10 0 0 0 0 1
device=none
T 41000 46100 5 10 1 1 0 7 1
value=ADD6
}
C 40500 45600 1 0 0 input-2.sym
{
T 40500 45800 5 10 0 0 0 0 1
net=ADD7:1
T 41100 46300 5 10 0 0 0 0 1
device=none
T 41000 45700 5 10 1 1 0 7 1
value=ADD7
}
N 41900 50000 42300 50000 4
N 42300 49600 41900 49600 4
N 41900 48700 42300 48700 4
N 42300 48300 41900 48300 4
N 41900 47400 42300 47400 4
N 42300 47000 41900 47000 4
N 41900 46100 42300 46100 4
N 42300 45700 41900 45700 4
C 44000 48600 1 0 0 7432-1.sym
{
T 44600 49500 5 10 0 0 0 0 1
device=7432
T 44300 49500 5 10 1 1 0 0 1
refdes=U15
T 44600 50900 5 10 0 0 0 0 1
footprint=DIP14
T 44000 48600 5 10 0 0 0 0 1
slot=1
T 44000 48600 5 10 0 0 0 0 1
x-appdesc=Condition logic
}
N 43600 49800 43800 49800 4
N 43800 49800 43800 49300 4
N 43800 49300 44000 49300 4
N 43600 48500 43800 48500 4
N 43800 48500 43800 48900 4
N 43800 48900 44000 48900 4
C 44000 46000 1 0 0 7432-1.sym
{
T 44600 46900 5 10 0 0 0 0 1
device=7432
T 44600 48300 5 10 0 0 0 0 1
footprint=DIP14
T 44000 46000 5 10 0 0 0 0 1
slot=4
T 44300 46900 5 10 1 1 0 0 1
refdes=U15
}
N 43600 47200 43800 47200 4
N 43800 47200 43800 46700 4
N 43800 46700 44000 46700 4
N 43600 45900 43800 45900 4
N 43800 45900 43800 46300 4
N 43800 46300 44000 46300 4
C 45700 47400 1 0 0 7402-1.sym
{
T 46300 48300 5 10 0 0 0 0 1
device=7402
T 46000 48300 5 10 1 1 0 0 1
refdes=U16
T 46300 49700 5 10 0 0 0 0 1
footprint=DIP14
T 45700 47400 5 10 0 0 0 0 1
slot=1
T 45700 47400 5 10 0 0 0 0 1
x-appdesc=Condition logic
}
N 45300 49100 45500 49100 4
N 45500 49100 45500 48100 4
N 45300 46500 45500 46500 4
N 45500 46500 45500 47700 4
N 45500 48100 45700 48100 4
N 45500 47700 45700 47700 4
N 42100 41700 42100 45700 4
C 53200 45300 1 0 0 74151-2.sym
{
T 53500 50640 5 10 0 0 0 0 1
device=74151
T 53500 50440 5 10 0 0 0 0 1
footprint=DIP16
T 54900 50300 5 10 1 1 0 6 1
refdes=U18
T 53200 45300 5 10 0 0 0 0 1
x-appdesc=Condition logic
}
C 55900 47300 1 270 0 output-2.sym
{
T 56100 46400 5 10 0 0 270 0 1
net=COND:1
T 56600 47100 5 10 0 0 270 0 1
device=none
T 56000 46400 5 10 1 1 270 1 1
value=COND
}
N 47000 47900 47200 47900 4
N 47200 47900 47200 49900 4
N 47200 49900 53200 49900 4
{
T 52700 49900 5 10 1 1 0 0 1
netname=ZERO
}
N 42100 45100 47400 45100 4
N 47400 45100 47400 49500 4
N 47400 49500 53200 49500 4
C 45700 43600 1 0 0 7402-1.sym
{
T 46300 44500 5 10 0 0 0 0 1
device=7402
T 46000 44500 5 10 1 1 0 0 1
refdes=U16
T 46300 45900 5 10 0 0 0 0 1
footprint=DIP14
T 45700 43600 5 10 0 0 0 0 1
slot=2
}
C 43900 44000 1 0 0 input-2.sym
{
T 43900 44200 5 10 0 0 0 0 1
net=CARRY:1
T 44500 44700 5 10 0 0 0 0 1
device=none
T 44400 44100 5 10 1 1 0 7 1
value=CARRY
}
N 45700 44300 45500 44300 4
N 45500 44300 45500 43900 4
N 45500 43900 45700 43900 4
N 45300 44100 45500 44100 4
N 47000 44100 47600 44100 4
N 47600 44100 47600 49100 4
N 47600 49100 53200 49100 4
{
T 52300 49100 5 10 1 1 0 0 1
netname=BORROW
}
N 53200 48300 47600 48300 4
C 42300 42200 1 0 0 7486-1.sym
{
T 43000 43100 5 10 0 0 0 0 1
device=7486
T 42600 43100 5 10 1 1 0 0 1
refdes=U17
T 43000 44500 5 10 0 0 0 0 1
footprint=DIP14
T 42300 42200 5 10 0 0 0 0 1
slot=1
T 42300 42200 5 10 0 0 0 0 1
x-appdesc=Condition logic
}
C 42300 41000 1 0 0 7486-1.sym
{
T 43000 41900 5 10 0 0 0 0 1
device=7486
T 42600 41900 5 10 1 1 0 0 1
refdes=U17
T 43000 43300 5 10 0 0 0 0 1
footprint=DIP14
T 42300 41000 5 10 0 0 0 0 1
slot=2
}
N 42300 42900 42100 42900 4
N 42300 41700 42100 41700 4
C 40500 42400 1 0 0 input-2.sym
{
T 40500 42600 5 10 0 0 0 0 1
net=A7:1
T 41100 43100 5 10 0 0 0 0 1
device=none
T 41000 42500 5 10 1 1 0 7 1
value=A7
}
C 40500 41200 1 0 0 input-2.sym
{
T 40500 41400 5 10 0 0 0 0 1
net=ADDB7:1
T 41100 41900 5 10 0 0 0 0 1
device=none
T 41000 41300 5 10 1 1 0 7 1
value=ADDB7
}
N 41900 42500 42300 42500 4
N 41900 41300 42300 41300 4
C 44000 41600 1 0 0 7400-1.sym
{
T 44500 42500 5 10 0 0 0 0 1
device=7400
T 44300 42500 5 10 1 1 0 0 1
refdes=U13
T 44500 43850 5 10 0 0 0 0 1
footprint=DIP14
T 44000 41600 5 10 0 0 0 0 1
slot=3
}
N 43600 42700 43800 42700 4
N 43800 42700 43800 42300 4
N 43600 41500 43800 41500 4
N 43800 41500 43800 41900 4
N 43800 42300 44000 42300 4
N 43800 41900 44000 41900 4
C 45700 41600 1 0 0 7402-1.sym
{
T 46300 42500 5 10 0 0 0 0 1
device=7402
T 46000 42500 5 10 1 1 0 0 1
refdes=U16
T 46300 43900 5 10 0 0 0 0 1
footprint=DIP14
T 45700 41600 5 10 0 0 0 0 1
slot=3
}
N 45700 42300 45500 42300 4
N 45500 42300 45500 41900 4
N 45300 42100 45500 42100 4
{
T 45300 42100 5 10 0 0 0 0 1
netname=-OVERFLOW
}
N 45500 41900 45700 41900 4
N 47000 42100 47800 42100 4
N 47800 42100 47800 48700 4
N 47800 48700 53200 48700 4
{
T 52100 48700 5 10 1 1 0 0 1
netname=OVERFLOW
}
C 55500 48800 1 270 0 7486-1.sym
{
T 56400 48100 5 10 0 0 270 0 1
device=7486
T 56400 48500 5 10 1 1 270 0 1
refdes=U17
T 57800 48100 5 10 0 0 270 0 1
footprint=DIP14
T 55500 48800 5 10 0 0 270 0 1
slot=4
}
C 48100 47000 1 0 0 7486-1.sym
{
T 48800 47900 5 10 0 0 0 0 1
device=7486
T 48400 47900 5 10 1 1 0 0 1
refdes=U17
T 48800 49300 5 10 0 0 0 0 1
footprint=DIP14
T 48100 47000 5 10 0 0 0 0 1
slot=3
}
N 56000 47500 56000 47300 4
N 55800 48800 55800 49900 4
N 55800 49900 55200 49900 4
C 56100 50400 1 270 0 input-2.sym
{
T 56300 50400 5 10 0 0 270 0 1
net=INST13:1
T 56800 49800 5 10 0 0 270 0 1
device=none
T 56200 49900 5 10 1 1 270 7 1
value=INST13
}
N 56200 49000 56200 48800 4
C 50300 46100 1 0 0 7432-1.sym
{
T 50900 47000 5 10 0 0 0 0 1
device=7432
T 50900 48400 5 10 0 0 0 0 1
footprint=DIP14
T 50300 46100 5 10 0 0 0 0 1
slot=2
T 50600 47000 5 10 1 1 0 0 1
refdes=U15
}
C 50300 44800 1 0 0 7432-1.sym
{
T 50900 45700 5 10 0 0 0 0 1
device=7432
T 50900 47100 5 10 0 0 0 0 1
footprint=DIP14
T 50300 44800 5 10 0 0 0 0 1
slot=3
T 50600 45700 5 10 1 1 0 0 1
refdes=U15
}
N 53200 45500 53000 45500 4
N 53000 43000 53000 45500 4
N 53200 45900 52800 45900 4
N 52800 43300 52800 45900 4
N 53200 46300 52600 46300 4
N 52600 43700 52600 46300 4
N 53200 46700 52400 46700 4
N 52400 46700 52400 44100 4
N 51600 45300 52000 45300 4
N 52000 45300 52000 47100 4
N 52000 47100 53200 47100 4
{
T 52800 47100 5 10 1 1 0 0 1
netname=SLE
}
N 51600 46600 51800 46600 4
N 51800 46600 51800 47900 4
N 51800 47900 53200 47900 4
{
T 52800 47900 5 10 1 1 0 0 1
netname=ULE
}
N 49400 47500 53200 47500 4
{
T 52800 47500 5 10 1 1 0 0 1
netname=SLT
}
N 48100 47700 47400 47700 4
N 48100 47300 47800 47300 4
N 50300 46800 50100 46800 4
N 50100 45500 50100 49900 4
N 50300 45500 50100 45500 4
N 50300 46400 49900 46400 4
N 49900 46400 49900 48300 4
N 50300 45100 49700 45100 4
N 49700 45100 49700 47500 4
C 50800 44000 1 0 0 input-2.sym
{
T 50800 44200 5 10 0 0 0 0 1
net=INST8:1
T 51400 44700 5 10 0 0 0 0 1
device=none
T 51300 44100 5 10 1 1 0 7 1
value=INST8
}
C 50800 43600 1 0 0 input-2.sym
{
T 50800 43800 5 10 0 0 0 0 1
net=INST9:1
T 51400 44300 5 10 0 0 0 0 1
device=none
T 51300 43700 5 10 1 1 0 7 1
value=INST9
}
C 50800 43200 1 0 0 input-2.sym
{
T 50800 43400 5 10 0 0 0 0 1
net=INST10:1
T 51400 43900 5 10 0 0 0 0 1
device=none
T 51300 43300 5 10 1 1 0 7 1
value=INST10
}
N 52200 44100 52400 44100 4
N 52200 43700 52600 43700 4
N 52800 43300 52200 43300 4
C 52900 42700 1 0 0 gnd-1.sym
T 50000 40700 9 10 1 0 0 0 1
ALU condition computation logic
T 49900 40400 9 10 1 0 0 0 1
cond.sch
C 55200 43600 1 0 0 7400-1.sym
{
T 55700 44500 5 10 0 0 0 0 1
device=7400
T 55500 44500 5 10 1 1 0 0 1
refdes=U13
T 55700 45850 5 10 0 0 0 0 1
footprint=DIP14
T 55200 43600 5 10 0 0 0 0 1
slot=4
}
C 54800 44500 1 0 0 vcc-1.sym
N 55200 43900 55000 43900 4
N 55000 43900 55000 44500 4
N 55200 44300 55000 44300 4
T 55800 43400 9 10 1 0 0 3 1
(unused slot)
C 54100 42100 1 0 0 7402-1.sym
{
T 54700 43000 5 10 0 0 0 0 1
device=7402
T 54400 43000 5 10 1 1 0 0 1
refdes=U16
T 54700 44400 5 10 0 0 0 0 1
footprint=DIP14
T 54100 42100 5 10 0 0 0 0 1
slot=4
}
T 54700 41900 9 10 1 0 0 3 1
(unused slot)
C 53700 43000 1 0 0 vcc-1.sym
N 54100 42400 53900 42400 4
N 53900 42400 53900 43000 4
N 54100 42800 53900 42800 4
