{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 20:59:57 2024 " "Info: Processing started: Wed Oct 23 20:59:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off model8 -c model8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off model8 -c model8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model8/model8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file model8/model8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MODEL8 " "Info: Found entity 1: MODEL8" {  } { { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8/dff_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_8/dff_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_8-bhv " "Info: Found design unit 1: DFF_8-bhv" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_8 " "Info: Found entity 1: DFF_8" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/in_sel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg/in_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IN_SEL-bhv " "Info: Found design unit 1: IN_SEL-bhv" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IN_SEL " "Info: Found entity 1: IN_SEL" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/reg1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg/reg1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG1 " "Info: Found entity 1: REG1" {  } { { "REG/REG1.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/reg2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg/reg2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG2 " "Info: Found entity 1: REG2" {  } { { "REG/REG2.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu181.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/alu181.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Info: Found design unit 1: ALU181-behav" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Info: Found entity 1: ALU181" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU/ALU.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC/PC.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/PC/PC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step/step.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file step/step.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 step " "Info: Found entity 1: step" {  } { { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram/ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM/RAM.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctl/sm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ctl/sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-rtl " "Info: Found design unit 1: SM-rtl" {  } { { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctl/ctl.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctl/ctl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CTL " "Info: Found entity 1: CTL" {  } { { "CTL/CTL.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/CTL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MODEL8 " "Info: Elaborating entity \"MODEL8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step step:inst6 " "Info: Elaborating entity \"step\" for hierarchy \"step:inst6\"" {  } { { "MODEL8/MODEL8.bdf" "inst6" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 184 -48 48 312 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst2 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:inst2\"" {  } { { "MODEL8/MODEL8.bdf" "inst2" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 360 544 696 520 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_8 RAM:inst2\|DFF_8:inst1 " "Info: Elaborating entity \"DFF_8\" for hierarchy \"RAM:inst2\|DFF_8:inst1\"" {  } { { "RAM/RAM.bdf" "inst1" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.bdf" { { 216 536 656 312 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri0.vhd 2 1 " "Warning: Using design file lpm_bustri0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_bustri0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_bustri0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 RAM:inst2\|lpm_bustri0:inst3 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"RAM:inst2\|lpm_bustri0:inst3\"" {  } { { "RAM/RAM.bdf" "inst3" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.bdf" { { 192 936 1016 232 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri RAM:inst2\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"RAM:inst2\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst2\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"RAM:inst2\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst2\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"RAM:inst2\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq0.vhd 2 1 " "Warning: Using design file lpm_ram_dq0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Info: Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 RAM:inst2\|lpm_ram_dq0:inst " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"RAM:inst2\|lpm_ram_dq0:inst\"" {  } { { "RAM/RAM.bdf" "inst" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.bdf" { { 184 736 896 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "altsyncram_component" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./RAM/RAM.mif " "Info: Parameter \"init_file\" = \"./RAM/RAM.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q1d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q1d1 " "Info: Found entity 1: altsyncram_q1d1" {  } { { "db/altsyncram_q1d1.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/altsyncram_q1d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q1d1 RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated " "Info: Elaborating entity \"altsyncram_q1d1\" for hierarchy \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTL CTL:inst5 " "Info: Elaborating entity \"CTL\" for hierarchy \"CTL:inst5\"" {  } { { "MODEL8/MODEL8.bdf" "inst5" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 712 544 704 840 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM CTL:inst5\|SM:inst " "Info: Elaborating entity \"SM\" for hierarchy \"CTL:inst5\|SM:inst\"" {  } { { "CTL/CTL.bdf" "inst" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/CTL.bdf" { { 80 368 504 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1 REG1:inst " "Info: Elaborating entity \"REG1\" for hierarchy \"REG1:inst\"" {  } { { "MODEL8/MODEL8.bdf" "inst" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 8 544 784 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.vhd 2 1 " "Warning: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_mux0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 REG1:inst\|lpm_mux0:inst7 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"REG1:inst\|lpm_mux0:inst7\"" {  } { { "REG/REG1.bdf" "inst7" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG1.bdf" { { 56 1064 1200 152 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX REG1:inst\|lpm_mux0:inst7\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"REG1:inst\|lpm_mux0:inst7\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_mux0.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "REG1:inst\|lpm_mux0:inst7\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"REG1:inst\|lpm_mux0:inst7\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_mux0.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG1:inst\|lpm_mux0:inst7\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"REG1:inst\|lpm_mux0:inst7\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_mux0.vhd" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_93e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93e " "Info: Found entity 1: mux_93e" {  } { { "db/mux_93e.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/mux_93e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93e REG1:inst\|lpm_mux0:inst7\|LPM_MUX:lpm_mux_component\|mux_93e:auto_generated " "Info: Elaborating entity \"mux_93e\" for hierarchy \"REG1:inst\|lpm_mux0:inst7\|LPM_MUX:lpm_mux_component\|mux_93e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IN_SEL REG1:inst\|IN_SEL:inst3 " "Info: Elaborating entity \"IN_SEL\" for hierarchy \"REG1:inst\|IN_SEL:inst3\"" {  } { { "REG/REG1.bdf" "inst3" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG1.bdf" { { 88 424 616 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D_R0 IN_SEL.vhd(17) " "Warning (10631): VHDL Process Statement warning at IN_SEL.vhd(17): inferring latch(es) for signal or variable \"D_R0\", which holds its previous value in one or more paths through the process" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D_R1 IN_SEL.vhd(17) " "Warning (10631): VHDL Process Statement warning at IN_SEL.vhd(17): inferring latch(es) for signal or variable \"D_R1\", which holds its previous value in one or more paths through the process" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D_R2 IN_SEL.vhd(17) " "Warning (10631): VHDL Process Statement warning at IN_SEL.vhd(17): inferring latch(es) for signal or variable \"D_R2\", which holds its previous value in one or more paths through the process" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R2\[0\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R2\[0\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R2\[1\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R2\[1\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R2\[2\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R2\[2\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R2\[3\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R2\[3\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R2\[4\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R2\[4\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R2\[5\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R2\[5\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R2\[6\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R2\[6\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R2\[7\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R2\[7\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R1\[0\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R1\[0\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R1\[1\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R1\[1\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R1\[2\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R1\[2\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R1\[3\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R1\[3\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R1\[4\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R1\[4\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R1\[5\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R1\[5\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R1\[6\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R1\[6\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R1\[7\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R1\[7\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R0\[0\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R0\[0\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R0\[1\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R0\[1\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R0\[2\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R0\[2\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R0\[3\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R0\[3\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R0\[4\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R0\[4\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R0\[5\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R0\[5\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R0\[6\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R0\[6\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_R0\[7\] IN_SEL.vhd(17) " "Info (10041): Inferred latch for \"D_R0\[7\]\" at IN_SEL.vhd(17)" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "MODEL8/MODEL8.bdf" "inst1" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 184 544 736 344 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU:inst1\|ALU181:inst " "Info: Elaborating entity \"ALU181\" for hierarchy \"ALU:inst1\|ALU181:inst\"" {  } { { "ALU/ALU.bdf" "inst" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU.bdf" { { 152 352 472 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU181.vhd(17) " "Warning (10492): VHDL Process Statement warning at ALU181.vhd(17): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F9 ALU181.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU181.vhd(15): inferring latch(es) for signal or variable \"F9\", which holds its previous value in one or more paths through the process" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[0\] ALU181.vhd(15) " "Info (10041): Inferred latch for \"F9\[0\]\" at ALU181.vhd(15)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[1\] ALU181.vhd(15) " "Info (10041): Inferred latch for \"F9\[1\]\" at ALU181.vhd(15)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[2\] ALU181.vhd(15) " "Info (10041): Inferred latch for \"F9\[2\]\" at ALU181.vhd(15)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[3\] ALU181.vhd(15) " "Info (10041): Inferred latch for \"F9\[3\]\" at ALU181.vhd(15)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[4\] ALU181.vhd(15) " "Info (10041): Inferred latch for \"F9\[4\]\" at ALU181.vhd(15)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[5\] ALU181.vhd(15) " "Info (10041): Inferred latch for \"F9\[5\]\" at ALU181.vhd(15)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[6\] ALU181.vhd(15) " "Info (10041): Inferred latch for \"F9\[6\]\" at ALU181.vhd(15)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[7\] ALU181.vhd(15) " "Info (10041): Inferred latch for \"F9\[7\]\" at ALU181.vhd(15)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst3 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst3\"" {  } { { "MODEL8/MODEL8.bdf" "inst3" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 536 544 680 696 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_counter0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 PC:inst3\|lpm_counter0:inst " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"PC:inst3\|lpm_counter0:inst\"" {  } { { "PC/PC.bdf" "inst" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/PC/PC.bdf" { { 40 368 512 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PC:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PC:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"PC:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"PC:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b2j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_b2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b2j " "Info: Found entity 1: cntr_b2j" {  } { { "db/cntr_b2j.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/cntr_b2j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b2j PC:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_b2j:auto_generated " "Info: Elaborating entity \"cntr_b2j\" for hierarchy \"PC:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_b2j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\] " "Warning: Converted tri-state buffer \"REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[6\] " "Warning: Converted tri-state buffer \"REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[5\] " "Warning: Converted tri-state buffer \"REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[4\] " "Warning: Converted tri-state buffer \"REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[3\] " "Warning: Converted tri-state buffer \"REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\] " "Warning: Converted tri-state buffer \"REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\] " "Warning: Converted tri-state buffer \"REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[0\] " "Warning: Converted tri-state buffer \"REG1:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[7\] RAM:inst2\|DFF_8:inst1\|Q1\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"RAM:inst2\|DFF_8:inst1\|Q1\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[6\] RAM:inst2\|DFF_8:inst1\|Q1\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"RAM:inst2\|DFF_8:inst1\|Q1\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[5\] RAM:inst2\|DFF_8:inst1\|Q1\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"RAM:inst2\|DFF_8:inst1\|Q1\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[4\] RAM:inst2\|DFF_8:inst1\|Q1\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"RAM:inst2\|DFF_8:inst1\|Q1\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[3\] RAM:inst2\|DFF_8:inst1\|Q1\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"RAM:inst2\|DFF_8:inst1\|Q1\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\] RAM:inst2\|DFF_8:inst1\|Q1\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"RAM:inst2\|DFF_8:inst1\|Q1\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[1\] RAM:inst2\|DFF_8:inst1\|Q1\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"RAM:inst2\|DFF_8:inst1\|Q1\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\] RAM:inst2\|DFF_8:inst1\|Q1\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"RAM:inst2\|DFF_8:inst1\|Q1\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R0\[7\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R0\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R0\[6\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R0\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R0\[5\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R0\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R0\[4\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R0\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R0\[3\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R0\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R0\[2\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R0\[1\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R0\[0\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R0\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R1\[7\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R1\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[3\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R1\[6\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R1\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[3\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R1\[5\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R1\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[3\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R1\[4\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R1\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[3\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R1\[3\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[3\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R1\[2\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[3\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R1\[1\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[3\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R1\[0\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R1\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[3\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R2\[7\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R2\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R2\[6\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R2\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R2\[5\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R2\[4\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R2\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R2\[3\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R2\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R2\[2\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R2\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R2\[1\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REG1:inst\|IN_SEL:inst3\|D_R2\[0\] " "Warning: Latch REG1:inst\|IN_SEL:inst3\|D_R2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal CTL:inst5\|DFF_8:inst1\|Q1\[2\]" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "REG " "Warning: Ignored assignments for entity \"REG\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity REG -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity REG -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity REG -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity REG -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Info: Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Info: Implemented 52 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Info: Implemented 226 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4472 " "Info: Peak virtual memory: 4472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 20:59:59 2024 " "Info: Processing ended: Wed Oct 23 20:59:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
