#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun 18 10:40:52 2021
# Process ID: 13876
# Current directory: D:/Facultad/Arqui/LAB/TP2/Procesador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6228 D:\Facultad\Arqui\LAB\TP2\Procesador\project_1.xpr
# Log file: D:/Facultad/Arqui/LAB/TP2/Procesador/vivado.log
# Journal file: D:/Facultad/Arqui/LAB/TP2/Procesador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 669.461 ; gain = 65.492
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/LabMaterial/processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sim_1/imports/LabMaterial/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.registers [registers_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="D:/Facul...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="D:/Facul...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim/xsim.dir/processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim/xsim.dir/processor_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 18 10:45:59 2021. For additional details about this file, please refer to the WebTalk help file at D:/VIVADO/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 18 10:45:59 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 706.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 719.926 ; gain = 13.809
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/Mux_MEM_WB}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 738.621 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sim_1/imports/LabMaterial/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.registers [registers_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="D:/Facul...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="D:/Facul...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 738.621 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/EX_MEM_AluResult}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/IF_ID_inst}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 738.621 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/AluControl}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 793.762 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/EX_MEM_ADD}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 828.414 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/ID_EX_RegA}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/ID_EX_RegB}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1227.191 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/AluResult}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1227.191 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/Registers1/regs}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1227.191 ; gain = 0.000
run 500 ns
run 500 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/ID_EX_Ctrl_ALUSrc}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1227.191 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/Registers1/reg1_rd}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/Registers1/reg2_rd}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1227.191 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/processor_tb/UUT/Registers1/data1_rd}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1227.191 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.srcs/sources_1/imports/new/BANCO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture practica of entity xil_defaultlib.registers [registers_default]
Compiling architecture practica of entity xil_defaultlib.ALU [alu_default]
Compiling architecture processor_arq of entity xil_defaultlib.processor [processor_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="D:/Facul...]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory(c_elf_filename="D:/Facul...]
Compiling architecture processor_tb_arq of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1227.191 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/processor_tb/UUT/AluResult}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1227.191 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/processor_tb/UUT/IF_ID_inst}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/processor_tb/UUT/ID_EX_RegA}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/processor_tb/UUT/ID_EX_RegB}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/processor_tb/UUT/EX_ALU/a}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/processor_tb/UUT/EX_ALU/b}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1227.191 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/processor_tb/UUT/Registers1/regs}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1227.191 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
run 500 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/processor_tb/Data_Mem_inst/Addr}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/processor_tb/Data_Mem_inst/DataIn}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1227.191 ; gain = 0.000
run 500 ns
run 500 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/processor_tb/UUT/EX_MEM_Ctrl_MemWrite}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1227.191 ; gain = 0.000
run 500 ns
run 500 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/processor_tb/UUT/AluControl}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.sim/sim_1/behav/xsim'
"xelab -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97f4a0c97f684319bd5b5635e1b08c5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1227.191 ; gain = 0.000
run 500 ns
run 500 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
