Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Mar 30 17:06:34 2024
| Host         : DESKTOP-JPBOQSB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gradation_hdmi_timing_summary_routed.rpt -pb gradation_hdmi_timing_summary_routed.pb -rpx gradation_hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : gradation_hdmi
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.214        0.000                      0                  273        0.122        0.000                      0                  273        6.277        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk_pin         {0.000 15.000}       30.000          33.333          
  CLKFBOUT          {0.000 15.000}       30.000          33.333          
  iPCK              {0.000 19.861}       39.722          25.175          
    FeedbackClkOut  {0.000 19.861}       39.722          25.175          
      CLKFBIN       {0.000 19.861}       39.722          25.175          
    PixelClkInX5    {0.000 3.972}        7.944           125.874         
      PixelClkIO    {0.000 15.889}       39.722          25.175          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                          10.000        0.000                       0                     1  
  CLKFBOUT                                                                                                                                                           28.751        0.000                       0                     2  
  iPCK                   31.214        0.000                      0                  230        0.122        0.000                      0                  230       14.861        0.000                       0                   162  
    FeedbackClkOut                                                                                                                                                   36.549        0.000                       0                     2  
      CLKFBIN                                                                                                                                                        38.473        0.000                       0                     1  
    PixelClkInX5                                                                                                                                                      6.277        0.000                       0                    11  
      PixelClkIO                                                                                                                                                     38.055        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
iPCK          PixelClkIO         33.745        0.000                      0                   38        0.207        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  iPCK               iPCK                    37.935        0.000                      0                    5        0.463        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        CLKFBOUT                    
(none)        PixelClkInX5                
(none)                      iPCK          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       30.000      70.000     MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       28.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       31.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.214ns  (required time - arrival time)
  Source:                 gradation/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gradation/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 2.929ns (34.953%)  route 5.451ns (65.047%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 45.643 - 39.722 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.741     6.467    gradation/syncgen/PCK
    SLICE_X37Y93         FDRE                                         r  gradation/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     6.923 r  gradation/syncgen/VCNT_reg[1]/Q
                         net (fo=16, routed)          0.882     7.805    gradation/syncgen/VCNT[1]
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.929 r  gradation/syncgen/vcounter_carry_i_8/O
                         net (fo=8, routed)           0.607     8.537    gradation/syncgen/vcounter_carry_i_8_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.661 f  gradation/syncgen/VGA_B[6]_i_7/O
                         net (fo=18, routed)          1.017     9.678    gradation/syncgen/VGA_B[6]_i_7_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.149     9.827 r  gradation/syncgen/vcounter_carry_i_3/O
                         net (fo=2, routed)           0.844    10.671    gradation/syncgen/DI[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.332    11.003 r  gradation/syncgen/vcounter_carry_i_7/O
                         net (fo=1, routed)           0.000    11.003    gradation/syncgen_n_12
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.430 r  gradation/vcounter_carry/O[1]
                         net (fo=2, routed)           0.508    11.938    gradation/syncgen/O[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.306    12.244 r  gradation/syncgen/vcounter__11_carry_i_1/O
                         net (fo=2, routed)           0.726    12.970    gradation/syncgen/VCNT_reg[6]_1[3]
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.094 r  gradation/syncgen/vcounter__11_carry_i_5/O
                         net (fo=1, routed)           0.000    13.094    gradation/syncgen_n_15
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.495 r  gradation/vcounter__11_carry/CO[3]
                         net (fo=1, routed)           0.000    13.495    gradation/vcounter__11_carry_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.652 r  gradation/vcounter__11_carry__0/CO[1]
                         net (fo=12, routed)          0.866    14.518    gradation/syncgen/CO[0]
    SLICE_X39Y94         LUT6 (Prop_lut6_I1_O)        0.329    14.847 r  gradation/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000    14.847    gradation/syncgen_n_29
    SLICE_X39Y94         FDRE                                         r  gradation/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.565    45.643    gradation/PCK
    SLICE_X39Y94         FDRE                                         r  gradation/VGA_G_reg[0]/C
                         clock pessimism              0.521    46.164    
                         clock uncertainty           -0.132    46.032    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.029    46.061    gradation/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         46.061    
                         arrival time                         -14.847    
  -------------------------------------------------------------------
                         slack                                 31.214    

Slack (MET) :             31.214ns  (required time - arrival time)
  Source:                 gradation/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gradation/VGA_G_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 2.929ns (34.945%)  route 5.453ns (65.055%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 45.643 - 39.722 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.741     6.467    gradation/syncgen/PCK
    SLICE_X37Y93         FDRE                                         r  gradation/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     6.923 r  gradation/syncgen/VCNT_reg[1]/Q
                         net (fo=16, routed)          0.882     7.805    gradation/syncgen/VCNT[1]
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.929 r  gradation/syncgen/vcounter_carry_i_8/O
                         net (fo=8, routed)           0.607     8.537    gradation/syncgen/vcounter_carry_i_8_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.661 f  gradation/syncgen/VGA_B[6]_i_7/O
                         net (fo=18, routed)          1.017     9.678    gradation/syncgen/VGA_B[6]_i_7_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.149     9.827 r  gradation/syncgen/vcounter_carry_i_3/O
                         net (fo=2, routed)           0.844    10.671    gradation/syncgen/DI[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.332    11.003 r  gradation/syncgen/vcounter_carry_i_7/O
                         net (fo=1, routed)           0.000    11.003    gradation/syncgen_n_12
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.430 r  gradation/vcounter_carry/O[1]
                         net (fo=2, routed)           0.508    11.938    gradation/syncgen/O[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.306    12.244 r  gradation/syncgen/vcounter__11_carry_i_1/O
                         net (fo=2, routed)           0.726    12.970    gradation/syncgen/VCNT_reg[6]_1[3]
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.094 r  gradation/syncgen/vcounter__11_carry_i_5/O
                         net (fo=1, routed)           0.000    13.094    gradation/syncgen_n_15
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.495 r  gradation/vcounter__11_carry/CO[3]
                         net (fo=1, routed)           0.000    13.495    gradation/vcounter__11_carry_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.652 r  gradation/vcounter__11_carry__0/CO[1]
                         net (fo=12, routed)          0.868    14.520    gradation/syncgen/CO[0]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.329    14.849 r  gradation/syncgen/VGA_G[6]_i_1/O
                         net (fo=1, routed)           0.000    14.849    gradation/syncgen_n_26
    SLICE_X39Y94         FDRE                                         r  gradation/VGA_G_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.565    45.643    gradation/PCK
    SLICE_X39Y94         FDRE                                         r  gradation/VGA_G_reg[6]/C
                         clock pessimism              0.521    46.164    
                         clock uncertainty           -0.132    46.032    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.031    46.063    gradation/VGA_G_reg[6]
  -------------------------------------------------------------------
                         required time                         46.063    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                 31.214    

Slack (MET) :             31.286ns  (required time - arrival time)
  Source:                 gradation/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gradation/VGA_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 2.929ns (35.051%)  route 5.427ns (64.949%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 45.643 - 39.722 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.741     6.467    gradation/syncgen/PCK
    SLICE_X37Y93         FDRE                                         r  gradation/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     6.923 r  gradation/syncgen/VCNT_reg[1]/Q
                         net (fo=16, routed)          0.882     7.805    gradation/syncgen/VCNT[1]
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.929 r  gradation/syncgen/vcounter_carry_i_8/O
                         net (fo=8, routed)           0.607     8.537    gradation/syncgen/vcounter_carry_i_8_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.661 f  gradation/syncgen/VGA_B[6]_i_7/O
                         net (fo=18, routed)          1.017     9.678    gradation/syncgen/VGA_B[6]_i_7_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.149     9.827 r  gradation/syncgen/vcounter_carry_i_3/O
                         net (fo=2, routed)           0.844    10.671    gradation/syncgen/DI[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.332    11.003 r  gradation/syncgen/vcounter_carry_i_7/O
                         net (fo=1, routed)           0.000    11.003    gradation/syncgen_n_12
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.430 r  gradation/vcounter_carry/O[1]
                         net (fo=2, routed)           0.508    11.938    gradation/syncgen/O[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.306    12.244 r  gradation/syncgen/vcounter__11_carry_i_1/O
                         net (fo=2, routed)           0.726    12.970    gradation/syncgen/VCNT_reg[6]_1[3]
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.094 r  gradation/syncgen/vcounter__11_carry_i_5/O
                         net (fo=1, routed)           0.000    13.094    gradation/syncgen_n_15
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.495 r  gradation/vcounter__11_carry/CO[3]
                         net (fo=1, routed)           0.000    13.495    gradation/vcounter__11_carry_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.652 r  gradation/vcounter__11_carry__0/CO[1]
                         net (fo=12, routed)          0.842    14.494    gradation/syncgen/CO[0]
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.329    14.823 r  gradation/syncgen/VGA_B[6]_i_2/O
                         net (fo=1, routed)           0.000    14.823    gradation/syncgen_n_30
    SLICE_X38Y94         FDRE                                         r  gradation/VGA_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.565    45.643    gradation/PCK
    SLICE_X38Y94         FDRE                                         r  gradation/VGA_B_reg[6]/C
                         clock pessimism              0.521    46.164    
                         clock uncertainty           -0.132    46.032    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.077    46.109    gradation/VGA_B_reg[6]
  -------------------------------------------------------------------
                         required time                         46.109    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                 31.286    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 gradation/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gradation/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 2.929ns (36.304%)  route 5.139ns (63.696%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 45.644 - 39.722 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.741     6.467    gradation/syncgen/PCK
    SLICE_X37Y93         FDRE                                         r  gradation/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     6.923 r  gradation/syncgen/VCNT_reg[1]/Q
                         net (fo=16, routed)          0.882     7.805    gradation/syncgen/VCNT[1]
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.929 r  gradation/syncgen/vcounter_carry_i_8/O
                         net (fo=8, routed)           0.607     8.537    gradation/syncgen/vcounter_carry_i_8_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.661 f  gradation/syncgen/VGA_B[6]_i_7/O
                         net (fo=18, routed)          1.017     9.678    gradation/syncgen/VGA_B[6]_i_7_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.149     9.827 r  gradation/syncgen/vcounter_carry_i_3/O
                         net (fo=2, routed)           0.844    10.671    gradation/syncgen/DI[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.332    11.003 r  gradation/syncgen/vcounter_carry_i_7/O
                         net (fo=1, routed)           0.000    11.003    gradation/syncgen_n_12
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.430 r  gradation/vcounter_carry/O[1]
                         net (fo=2, routed)           0.508    11.938    gradation/syncgen/O[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.306    12.244 r  gradation/syncgen/vcounter__11_carry_i_1/O
                         net (fo=2, routed)           0.726    12.970    gradation/syncgen/VCNT_reg[6]_1[3]
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.094 r  gradation/syncgen/vcounter__11_carry_i_5/O
                         net (fo=1, routed)           0.000    13.094    gradation/syncgen_n_15
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.495 r  gradation/vcounter__11_carry/CO[3]
                         net (fo=1, routed)           0.000    13.495    gradation/vcounter__11_carry_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.652 r  gradation/vcounter__11_carry__0/CO[1]
                         net (fo=12, routed)          0.554    14.206    gradation/syncgen/CO[0]
    SLICE_X40Y94         LUT6 (Prop_lut6_I1_O)        0.329    14.535 r  gradation/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000    14.535    gradation/syncgen_n_33
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566    45.644    gradation/PCK
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_B_reg[0]/C
                         clock pessimism              0.484    46.128    
                         clock uncertainty           -0.132    45.996    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.029    46.025    gradation/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         46.025    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.493ns  (required time - arrival time)
  Source:                 gradation/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gradation/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 2.929ns (36.304%)  route 5.139ns (63.696%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 45.644 - 39.722 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.741     6.467    gradation/syncgen/PCK
    SLICE_X37Y93         FDRE                                         r  gradation/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     6.923 r  gradation/syncgen/VCNT_reg[1]/Q
                         net (fo=16, routed)          0.882     7.805    gradation/syncgen/VCNT[1]
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.929 r  gradation/syncgen/vcounter_carry_i_8/O
                         net (fo=8, routed)           0.607     8.537    gradation/syncgen/vcounter_carry_i_8_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.661 f  gradation/syncgen/VGA_B[6]_i_7/O
                         net (fo=18, routed)          1.017     9.678    gradation/syncgen/VGA_B[6]_i_7_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.149     9.827 r  gradation/syncgen/vcounter_carry_i_3/O
                         net (fo=2, routed)           0.844    10.671    gradation/syncgen/DI[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.332    11.003 r  gradation/syncgen/vcounter_carry_i_7/O
                         net (fo=1, routed)           0.000    11.003    gradation/syncgen_n_12
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.430 r  gradation/vcounter_carry/O[1]
                         net (fo=2, routed)           0.508    11.938    gradation/syncgen/O[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.306    12.244 r  gradation/syncgen/vcounter__11_carry_i_1/O
                         net (fo=2, routed)           0.726    12.970    gradation/syncgen/VCNT_reg[6]_1[3]
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.094 r  gradation/syncgen/vcounter__11_carry_i_5/O
                         net (fo=1, routed)           0.000    13.094    gradation/syncgen_n_15
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.495 r  gradation/vcounter__11_carry/CO[3]
                         net (fo=1, routed)           0.000    13.495    gradation/vcounter__11_carry_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.652 r  gradation/vcounter__11_carry__0/CO[1]
                         net (fo=12, routed)          0.554    14.206    gradation/syncgen/CO[0]
    SLICE_X40Y94         LUT6 (Prop_lut6_I1_O)        0.329    14.535 r  gradation/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000    14.535    gradation/syncgen_n_7
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566    45.644    gradation/PCK
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_R_reg[0]/C
                         clock pessimism              0.484    46.128    
                         clock uncertainty           -0.132    45.996    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.032    46.028    gradation/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         46.028    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                 31.493    

Slack (MET) :             31.495ns  (required time - arrival time)
  Source:                 gradation/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gradation/VGA_G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 2.929ns (36.318%)  route 5.136ns (63.682%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 45.644 - 39.722 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.741     6.467    gradation/syncgen/PCK
    SLICE_X37Y93         FDRE                                         r  gradation/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     6.923 r  gradation/syncgen/VCNT_reg[1]/Q
                         net (fo=16, routed)          0.882     7.805    gradation/syncgen/VCNT[1]
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.929 r  gradation/syncgen/vcounter_carry_i_8/O
                         net (fo=8, routed)           0.607     8.537    gradation/syncgen/vcounter_carry_i_8_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.661 f  gradation/syncgen/VGA_B[6]_i_7/O
                         net (fo=18, routed)          1.017     9.678    gradation/syncgen/VGA_B[6]_i_7_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.149     9.827 r  gradation/syncgen/vcounter_carry_i_3/O
                         net (fo=2, routed)           0.844    10.671    gradation/syncgen/DI[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.332    11.003 r  gradation/syncgen/vcounter_carry_i_7/O
                         net (fo=1, routed)           0.000    11.003    gradation/syncgen_n_12
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.430 r  gradation/vcounter_carry/O[1]
                         net (fo=2, routed)           0.508    11.938    gradation/syncgen/O[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.306    12.244 r  gradation/syncgen/vcounter__11_carry_i_1/O
                         net (fo=2, routed)           0.726    12.970    gradation/syncgen/VCNT_reg[6]_1[3]
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.094 r  gradation/syncgen/vcounter__11_carry_i_5/O
                         net (fo=1, routed)           0.000    13.094    gradation/syncgen_n_15
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.495 r  gradation/vcounter__11_carry/CO[3]
                         net (fo=1, routed)           0.000    13.495    gradation/vcounter__11_carry_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.652 r  gradation/vcounter__11_carry__0/CO[1]
                         net (fo=12, routed)          0.551    14.203    gradation/syncgen/CO[0]
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.329    14.532 r  gradation/syncgen/VGA_G[3]_i_1/O
                         net (fo=1, routed)           0.000    14.532    gradation/syncgen_n_28
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566    45.644    gradation/PCK
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_G_reg[3]/C
                         clock pessimism              0.484    46.128    
                         clock uncertainty           -0.132    45.996    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.031    46.027    gradation/VGA_G_reg[3]
  -------------------------------------------------------------------
                         required time                         46.027    
                         arrival time                         -14.532    
  -------------------------------------------------------------------
                         slack                                 31.495    

Slack (MET) :             31.495ns  (required time - arrival time)
  Source:                 gradation/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gradation/VGA_G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 2.929ns (36.318%)  route 5.136ns (63.682%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 45.644 - 39.722 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.741     6.467    gradation/syncgen/PCK
    SLICE_X37Y93         FDRE                                         r  gradation/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     6.923 r  gradation/syncgen/VCNT_reg[1]/Q
                         net (fo=16, routed)          0.882     7.805    gradation/syncgen/VCNT[1]
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.929 r  gradation/syncgen/vcounter_carry_i_8/O
                         net (fo=8, routed)           0.607     8.537    gradation/syncgen/vcounter_carry_i_8_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.661 f  gradation/syncgen/VGA_B[6]_i_7/O
                         net (fo=18, routed)          1.017     9.678    gradation/syncgen/VGA_B[6]_i_7_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.149     9.827 r  gradation/syncgen/vcounter_carry_i_3/O
                         net (fo=2, routed)           0.844    10.671    gradation/syncgen/DI[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.332    11.003 r  gradation/syncgen/vcounter_carry_i_7/O
                         net (fo=1, routed)           0.000    11.003    gradation/syncgen_n_12
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.430 r  gradation/vcounter_carry/O[1]
                         net (fo=2, routed)           0.508    11.938    gradation/syncgen/O[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.306    12.244 r  gradation/syncgen/vcounter__11_carry_i_1/O
                         net (fo=2, routed)           0.726    12.970    gradation/syncgen/VCNT_reg[6]_1[3]
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.094 r  gradation/syncgen/vcounter__11_carry_i_5/O
                         net (fo=1, routed)           0.000    13.094    gradation/syncgen_n_15
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.495 r  gradation/vcounter__11_carry/CO[3]
                         net (fo=1, routed)           0.000    13.495    gradation/vcounter__11_carry_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.652 r  gradation/vcounter__11_carry__0/CO[1]
                         net (fo=12, routed)          0.551    14.203    gradation/syncgen/CO[0]
    SLICE_X40Y94         LUT6 (Prop_lut6_I1_O)        0.329    14.532 r  gradation/syncgen/VGA_G[5]_i_1/O
                         net (fo=1, routed)           0.000    14.532    gradation/syncgen_n_27
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566    45.644    gradation/PCK
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_G_reg[5]/C
                         clock pessimism              0.484    46.128    
                         clock uncertainty           -0.132    45.996    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.031    46.027    gradation/VGA_G_reg[5]
  -------------------------------------------------------------------
                         required time                         46.027    
                         arrival time                         -14.532    
  -------------------------------------------------------------------
                         slack                                 31.495    

Slack (MET) :             31.498ns  (required time - arrival time)
  Source:                 gradation/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gradation/VGA_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 2.929ns (36.337%)  route 5.132ns (63.663%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 45.644 - 39.722 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.741     6.467    gradation/syncgen/PCK
    SLICE_X37Y93         FDRE                                         r  gradation/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     6.923 r  gradation/syncgen/VCNT_reg[1]/Q
                         net (fo=16, routed)          0.882     7.805    gradation/syncgen/VCNT[1]
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.929 r  gradation/syncgen/vcounter_carry_i_8/O
                         net (fo=8, routed)           0.607     8.537    gradation/syncgen/vcounter_carry_i_8_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.661 f  gradation/syncgen/VGA_B[6]_i_7/O
                         net (fo=18, routed)          1.017     9.678    gradation/syncgen/VGA_B[6]_i_7_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.149     9.827 r  gradation/syncgen/vcounter_carry_i_3/O
                         net (fo=2, routed)           0.844    10.671    gradation/syncgen/DI[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.332    11.003 r  gradation/syncgen/vcounter_carry_i_7/O
                         net (fo=1, routed)           0.000    11.003    gradation/syncgen_n_12
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.430 r  gradation/vcounter_carry/O[1]
                         net (fo=2, routed)           0.508    11.938    gradation/syncgen/O[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.306    12.244 r  gradation/syncgen/vcounter__11_carry_i_1/O
                         net (fo=2, routed)           0.726    12.970    gradation/syncgen/VCNT_reg[6]_1[3]
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.094 r  gradation/syncgen/vcounter__11_carry_i_5/O
                         net (fo=1, routed)           0.000    13.094    gradation/syncgen_n_15
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.495 r  gradation/vcounter__11_carry/CO[3]
                         net (fo=1, routed)           0.000    13.495    gradation/vcounter__11_carry_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.652 r  gradation/vcounter__11_carry__0/CO[1]
                         net (fo=12, routed)          0.546    14.199    gradation/syncgen/CO[0]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.329    14.528 r  gradation/syncgen/VGA_R[3]_i_1/O
                         net (fo=1, routed)           0.000    14.528    gradation/syncgen_n_6
    SLICE_X41Y94         FDRE                                         r  gradation/VGA_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566    45.644    gradation/PCK
    SLICE_X41Y94         FDRE                                         r  gradation/VGA_R_reg[3]/C
                         clock pessimism              0.484    46.128    
                         clock uncertainty           -0.132    45.996    
    SLICE_X41Y94         FDRE (Setup_fdre_C_D)        0.029    46.025    gradation/VGA_R_reg[3]
  -------------------------------------------------------------------
                         required time                         46.025    
                         arrival time                         -14.528    
  -------------------------------------------------------------------
                         slack                                 31.498    

Slack (MET) :             31.503ns  (required time - arrival time)
  Source:                 gradation/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gradation/VGA_R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 2.929ns (36.351%)  route 5.129ns (63.649%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 45.644 - 39.722 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.741     6.467    gradation/syncgen/PCK
    SLICE_X37Y93         FDRE                                         r  gradation/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     6.923 r  gradation/syncgen/VCNT_reg[1]/Q
                         net (fo=16, routed)          0.882     7.805    gradation/syncgen/VCNT[1]
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.929 r  gradation/syncgen/vcounter_carry_i_8/O
                         net (fo=8, routed)           0.607     8.537    gradation/syncgen/vcounter_carry_i_8_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.661 f  gradation/syncgen/VGA_B[6]_i_7/O
                         net (fo=18, routed)          1.017     9.678    gradation/syncgen/VGA_B[6]_i_7_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.149     9.827 r  gradation/syncgen/vcounter_carry_i_3/O
                         net (fo=2, routed)           0.844    10.671    gradation/syncgen/DI[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.332    11.003 r  gradation/syncgen/vcounter_carry_i_7/O
                         net (fo=1, routed)           0.000    11.003    gradation/syncgen_n_12
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.430 r  gradation/vcounter_carry/O[1]
                         net (fo=2, routed)           0.508    11.938    gradation/syncgen/O[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.306    12.244 r  gradation/syncgen/vcounter__11_carry_i_1/O
                         net (fo=2, routed)           0.726    12.970    gradation/syncgen/VCNT_reg[6]_1[3]
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.094 r  gradation/syncgen/vcounter__11_carry_i_5/O
                         net (fo=1, routed)           0.000    13.094    gradation/syncgen_n_15
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.495 r  gradation/vcounter__11_carry/CO[3]
                         net (fo=1, routed)           0.000    13.495    gradation/vcounter__11_carry_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.652 r  gradation/vcounter__11_carry__0/CO[1]
                         net (fo=12, routed)          0.543    14.196    gradation/syncgen/CO[0]
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.329    14.525 r  gradation/syncgen/VGA_R[5]_i_1/O
                         net (fo=1, routed)           0.000    14.525    gradation/syncgen_n_5
    SLICE_X41Y94         FDRE                                         r  gradation/VGA_R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566    45.644    gradation/PCK
    SLICE_X41Y94         FDRE                                         r  gradation/VGA_R_reg[5]/C
                         clock pessimism              0.484    46.128    
                         clock uncertainty           -0.132    45.996    
    SLICE_X41Y94         FDRE (Setup_fdre_C_D)        0.031    46.027    gradation/VGA_R_reg[5]
  -------------------------------------------------------------------
                         required time                         46.027    
                         arrival time                         -14.525    
  -------------------------------------------------------------------
                         slack                                 31.503    

Slack (MET) :             31.602ns  (required time - arrival time)
  Source:                 gradation/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            gradation/VGA_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 2.929ns (36.807%)  route 5.029ns (63.193%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns = ( 45.644 - 39.722 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.741     6.467    gradation/syncgen/PCK
    SLICE_X37Y93         FDRE                                         r  gradation/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     6.923 r  gradation/syncgen/VCNT_reg[1]/Q
                         net (fo=16, routed)          0.882     7.805    gradation/syncgen/VCNT[1]
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.929 r  gradation/syncgen/vcounter_carry_i_8/O
                         net (fo=8, routed)           0.607     8.537    gradation/syncgen/vcounter_carry_i_8_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.661 f  gradation/syncgen/VGA_B[6]_i_7/O
                         net (fo=18, routed)          1.017     9.678    gradation/syncgen/VGA_B[6]_i_7_n_0
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.149     9.827 r  gradation/syncgen/vcounter_carry_i_3/O
                         net (fo=2, routed)           0.844    10.671    gradation/syncgen/DI[0]
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.332    11.003 r  gradation/syncgen/vcounter_carry_i_7/O
                         net (fo=1, routed)           0.000    11.003    gradation/syncgen_n_12
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.430 r  gradation/vcounter_carry/O[1]
                         net (fo=2, routed)           0.508    11.938    gradation/syncgen/O[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.306    12.244 r  gradation/syncgen/vcounter__11_carry_i_1/O
                         net (fo=2, routed)           0.726    12.970    gradation/syncgen/VCNT_reg[6]_1[3]
    SLICE_X39Y91         LUT3 (Prop_lut3_I0_O)        0.124    13.094 r  gradation/syncgen/vcounter__11_carry_i_5/O
                         net (fo=1, routed)           0.000    13.094    gradation/syncgen_n_15
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.495 r  gradation/vcounter__11_carry/CO[3]
                         net (fo=1, routed)           0.000    13.495    gradation/vcounter__11_carry_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.652 r  gradation/vcounter__11_carry__0/CO[1]
                         net (fo=12, routed)          0.444    14.096    gradation/syncgen/CO[0]
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.329    14.425 r  gradation/syncgen/VGA_B[5]_i_1/O
                         net (fo=1, routed)           0.000    14.425    gradation/syncgen_n_31
    SLICE_X41Y93         FDRE                                         r  gradation/VGA_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566    45.644    gradation/PCK
    SLICE_X41Y93         FDRE                                         r  gradation/VGA_B_reg[5]/C
                         clock pessimism              0.484    46.128    
                         clock uncertainty           -0.132    45.996    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.031    46.027    gradation/VGA_B_reg[5]
  -------------------------------------------------------------------
                         required time                         46.027    
                         arrival time                         -14.425    
  -------------------------------------------------------------------
                         slack                                 31.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.587     1.845    rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/CLK
    SLICE_X43Y62         FDRE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.041    rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X43Y62         FDRE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.856     2.394    rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/CLK
    SLICE_X43Y62         FDRE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.549     1.845    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.075     1.920    rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.581     1.839    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.980 r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.035    rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.849     2.387    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.548     1.839    
    SLICE_X43Y70         FDPE (Hold_fdpe_C_D)         0.075     1.914    rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.589     1.847    rgb2dvi/DataEncoders[0].DataEncoder/CLK
    SLICE_X41Y92         FDRE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.099     2.087    rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y92         LUT5 (Prop_lut5_I3_O)        0.045     2.132 r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.132    rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X42Y92         FDRE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.859     2.397    rgb2dvi/DataEncoders[0].DataEncoder/CLK
    SLICE_X42Y92         FDRE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism             -0.534     1.863    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.121     1.984    rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.586     1.844    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.164     2.008 r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.063    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.855     2.393    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.549     1.844    
    SLICE_X42Y63         FDPE (Hold_fdpe_C_D)         0.060     1.904    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gradation/VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.645%)  route 0.117ns (45.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.590     1.848    gradation/PCK
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  gradation/VGA_R_reg[0]/Q
                         net (fo=4, routed)           0.117     2.106    rgb2dvi/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]_0[0]
    SLICE_X43Y95         FDRE                                         r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.860     2.398    rgb2dvi/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y95         FDRE                                         r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.534     1.864    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.075     1.939    rgb2dvi/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rgb2dvi/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.590     1.848    rgb2dvi/DataEncoders[2].DataEncoder/CLK
    SLICE_X41Y96         FDRE                                         r  rgb2dvi/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  rgb2dvi/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.096     2.085    rgb2dvi/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X43Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.130 r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.130    rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X43Y96         FDRE                                         r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.860     2.398    rgb2dvi/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y96         FDRE                                         r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.534     1.864    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.091     1.955    rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.589     1.847    rgb2dvi/DataEncoders[0].DataEncoder/CLK
    SLICE_X41Y92         FDRE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.098     2.086    rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X43Y92         LUT5 (Prop_lut5_I3_O)        0.045     2.131 r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000     2.131    rgb2dvi/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X43Y92         FDSE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.859     2.397    rgb2dvi/DataEncoders[0].DataEncoder/CLK
    SLICE_X43Y92         FDSE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.534     1.863    
    SLICE_X43Y92         FDSE (Hold_fdse_C_D)         0.092     1.955    rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 gradation/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.590     1.848    gradation/PCK
    SLICE_X41Y94         FDRE                                         r  gradation/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  gradation/VGA_R_reg[3]/Q
                         net (fo=4, routed)           0.124     2.113    rgb2dvi/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]_0[1]
    SLICE_X41Y95         FDRE                                         r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.860     2.398    rgb2dvi/DataEncoders[2].DataEncoder/CLK
    SLICE_X41Y95         FDRE                                         r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism             -0.534     1.864    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.070     1.934    rgb2dvi/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gradation/VGA_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.923%)  route 0.135ns (45.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.588     1.846    gradation/PCK
    SLICE_X38Y94         FDRE                                         r  gradation/VGA_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     2.010 r  gradation/VGA_B_reg[6]/Q
                         net (fo=4, routed)           0.135     2.144    rgb2dvi/DataEncoders[0].DataEncoder/Q[3]
    SLICE_X40Y93         FDRE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.860     2.398    rgb2dvi/DataEncoders[0].DataEncoder/CLK
    SLICE_X40Y93         FDRE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism             -0.514     1.884    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.076     1.960    rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 gradation/syncgen/VGA_VS_reg/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.253%)  route 0.151ns (51.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.588     1.846    gradation/syncgen/PCK
    SLICE_X39Y93         FDRE                                         r  gradation/syncgen/VGA_VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  gradation/syncgen/VGA_VS_reg/Q
                         net (fo=2, routed)           0.151     2.138    rgb2dvi/DataEncoders[0].DataEncoder/VGA_VS
    SLICE_X38Y93         FDRE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.858     2.396    rgb2dvi/DataEncoders[0].DataEncoder/CLK
    SLICE_X38Y93         FDRE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.537     1.859    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.087     1.946    rgb2dvi/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y0    gradation/syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         39.722      38.473     MMCME2_ADV_X0Y1  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X40Y94     gradation/VGA_B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X41Y93     gradation/VGA_B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X41Y93     gradation/VGA_B_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X38Y94     gradation/VGA_B_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X39Y94     gradation/VGA_G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X40Y94     gradation/VGA_G_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X40Y94     gradation/VGA_G_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       39.722      60.278     MMCME2_ADV_X0Y1  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X0Y0  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X0Y1  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X0Y1  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X42Y93     rgb2dvi/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X42Y93     rgb2dvi/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X40Y94     gradation/VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X40Y94     gradation/VGA_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y93     gradation/VGA_B_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y93     gradation/VGA_B_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y93     gradation/VGA_B_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y93     gradation/VGA_B_reg[5]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X0Y1  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X0Y1  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X42Y93     rgb2dvi/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X42Y93     rgb2dvi/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X40Y94     gradation/VGA_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X40Y94     gradation/VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y93     gradation/VGA_B_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y93     gradation/VGA_B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y93     gradation/VGA_B_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X41Y93     gradation/VGA_B_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       36.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         39.722      36.549     BUFR_X0Y4        rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         39.722      38.473     MMCME2_ADV_X0Y1  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       39.722      173.638    MMCME2_ADV_X0Y1  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         39.722      38.473     MMCME2_ADV_X0Y1  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       39.722      60.278     MMCME2_ADV_X0Y1  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 3.972 }
Period(ns):         7.944
Sources:            { rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X0Y70     rgb2dvi/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X0Y69     rgb2dvi/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X0Y92     rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X0Y91     rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X0Y98     rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X0Y97     rgb2dvi/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X0Y96     rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X0Y95     rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         7.944       6.279      BUFR_X0Y5        rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         7.944       6.279      BUFIO_X0Y5       rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.944       205.416    MMCME2_ADV_X0Y1  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 15.889 }
Period(ns):         39.722
Sources:            { rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         39.722      38.055     OLOGIC_X0Y70  rgb2dvi/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         39.722      38.055     OLOGIC_X0Y69  rgb2dvi/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         39.722      38.055     OLOGIC_X0Y92  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         39.722      38.055     OLOGIC_X0Y91  rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         39.722      38.055     OLOGIC_X0Y98  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         39.722      38.055     OLOGIC_X0Y97  rgb2dvi/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         39.722      38.055     OLOGIC_X0Y96  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         39.722      38.055     OLOGIC_X0Y95  rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       33.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.745ns  (required time - arrival time)
  Source:                 rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.419ns (9.774%)  route 3.868ns (90.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.967ns = ( 45.690 - 39.722 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.730     6.456    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419     6.875 r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.868    10.743    rgb2dvi/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.477    45.555    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    43.015 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    43.975    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    44.893 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    45.690    rgb2dvi/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.370    46.059    
                         clock uncertainty           -0.547    45.512    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    44.488    rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.488    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                 33.745    

Slack (MET) :             33.883ns  (required time - arrival time)
  Source:                 rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.419ns (10.100%)  route 3.729ns (89.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.967ns = ( 45.690 - 39.722 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.730     6.456    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419     6.875 r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.729    10.605    rgb2dvi/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.477    45.555    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    43.015 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    43.975    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    44.893 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    45.690    rgb2dvi/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.370    46.059    
                         clock uncertainty           -0.547    45.512    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    44.488    rgb2dvi/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.488    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 33.883    

Slack (MET) :             34.030ns  (required time - arrival time)
  Source:                 rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.419ns (10.475%)  route 3.581ns (89.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.965ns = ( 45.688 - 39.722 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.730     6.456    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419     6.875 r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.581    10.456    rgb2dvi/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.477    45.555    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    43.015 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    43.975    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    44.893 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.794    45.688    rgb2dvi/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.370    46.057    
                         clock uncertainty           -0.547    45.510    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    44.486    rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.486    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                 34.030    

Slack (MET) :             34.178ns  (required time - arrival time)
  Source:                 rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.419ns (10.878%)  route 3.433ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.965ns = ( 45.688 - 39.722 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.730     6.456    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419     6.875 r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.433    10.308    rgb2dvi/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.477    45.555    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    43.015 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    43.975    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    44.893 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.794    45.688    rgb2dvi/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.370    46.057    
                         clock uncertainty           -0.547    45.510    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    44.486    rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.486    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                 34.178    

Slack (MET) :             34.240ns  (required time - arrival time)
  Source:                 rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.419ns (11.086%)  route 3.361ns (88.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 45.678 - 39.722 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.730     6.456    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419     6.875 r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.361    10.236    rgb2dvi/ClockSerializer/aRst
    OLOGIC_X0Y69         OSERDESE2                                    r  rgb2dvi/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.477    45.555    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    43.015 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    43.975    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    44.893 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    45.678    rgb2dvi/ClockSerializer/PixelClk
    OLOGIC_X0Y69         OSERDESE2                                    r  rgb2dvi/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.370    46.047    
                         clock uncertainty           -0.547    45.500    
    OLOGIC_X0Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    44.476    rgb2dvi/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.476    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                 34.240    

Slack (MET) :             34.320ns  (required time - arrival time)
  Source:                 rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.419ns (11.300%)  route 3.289ns (88.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 45.686 - 39.722 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.730     6.456    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419     6.875 r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.289    10.164    rgb2dvi/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.477    45.555    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    43.015 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    43.975    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    44.893 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    45.686    rgb2dvi/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.370    46.055    
                         clock uncertainty           -0.547    45.508    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    44.484    rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.484    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                 34.320    

Slack (MET) :             34.388ns  (required time - arrival time)
  Source:                 rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.419ns (11.536%)  route 3.213ns (88.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 45.678 - 39.722 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.730     6.456    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419     6.875 r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.213    10.088    rgb2dvi/ClockSerializer/aRst
    OLOGIC_X0Y70         OSERDESE2                                    r  rgb2dvi/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.477    45.555    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    43.015 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    43.975    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    44.893 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    45.678    rgb2dvi/ClockSerializer/PixelClk
    OLOGIC_X0Y70         OSERDESE2                                    r  rgb2dvi/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.370    46.047    
                         clock uncertainty           -0.547    45.500    
    OLOGIC_X0Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    44.476    rgb2dvi/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.476    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                 34.388    

Slack (MET) :             34.467ns  (required time - arrival time)
  Source:                 rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.419ns (11.768%)  route 3.142ns (88.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 45.686 - 39.722 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.730     6.456    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419     6.875 r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.142    10.017    rgb2dvi/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.477    45.555    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    43.015 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    43.975    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    44.893 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    45.686    rgb2dvi/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.370    46.055    
                         clock uncertainty           -0.547    45.508    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    44.484    rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.484    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                 34.467    

Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.456ns (15.151%)  route 2.554ns (84.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 45.686 - 39.722 ) 
    Source Clock Delay      (SCD):    6.468ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.742     6.468    rgb2dvi/DataEncoders[0].DataEncoder/CLK
    SLICE_X43Y92         FDRE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     6.924 r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.554     9.478    rgb2dvi/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.477    45.555    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    43.015 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    43.975    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    44.893 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    45.686    rgb2dvi/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.370    46.055    
                         clock uncertainty           -0.547    45.508    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    44.883    rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.883    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.423ns  (required time - arrival time)
  Source:                 rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.419ns (14.849%)  route 2.403ns (85.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.967ns = ( 45.690 - 39.722 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.744     6.470    rgb2dvi/DataEncoders[1].DataEncoder/CLK
    SLICE_X43Y98         FDRE                                         r  rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     6.889 r  rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.403     9.292    rgb2dvi/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.477    45.555    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    43.015 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    43.975    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    44.893 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    45.690    rgb2dvi/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.370    46.059    
                         clock uncertainty           -0.547    45.512    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.797    44.715    rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.715    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                 35.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.164ns (15.380%)  route 0.902ns (84.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.590     1.848    rgb2dvi/DataEncoders[2].DataEncoder/CLK
    SLICE_X42Y96         FDSE                                         r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDSE (Prop_fdse_C_Q)         0.164     2.012 r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.902     2.914    rgb2dvi/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.811     2.349    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     1.270 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.672    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.103 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.318     2.421    rgb2dvi/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.280     2.141    
                         clock uncertainty            0.547     2.688    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.707    rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.141ns (13.159%)  route 0.931ns (86.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.589     1.847    rgb2dvi/DataEncoders[0].DataEncoder/CLK
    SLICE_X43Y92         FDSE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDSE (Prop_fdse_C_Q)         0.141     1.988 r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.931     2.918    rgb2dvi/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.811     2.349    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     1.270 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.672    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.103 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317     2.420    rgb2dvi/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.280     2.140    
                         clock uncertainty            0.547     2.687    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.706    rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.128ns (8.145%)  route 1.444ns (91.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.581     1.839    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.128     1.967 r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.444     3.410    rgb2dvi/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.811     2.349    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     1.270 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.672    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.103 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317     2.420    rgb2dvi/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.280     2.140    
                         clock uncertainty            0.547     2.687    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     3.192    rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.410    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.128ns (7.872%)  route 1.498ns (92.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.581     1.839    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.128     1.967 r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.498     3.465    rgb2dvi/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.811     2.349    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     1.270 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.672    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.103 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317     2.420    rgb2dvi/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.280     2.140    
                         clock uncertainty            0.547     2.687    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     3.192    rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.164ns (14.471%)  route 0.969ns (85.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.589     1.847    rgb2dvi/DataEncoders[0].DataEncoder/CLK
    SLICE_X42Y92         FDRE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     2.011 r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.969     2.980    rgb2dvi/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.811     2.349    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     1.270 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.672    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.103 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317     2.420    rgb2dvi/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.280     2.140    
                         clock uncertainty            0.547     2.687    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.706    rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.128ns (11.761%)  route 0.960ns (88.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.590     1.848    rgb2dvi/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y96         FDSE                                         r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDSE (Prop_fdse_C_Q)         0.128     1.976 r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.960     2.936    rgb2dvi/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.811     2.349    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     1.270 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.672    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.103 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.318     2.421    rgb2dvi/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.280     2.141    
                         clock uncertainty            0.547     2.688    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     2.654    rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.349%)  route 1.001ns (87.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.590     1.848    rgb2dvi/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y96         FDRE                                         r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.001     2.989    rgb2dvi/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.811     2.349    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     1.270 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.672    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.103 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.318     2.421    rgb2dvi/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.280     2.141    
                         clock uncertainty            0.547     2.688    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.707    rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.164ns (14.349%)  route 0.979ns (85.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.590     1.848    rgb2dvi/DataEncoders[2].DataEncoder/CLK
    SLICE_X42Y96         FDSE                                         r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDSE (Prop_fdse_C_Q)         0.164     2.012 r  rgb2dvi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.979     2.991    rgb2dvi/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.811     2.349    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     1.270 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.672    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.103 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.318     2.421    rgb2dvi/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.280     2.141    
                         clock uncertainty            0.547     2.688    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.707    rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.164ns (14.324%)  route 0.981ns (85.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.591     1.849    rgb2dvi/DataEncoders[1].DataEncoder/CLK
    SLICE_X42Y98         FDSE                                         r  rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164     2.013 r  rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.981     2.994    rgb2dvi/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.811     2.349    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     1.270 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.672    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.103 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.319     2.422    rgb2dvi/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.280     2.142    
                         clock uncertainty            0.547     2.689    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.708    rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@15.889ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.141ns (12.300%)  route 1.005ns (87.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.547ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.590     1.848    rgb2dvi/DataEncoders[0].DataEncoder/CLK
    SLICE_X43Y93         FDRE                                         r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.005     2.994    rgb2dvi/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.811     2.349    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079     1.270 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.672    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.103 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317     2.420    rgb2dvi/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.280     2.140    
                         clock uncertainty            0.547     2.687    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.706    rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       37.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.935ns  (required time - arrival time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 45.639 - 39.722 ) 
    Source Clock Delay      (SCD):    6.464ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.738     6.464    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.478     6.942 f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     7.522    rgb2dvi/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y63         FDCE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.561    45.639    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    SLICE_X43Y63         FDCE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.525    46.164    
                         clock uncertainty           -0.132    46.032    
    SLICE_X43Y63         FDCE (Recov_fdce_C_CLR)     -0.576    45.456    rgb2dvi/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         45.456    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 37.935    

Slack (MET) :             37.935ns  (required time - arrival time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 45.639 - 39.722 ) 
    Source Clock Delay      (SCD):    6.464ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.738     6.464    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.478     6.942 f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     7.522    rgb2dvi/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y63         FDCE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.561    45.639    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    SLICE_X43Y63         FDCE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.525    46.164    
                         clock uncertainty           -0.132    46.032    
    SLICE_X43Y63         FDCE (Recov_fdce_C_CLR)     -0.576    45.456    rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         45.456    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 37.935    

Slack (MET) :             37.935ns  (required time - arrival time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 45.639 - 39.722 ) 
    Source Clock Delay      (SCD):    6.464ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.738     6.464    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.478     6.942 f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     7.522    rgb2dvi/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y63         FDCE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.561    45.639    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    SLICE_X43Y63         FDCE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.525    46.164    
                         clock uncertainty           -0.132    46.032    
    SLICE_X43Y63         FDCE (Recov_fdce_C_CLR)     -0.576    45.456    rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         45.456    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 37.935    

Slack (MET) :             37.935ns  (required time - arrival time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 45.639 - 39.722 ) 
    Source Clock Delay      (SCD):    6.464ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.738     6.464    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.478     6.942 f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     7.522    rgb2dvi/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y63         FDCE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.561    45.639    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    SLICE_X43Y63         FDCE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.525    46.164    
                         clock uncertainty           -0.132    46.032    
    SLICE_X43Y63         FDCE (Recov_fdce_C_CLR)     -0.576    45.456    rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         45.456    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 37.935    

Slack (MET) :             37.981ns  (required time - arrival time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (iPCK rise@39.722ns - iPCK rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 45.639 - 39.722 ) 
    Source Clock Delay      (SCD):    6.464ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.738     6.464    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.478     6.942 f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     7.522    rgb2dvi/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y63         FDPE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      39.722    39.722 r  
    N18                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.306    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.389 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    43.988    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.079 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.561    45.639    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    SLICE_X43Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.525    46.164    
                         clock uncertainty           -0.132    46.032    
    SLICE_X43Y63         FDPE (Recov_fdpe_C_PRE)     -0.530    45.502    rgb2dvi/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         45.502    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 37.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.586     1.844    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.148     1.992 f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183     2.174    rgb2dvi/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y63         FDCE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.855     2.393    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    SLICE_X43Y63         FDCE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.536     1.857    
    SLICE_X43Y63         FDCE (Remov_fdce_C_CLR)     -0.145     1.712    rgb2dvi/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.586     1.844    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.148     1.992 f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183     2.174    rgb2dvi/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y63         FDCE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.855     2.393    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    SLICE_X43Y63         FDCE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.536     1.857    
    SLICE_X43Y63         FDCE (Remov_fdce_C_CLR)     -0.145     1.712    rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.586     1.844    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.148     1.992 f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183     2.174    rgb2dvi/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y63         FDCE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.855     2.393    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    SLICE_X43Y63         FDCE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.536     1.857    
    SLICE_X43Y63         FDCE (Remov_fdce_C_CLR)     -0.145     1.712    rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.586     1.844    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.148     1.992 f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183     2.174    rgb2dvi/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y63         FDCE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.855     2.393    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    SLICE_X43Y63         FDCE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.536     1.857    
    SLICE_X43Y63         FDCE (Remov_fdce_C_CLR)     -0.145     1.712    rgb2dvi/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.586     1.844    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.148     1.992 f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183     2.174    rgb2dvi/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y63         FDPE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.855     2.393    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    SLICE_X43Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.536     1.857    
    SLICE_X43Y63         FDPE (Remov_fdpe_C_PRE)     -0.148     1.709    rgb2dvi/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.466    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.734ns  (logic 0.000ns (0.000%)  route 0.734ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   19.861    19.861 f  
    N18                                               0.000    19.861 f  CLK (IN)
                         net (fo=0)                   0.000    19.861    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492    21.353 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.638    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.726 f  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760    24.486    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    24.587 f  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.666    26.253    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828    23.425 f  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           1.063    24.488    rgb2dvi/ClockGenInternal.ClockGenX/FeedbackClkOut
  -------------------------------------------------------------------    -------------------
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         1.031    25.519 f  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O
                         net (fo=1, routed)           0.734    26.253    rgb2dvi/ClockGenInternal.ClockGenX/CLKFBIN
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.000ns (0.000%)  route 0.214ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.544     1.802    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.847     0.955 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.363     1.318    rgb2dvi/ClockGenInternal.ClockGenX/FeedbackClkOut
  -------------------------------------------------------------------    -------------------
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.270     1.588 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O
                         net (fo=1, routed)           0.214     1.802    rgb2dvi/ClockGenInternal.ClockGenX/CLKFBIN
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBOUT
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBOUT'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOUT fall edge)
                                                     15.000    15.000 f  
    N18                                               0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492    16.492 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285    17.777    gradation/syncgen/pckgen/SYSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    17.865 f  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    17.879    gradation/syncgen/pckgen/CLKFBOUT
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBOUT'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOUT rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.755    gradation/syncgen/pckgen/CLKFBOUT
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PixelClkInX5
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.337ns  (logic 2.336ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.666     6.392    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.828     3.564 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.961     4.525    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.609     6.134 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.342     6.476    rgb2dvi/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.948 r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.949    rgb2dvi/DataEncoders[2].DataSerializer/sDataOut
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     8.813 r  rgb2dvi/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.813    HDMI_N[2]
    A20                                                               r  HDMI_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.336ns  (logic 2.335ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.666     6.392    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.828     3.564 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.961     4.525    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.609     6.134 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.342     6.476    rgb2dvi/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.948 r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.949    rgb2dvi/DataEncoders[2].DataSerializer/sDataOut
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     8.812 r  rgb2dvi/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.812    HDMI_P[2]
    B19                                                               r  HDMI_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.666     6.392    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.828     3.564 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.961     4.525    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.609     6.134 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.343     6.477    rgb2dvi/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.949 r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.950    rgb2dvi/DataEncoders[1].DataSerializer/sDataOut
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     8.809 r  rgb2dvi/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.809    HDMI_N[1]
    B20                                                               r  HDMI_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 2.333ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.666     6.392    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.828     3.564 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.961     4.525    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.609     6.134 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.341     6.475    rgb2dvi/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.947 r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.948    rgb2dvi/DataEncoders[0].DataSerializer/sDataOut
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861     8.809 r  rgb2dvi/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.809    HDMI_N[0]
    D20                                                               r  HDMI_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.666     6.392    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.828     3.564 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.961     4.525    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.609     6.134 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.343     6.477    rgb2dvi/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.949 r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.950    rgb2dvi/DataEncoders[1].DataSerializer/sDataOut
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     8.808 r  rgb2dvi/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.808    HDMI_P[1]
    C20                                                               r  HDMI_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.666     6.392    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.828     3.564 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.961     4.525    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.609     6.134 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.341     6.475    rgb2dvi/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.947 r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.948    rgb2dvi/DataEncoders[0].DataSerializer/sDataOut
    D19                  OBUFDS (Prop_obufds_I_O)     1.860     8.808 r  rgb2dvi/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.808    HDMI_P[0]
    D19                                                               r  HDMI_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.324ns  (logic 2.323ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.666     6.392    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.828     3.564 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.961     4.525    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.609     6.134 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.328     6.462    rgb2dvi/ClockSerializer/SerialClk
    OLOGIC_X0Y70         OSERDESE2                                    r  rgb2dvi/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.934 r  rgb2dvi/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.935    rgb2dvi/ClockSerializer/sDataOut
    F19                  OBUFDS (Prop_obufds_I_OB)    1.851     8.787 r  rgb2dvi/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.787    HDMI_CLK_N
    F20                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.323ns  (logic 2.322ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.726 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.666     6.392    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.828     3.564 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.961     4.525    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.609     6.134 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.328     6.462    rgb2dvi/ClockSerializer/SerialClk
    OLOGIC_X0Y70         OSERDESE2                                    r  rgb2dvi/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.934 r  rgb2dvi/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.935    rgb2dvi/ClockSerializer/sDataOut
    F19                  OBUFDS (Prop_obufds_I_O)     1.850     8.786 r  rgb2dvi/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.786    HDMI_CLK_P
    F19                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.977ns  (logic 0.976ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.544     1.802    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.847     0.955 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.336     1.291    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     1.774 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.089     1.863    rgb2dvi/ClockSerializer/SerialClk
    OLOGIC_X0Y70         OSERDESE2                                    r  rgb2dvi/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.040 r  rgb2dvi/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.041    rgb2dvi/ClockSerializer/sDataOut
    F19                  OBUFDS (Prop_obufds_I_O)     0.799     2.840 r  rgb2dvi/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.840    HDMI_CLK_P
    F19                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.978ns  (logic 0.977ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.544     1.802    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.847     0.955 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.336     1.291    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     1.774 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.089     1.863    rgb2dvi/ClockSerializer/SerialClk
    OLOGIC_X0Y70         OSERDESE2                                    r  rgb2dvi/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.040 r  rgb2dvi/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.041    rgb2dvi/ClockSerializer/sDataOut
    F19                  OBUFDS (Prop_obufds_I_OB)    0.800     2.841 r  rgb2dvi/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.841    HDMI_CLK_N
    F20                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.986ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.544     1.802    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.847     0.955 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.336     1.291    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     1.774 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.096     1.870    rgb2dvi/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.047 r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.048    rgb2dvi/DataEncoders[0].DataSerializer/sDataOut
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     2.856 r  rgb2dvi/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.856    HDMI_P[0]
    D19                                                               r  HDMI_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.544     1.802    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.847     0.955 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.336     1.291    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     1.774 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.098     1.872    rgb2dvi/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.049 r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.050    rgb2dvi/DataEncoders[1].DataSerializer/sDataOut
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     2.857 r  rgb2dvi/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.857    HDMI_P[1]
    C20                                                               r  HDMI_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.987ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.544     1.802    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.847     0.955 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.336     1.291    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     1.774 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.096     1.870    rgb2dvi/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.047 r  rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.048    rgb2dvi/DataEncoders[0].DataSerializer/sDataOut
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     2.857 r  rgb2dvi/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.857    HDMI_N[0]
    D20                                                               r  HDMI_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.544     1.802    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.847     0.955 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.336     1.291    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     1.774 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.098     1.872    rgb2dvi/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.049 r  rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.050    rgb2dvi/DataEncoders[1].DataSerializer/sDataOut
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     2.858 r  rgb2dvi/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.858    HDMI_N[1]
    B20                                                               r  HDMI_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.990ns  (logic 0.989ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.544     1.802    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.847     0.955 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.336     1.291    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     1.774 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.097     1.871    rgb2dvi/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.048 r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.049    rgb2dvi/DataEncoders[2].DataSerializer/sDataOut
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     2.860 r  rgb2dvi/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.860    HDMI_P[2]
    B19                                                               r  HDMI_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkInX5  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.991ns  (logic 0.990ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClkInX5 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.258 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.544     1.802    rgb2dvi/ClockGenInternal.ClockGenX/CLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.847     0.955 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.336     1.291    rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     1.774 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/O
                         net (fo=8, routed)           0.097     1.871    rgb2dvi/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.048 r  rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.049    rgb2dvi/DataEncoders[2].DataSerializer/sDataOut
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     2.861 r  rgb2dvi/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.861    HDMI_N[2]
    A20                                                               r  HDMI_N[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  iPCK

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.471ns  (logic 1.643ns (30.035%)  route 3.828ns (69.965%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=17, routed)          2.993     4.513    gradation/syncgen/RST_IBUF
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.637 r  gradation/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.834     5.471    gradation/syncgen/HCNT[9]_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  gradation/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.666 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.265    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.356 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.565     5.921    gradation/syncgen/PCK
    SLICE_X36Y95         FDRE                                         r  gradation/syncgen/HCNT_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 1.643ns (30.059%)  route 3.823ns (69.941%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=17, routed)          2.993     4.513    gradation/syncgen/RST_IBUF
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.637 r  gradation/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.830     5.466    gradation/syncgen/HCNT[9]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  gradation/syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.666 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.265    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.356 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.565     5.921    gradation/syncgen/PCK
    SLICE_X37Y95         FDRE                                         r  gradation/syncgen/HCNT_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 1.643ns (30.059%)  route 3.823ns (69.941%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=17, routed)          2.993     4.513    gradation/syncgen/RST_IBUF
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.637 r  gradation/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.830     5.466    gradation/syncgen/HCNT[9]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  gradation/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.666 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.265    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.356 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.565     5.921    gradation/syncgen/PCK
    SLICE_X37Y95         FDRE                                         r  gradation/syncgen/HCNT_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/VGA_B_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.451ns  (logic 1.643ns (30.144%)  route 3.808ns (69.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=17, routed)          2.849     4.368    gradation/syncgen/RST_IBUF
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  gradation/syncgen/VGA_B[6]_i_1/O
                         net (fo=12, routed)          0.958     5.451    gradation/syncgen_n_25
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_B_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.666 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.265    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.356 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566     5.922    gradation/PCK
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_B_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/VGA_G_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.451ns  (logic 1.643ns (30.144%)  route 3.808ns (69.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=17, routed)          2.849     4.368    gradation/syncgen/RST_IBUF
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  gradation/syncgen/VGA_B[6]_i_1/O
                         net (fo=12, routed)          0.958     5.451    gradation/syncgen_n_25
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_G_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.666 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.265    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.356 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566     5.922    gradation/PCK
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_G_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/VGA_G_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.451ns  (logic 1.643ns (30.144%)  route 3.808ns (69.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=17, routed)          2.849     4.368    gradation/syncgen/RST_IBUF
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  gradation/syncgen/VGA_B[6]_i_1/O
                         net (fo=12, routed)          0.958     5.451    gradation/syncgen_n_25
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_G_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.666 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.265    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.356 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566     5.922    gradation/PCK
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_G_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/VGA_R_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.451ns  (logic 1.643ns (30.144%)  route 3.808ns (69.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=17, routed)          2.849     4.368    gradation/syncgen/RST_IBUF
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  gradation/syncgen/VGA_B[6]_i_1/O
                         net (fo=12, routed)          0.958     5.451    gradation/syncgen_n_25
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_R_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.666 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.265    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.356 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566     5.922    gradation/PCK
    SLICE_X40Y94         FDRE                                         r  gradation/VGA_R_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/VGA_R_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.447ns  (logic 1.643ns (30.168%)  route 3.803ns (69.832%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=17, routed)          2.849     4.368    gradation/syncgen/RST_IBUF
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  gradation/syncgen/VGA_B[6]_i_1/O
                         net (fo=12, routed)          0.954     5.447    gradation/syncgen_n_25
    SLICE_X41Y94         FDRE                                         r  gradation/VGA_R_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.666 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.265    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.356 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566     5.922    gradation/PCK
    SLICE_X41Y94         FDRE                                         r  gradation/VGA_R_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/VGA_R_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.447ns  (logic 1.643ns (30.168%)  route 3.803ns (69.832%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=17, routed)          2.849     4.368    gradation/syncgen/RST_IBUF
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  gradation/syncgen/VGA_B[6]_i_1/O
                         net (fo=12, routed)          0.954     5.447    gradation/syncgen_n_25
    SLICE_X41Y94         FDRE                                         r  gradation/VGA_R_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.666 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.265    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.356 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566     5.922    gradation/PCK
    SLICE_X41Y94         FDRE                                         r  gradation/VGA_R_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rgb2dvi/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 1.643ns (31.656%)  route 3.547ns (68.344%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 f  RST_IBUF_inst/O
                         net (fo=17, routed)          2.890     4.409    gradation/syncgen/RST_IBUF
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.533 r  gradation/syncgen/pVde_1_reg_srl2_i_1/O
                         net (fo=1, routed)           0.658     5.190    rgb2dvi/DataEncoders[0].DataEncoder/pVde_2_reg_0
    SLICE_X42Y93         SRL16E                                       r  rgb2dvi/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.666 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.265    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.356 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         1.566     5.922    rgb2dvi/DataEncoders[0].DataEncoder/CLK
    SLICE_X42Y93         SRL16E                                       r  rgb2dvi/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.000ns (0.000%)  route 0.458ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.458     0.458    rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0[0]
    SLICE_X43Y62         FDRE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.856     2.394    rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/CLK
    SLICE_X43Y62         FDRE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.045ns (5.186%)  route 0.823ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.650     0.650    rgb2dvi/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X43Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.695 f  rgb2dvi/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.868    rgb2dvi/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X43Y70         FDPE                                         f  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.849     2.387    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.045ns (5.186%)  route 0.823ns (94.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  rgb2dvi/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.650     0.650    rgb2dvi/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X43Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.695 f  rgb2dvi/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.868    rgb2dvi/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X43Y70         FDPE                                         f  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.849     2.387    rgb2dvi/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y70         FDPE                                         r  rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.287ns (29.777%)  route 0.676ns (70.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 f  RST_IBUF_inst/O
                         net (fo=17, routed)          0.676     0.962    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X42Y63         FDPE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.855     2.393    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.287ns (29.777%)  route 0.676ns (70.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 f  RST_IBUF_inst/O
                         net (fo=17, routed)          0.676     0.962    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X42Y63         FDPE                                         f  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.855     2.393    rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y63         FDPE                                         r  rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.332ns (24.831%)  route 1.004ns (75.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=17, routed)          1.004     1.290    gradation/syncgen/RST_IBUF
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.335 r  gradation/syncgen/VGA_VS_i_1/O
                         net (fo=1, routed)           0.000     1.335    gradation/syncgen/VGA_VS_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  gradation/syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.858     2.396    gradation/syncgen/PCK
    SLICE_X39Y93         FDRE                                         r  gradation/syncgen/VGA_VS_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/syncgen/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.332ns (24.812%)  route 1.005ns (75.188%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=17, routed)          1.005     1.291    gradation/syncgen/RST_IBUF
    SLICE_X39Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.336 r  gradation/syncgen/VGA_HS_i_1/O
                         net (fo=1, routed)           0.000     1.336    gradation/syncgen/VGA_HS_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  gradation/syncgen/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.858     2.396    gradation/syncgen/PCK
    SLICE_X39Y93         FDRE                                         r  gradation/syncgen/VGA_HS_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/syncgen/VCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.287ns (19.834%)  route 1.158ns (80.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=17, routed)          1.158     1.445    gradation/syncgen/RST_IBUF
    SLICE_X37Y92         FDRE                                         r  gradation/syncgen/VCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.857     2.395    gradation/syncgen/PCK
    SLICE_X37Y92         FDRE                                         r  gradation/syncgen/VCNT_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/syncgen/VCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.287ns (19.775%)  route 1.163ns (80.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=17, routed)          1.163     1.449    gradation/syncgen/RST_IBUF
    SLICE_X36Y92         FDRE                                         r  gradation/syncgen/VCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.857     2.395    gradation/syncgen/PCK
    SLICE_X36Y92         FDRE                                         r  gradation/syncgen/VCNT_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            gradation/syncgen/VCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.287ns (19.775%)  route 1.163ns (80.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=17, routed)          1.163     1.449    gradation/syncgen/RST_IBUF
    SLICE_X36Y92         FDRE                                         r  gradation/syncgen/VCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    gradation/syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  gradation/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.509    gradation/syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.538 r  gradation/syncgen/pckgen/iBUFG/O
                         net (fo=160, routed)         0.857     2.395    gradation/syncgen/PCK
    SLICE_X36Y92         FDRE                                         r  gradation/syncgen/VCNT_reg[7]/C





