Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 17:55:37 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_8_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 Delay1No30_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum63_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 1.105ns (31.392%)  route 2.415ns (68.608%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 5.723 - 4.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.155ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19474, routed)       1.193     2.144    Delay1No30_instance/clk_IBUF_BUFG
    SLICE_X122Y448       FDCE                                         r  Delay1No30_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y448       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.220 r  Delay1No30_instance/Y_reg[0]/Q
                         net (fo=10, routed)          0.829     3.049    Delay1No30_instance/Q[0]
    SLICE_X140Y462       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     3.139 r  Delay1No30_instance/geqOp_carry_i_16__6/O
                         net (fo=1, routed)           0.009     3.148    Sum63_2_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X140Y462       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.338 r  Sum63_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.364    Sum63_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X140Y463       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.379 r  Sum63_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.405    Sum63_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X140Y464       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.457 r  Sum63_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.361     3.818    Delay1No30_instance/CO[0]
    SLICE_X134Y470       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     3.942 f  Delay1No30_instance/shiftedFracY_d1[49]_i_7__6/O
                         net (fo=2, routed)           0.164     4.106    Delay1No30_instance/Sum63_2_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X135Y470       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.252 f  Delay1No30_instance/shiftedFracY_d1[32]_i_9__6/O
                         net (fo=3, routed)           0.146     4.398    Delay1No30_instance/shiftedFracY_d1[32]_i_9__6_n_0
    SLICE_X135Y471       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     4.488 r  Delay1No30_instance/shiftedFracY_d1[45]_i_4__6/O
                         net (fo=31, routed)          0.321     4.809    Delay1No30_instance/shiftedFracY_d1_reg[45]
    SLICE_X138Y473       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.957 r  Delay1No30_instance/shiftedFracY_d1[8]_i_4__6/O
                         net (fo=1, routed)           0.265     5.222    Delay1No31_instance/Y_reg[0]_0[1]
    SLICE_X142Y473       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     5.345 r  Delay1No31_instance/shiftedFracY_d1[8]_i_1__6/O
                         net (fo=2, routed)           0.196     5.541    Delay1No30_instance/Y_reg[26]_0[2]
    SLICE_X141Y472       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.592 r  Delay1No30_instance/shiftedFracY_d1[24]_i_1__6/O
                         net (fo=1, routed)           0.072     5.664    Sum63_2_impl_instance/FPAddSubOp_instance/shiftedFracY[13]
    SLICE_X141Y472       FDRE                                         r  Sum63_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19474, routed)       1.063     5.723    Sum63_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X141Y472       FDRE                                         r  Sum63_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.359     6.081    
                         clock uncertainty           -0.035     6.046    
    SLICE_X141Y472       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.071    Sum63_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  0.407    




