-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_mhsa_compute_matmul is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    vector_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    vector_stream_empty_n : IN STD_LOGIC;
    vector_stream_read : OUT STD_LOGIC;
    vector_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    vector_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    matrix_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    matrix_stream_empty_n : IN STD_LOGIC;
    matrix_stream_read : OUT STD_LOGIC;
    matrix_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    matrix_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    result_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    result_stream_full_n : IN STD_LOGIC;
    result_stream_write : OUT STD_LOGIC;
    result_stream_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    result_stream_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of kernel_mhsa_compute_matmul is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0 : STD_LOGIC;
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0 : STD_LOGIC;
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0 : STD_LOGIC;
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0 : STD_LOGIC;
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0 : STD_LOGIC;
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0 : STD_LOGIC;
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0 : STD_LOGIC;
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0 : STD_LOGIC;
    signal compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_start : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_done : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_idle : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_ready : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_vector_stream_read : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_start : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_done : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_idle : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_ready : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_matrix_stream_read : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_result_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_result_stream_write : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0 : STD_LOGIC;
    signal grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call3 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_mhsa_compute_matmul_Pipeline_VITIS_LOOP_43_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        vector_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        vector_stream_empty_n : IN STD_LOGIC;
        vector_stream_read : OUT STD_LOGIC;
        vector_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        vector_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_compute_matmul_Pipeline_execute_dot_product IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        matrix_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        matrix_stream_empty_n : IN STD_LOGIC;
        matrix_stream_read : OUT STD_LOGIC;
        matrix_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        matrix_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        result_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        result_stream_full_n : IN STD_LOGIC;
        result_stream_write : OUT STD_LOGIC;
        result_stream_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        result_stream_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0 : OUT STD_LOGIC;
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_U : component kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0,
        ce0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0,
        we0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0,
        d0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_d0,
        q0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_q0);

    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_U : component kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0,
        ce0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0,
        we0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0,
        d0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_d0,
        q0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_q0);

    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_U : component kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0,
        ce0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0,
        we0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0,
        d0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_d0,
        q0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_q0);

    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_U : component kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0,
        ce0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0,
        we0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0,
        d0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_d0,
        q0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_q0);

    grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30 : component kernel_mhsa_compute_matmul_Pipeline_VITIS_LOOP_43_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_start,
        ap_done => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_done,
        ap_idle => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_idle,
        ap_ready => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_ready,
        vector_stream_dout => vector_stream_dout,
        vector_stream_empty_n => vector_stream_empty_n,
        vector_stream_read => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_vector_stream_read,
        vector_stream_num_data_valid => ap_const_lv7_0,
        vector_stream_fifo_cap => ap_const_lv7_0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_d0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_d0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_d0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_d0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_d0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_d0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_d0 => grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_d0);

    grp_compute_matmul_Pipeline_execute_dot_product_fu_44 : component kernel_mhsa_compute_matmul_Pipeline_execute_dot_product
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_start,
        ap_done => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_done,
        ap_idle => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_idle,
        ap_ready => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_ready,
        matrix_stream_dout => matrix_stream_dout,
        matrix_stream_empty_n => matrix_stream_empty_n,
        matrix_stream_read => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_matrix_stream_read,
        matrix_stream_num_data_valid => ap_const_lv7_0,
        matrix_stream_fifo_cap => ap_const_lv7_0,
        result_stream_din => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_result_stream_din,
        result_stream_full_n => result_stream_full_n,
        result_stream_write => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_result_stream_write,
        result_stream_num_data_valid => result_stream_num_data_valid,
        result_stream_fifo_cap => result_stream_fifo_cap,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0 => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0 => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_q0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_q0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0 => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0 => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_q0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_q0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0 => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0 => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_q0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_q0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0 => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0 => grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0,
        compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_q0 => compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1_ignore_call3))) then 
                    grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_ready = ap_const_logic_1)) then 
                    grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_ready = ap_const_logic_1)) then 
                    grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_done, grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_done)
    begin
        if ((grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_done)
    begin
        if ((grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call3_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call3 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0, grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0 <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0, grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0 <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0, grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0 <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0, grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0 <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0, grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0 <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0, grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0 <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0, grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0 <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0 <= "XXXXXXXX";
        end if; 
    end process;


    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0, grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0 <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0_assign_proc : process(grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0 <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0;
        else 
            compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_start <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_start_reg;
    grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_start <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_start_reg;

    internal_ap_ready_assign_proc : process(grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_done = ap_const_logic_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    matrix_stream_read <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_matrix_stream_read;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    result_stream_din <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_result_stream_din;
    result_stream_write <= grp_compute_matmul_Pipeline_execute_dot_product_fu_44_result_stream_write;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    vector_stream_read <= grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_vector_stream_read;
end behav;
