$date
	Sun Apr 24 21:28:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 32 ! r_out [31:0] $end
$var wire 1 " r_carry $end
$var reg 32 # var_a [31:0] $end
$var reg 32 $ var_b [31:0] $end
$scope module adder_inst $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 32 ' out [31:0] $end
$var wire 1 " carry $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010110010101100101011001010110 '
b1000000010000000100000001 &
b1010101010101010101010101010101 %
b1000000010000000100000001 $
b1010101010101010101010101010101 #
0"
b1010110010101100101011001010110 !
$end
#10
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
b10101010101010101010101010101010 $
b10101010101010101010101010101010 &
#20
b1000000010000000100000000 !
b1000000010000000100000000 '
1"
b10101011101010111010101110101011 $
b10101011101010111010101110101011 &
#30
0"
b10011110100111101001111010011110 !
b10011110100111101001111010011110 '
b101000001010000010100000101 $
b101000001010000010100000101 &
b10011001100110011001100110011001 #
b10011001100110011001100110011001 %
#40
b1000000010000000100000000 !
b1000000010000000100000000 '
1"
b1100111011001110110011101100111 $
b1100111011001110110011101100111 &
#50
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
0"
b1100110011001100110011001100110 $
b1100110011001100110011001100110 &
#60
