# NAnEmu 

*A declarative, data-driven framework for defining ISAs, building cores, modeling embedded SoCs, and executing firmware for testing, fuzzing, and verification.*

`NAnEmu (Not Another Emulator)` is a language + tooling ecosystem for describing instruction sets (ISAs), architecture extensions, core configurations, and full SoC/system definitions in a concise, declarative formatâ€”then using these definitions to automatically build decoders, lifters, emulators, and verification environments.

The long-term goal is to provide a clean alternative to QEMU/Unicorn for embedded architectures where correctness, modularity, and testability matter more than raw performance.
This includes:

* **TriCore 1.6.2**
* **PowerPC e200v9 + VLE**
* **Multi-core automotive MCUs (e.g., MPC5777C)**
* **System devices (eTPU, EBI, MMU, IRQ fabric)**

â€¦and a test harness for:

* Unit-testing isolated functions from real firmware
* Simulating scheduling, preemption, context switches, and interrupt-driven handshakes
* Fuzzing firmware paths by forcing preemption at arbitrary instruction boundaries

---

## âœ¨ Key Features (Current & Planned)

### âœ” Declarative ISA definitions

Define an ISA in `.isa` files:

* Register files
* Instruction formats and encodings
* Syntax and operands
* Instruction semantics in a tiny functional DSL

Extensions (e.g., **VLE**, **FPU**, **TriCore DSP**) can be layered as `.isaext` files.

### âœ” Declarative core & system definitions

Use `.coredef` to define:

* Endianness
* Alignment rules
* VLE mode
* MMU/paging model
* Exceptions/interrupt vector layout
* Pipeline detail (optional)

Use `.sysdef` to define:

* SoC topology (cores, shared memory, on-chip peripherals)
* Memory/bus layout
* MMIO device models
* IRQ routing
* Timers, DMA channels, etc.

### âœ” Auto-generated decoders

From ISA definitions, the toolchain generates:

* Efficient decode trees
* Instruction metadata
* A micro-IR form of each instructionâ€™s semantics

### âœ” Execution engine (in progress)

Interprets/lifts ISA micro-IR into:

* A **portable interpreter** (zero dependencies)
* A later **JIT/emitter** for speed (Cranelift or custom)

Provides a **Unicorn-like API**:

```rust
emu.mem_map(addr, size, perms);
emu.mem_write(addr, data);
emu.reg_write(Reg::R3, 42);
emu.start(start_pc, until_pc, max_insns);
```

### âœ” ELF loading + function-level testing

Load full firmware images, jump to specific functions, and unit-test:

* argument passing
* stack usage
* register effects
* memory side-effects

### âœ” Preemption & interrupt fuzzing (planned)

Automatically validates concurrency-sensitive firmware:

* Interrupt at *any* instruction boundary
* Simulate multicore preemption
* Validate ISR/handshake correctness
* Produce minimal failing traces when a violation occurs

This is especially useful for automotive / safety-critical embedded systems.

---

## ğŸ§  Why this exists

Existing emulators like **QEMU** and **Unicorn** are powerful but:

* Difficult to extend
* Hard to target partial, proprietary, or variant ISAs
* Not designed for **unit testing firmware**
* Not built for **system-level preemption fuzzing**
* Carry a huge amount of historical complexity

This project takes the opposite approach:

1. **Data-driven instead of code-driven**
   â†’ All decoders, cores, and systems come from declarative specs.

2. **Modular instead of monolithic**
   â†’ You choose only the pieces your SoC requires.

3. **Verification-first instead of performance-first**
   â†’ Every instruction boundary is testable and hookable.

4. **IR-driven instead of ad-hoc semantics**
   â†’ ISA semantics compile to a uniform micro-IR
   â†’ Enables clean interpreters, JITs, symbolic analysis, and testing.

---

## ğŸ“ Project Layout

```
nanemu/
â”œâ”€â”€ test/
â”‚   â”œâ”€â”€ tricore/         # TriCore 1.6.2 definitions (WIP)
â”‚   â”œâ”€â”€ ppc_vle/         # PowerPC e200v9 + VLE definitions (WIP)
â”‚   â””â”€â”€ mpc5xxx/         # Example system with multiple cores + devices
â”œâ”€â”€ defs/
â”‚   â”œâ”€â”€ core/            # .isa/.isaext/.coredef for various archs
â”‚   â””â”€â”€ system/          # .sysdef files for various SoC's
â”œâ”€â”€ docs/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ isa/             # Parser + schema for .isa / .isaext
â”‚   â”œâ”€â”€ core/            # Core builder from .coredef
â”‚   â”œâ”€â”€ system/          # SoC builder from .sysdef
â”‚   â”œâ”€â”€ decode/          # Decoder generation
â”‚   â”œâ”€â”€ ir/              # Micro-IR (lower-level instruction representation)
â”‚   â”œâ”€â”€ exec/            # Interpreter engine
â”‚   â”œâ”€â”€ elf/             # ELF loader
â”‚   â””â”€â”€ api/             # Unicorn-like API surface
â””â”€â”€ README.md
```

---

## ğŸ§ª Example: Testing a Function

```rust
let mut emu = Emulator::from_sysdef("mpc5777c.sysdef");

// Load firmware ELF
emu.load_elf("firmware.elf");

// Set arguments
emu.reg_write(Reg::R3, 10);
emu.reg_write(Reg::R4, 20);

// Run until return
emu.start(foo_entry_pc, Some(foo_return_pc), 1_000);

// Assert correct result
assert_eq!(emu.reg_read(Reg::R3), 30);
```

---

## ğŸš¦ Roadmap

### Phase 1 â€” Core infrastructure (WIP)

* [ ] Complete `.isa` â†’ micro-IR compiler
* [ ] VLE decode tree
* [ ] TriCore 1.6.2 decode tree
* [ ] Minimal interpreter
* [ ] ELF loader
* [ ] Memory system + bus

### Phase 2 â€” System-level features

* [ ] Multi-core scheduler
* [ ] Interrupt controller + exceptions
* [ ] Device modeling (eTPU, EBI, timers, etc)

### Phase 3 â€” Verification tools

* [ ] Preemption/interrupt fuzzing engine
* [ ] State snapshots + deterministic replay
* [ ] Trace compression for minimal failing examples

### Phase 4 â€” Optimization

* [ ] Micro-IR â†’ JIT backend
* [ ] Basic-block caching
* [ ] Portability layers for embedded simulators

---

## ğŸ¤ Contributing

Contributions are welcome!

* New ISAs
* Extensions (e.g., VLE, DSP, FPU)
* Device models
* System definitions
* Improvements to the IR or interpreter
* Fuzzing tools & test harnesses

Open an issue or PR if youâ€™d like to collaborate.
