Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Sat Dec  5 20:25:20 2020
| Host         : DESKTOP-M4CE5BS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Digital_Clock_control_sets_placed.rpt
| Design       : Digital_Clock
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           21 |
| Yes          | No                    | No                     |              28 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+---------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal         |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------+---------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                               | AM_PM_i_1_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Minutes[5]_i_2_n_0            | Minutes[5]_i_1_n_0  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | Seconds                       | Seconds[5]_i_1_n_0  |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG |                               | Digit_2[3]_i_1_n_0  |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG | display/LED_out[3][6]_i_1_n_0 |                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | display/LED_out_reg[0]_0      |                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | display/LED_out_reg[1]_2      |                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | display/LED_out_reg[2]_1      |                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | Hours[5]_i_2_n_0              | clear               |                7 |              9 |         1.29 |
|  clk_IBUF_BUFG |                               | display/clear       |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG |                               |                     |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG |                               | counter[31]_i_1_n_0 |                9 |             32 |         3.56 |
+----------------+-------------------------------+---------------------+------------------+----------------+--------------+


