Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Mon May  5 16:45:12 2025
| Host              : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_clock_utilization -file route_report_clock_utilization_0.rpt
| Design            : design_1_wrapper
| Device            : xcvh1582-vsva3697
| Speed File        : -2MP  PRODUCTION 2.04 2024-08-06
| Temperature Grade : E
| Design State      : Routed
| GCLK Deskew       : Off
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Clock Region Cell Placement per Global Clock: Region X2Y0
16. Clock Region Cell Placement per Global Clock: Region X3Y0
17. Clock Region Cell Placement per Global Clock: Region X4Y0
18. Clock Region Cell Placement per Global Clock: Region X5Y0
19. Clock Region Cell Placement per Global Clock: Region X6Y0
20. Clock Region Cell Placement per Global Clock: Region X7Y0
21. Clock Region Cell Placement per Global Clock: Region X8Y0
22. Clock Region Cell Placement per Global Clock: Region X9Y0
23. Clock Region Cell Placement per Global Clock: Region X1Y6
24. Clock Region Cell Placement per Global Clock: Region X2Y6
25. Clock Region Cell Placement per Global Clock: Region X3Y6
26. Clock Region Cell Placement per Global Clock: Region X0Y7
27. Clock Region Cell Placement per Global Clock: Region X1Y7
28. Clock Region Cell Placement per Global Clock: Region X2Y7
29. Clock Region Cell Placement per Global Clock: Region X3Y7
30. Clock Region Cell Placement per Global Clock: Region X4Y7

1. Clock Primitive Utilization
------------------------------

+------------------+------+-----------+-----+--------------+--------+
| Type             | Used | Available | LOC | Clock Region | Pblock |
+------------------+------+-----------+-----+--------------+--------+
| (M)BUFGCE        |    1 |       312 |   0 |            0 |      0 |
| (M)BUFGCE_DIV    |    4 |        44 |   0 |            0 |      0 |
| (M)BUFGCTRL      |    0 |        88 |   0 |            0 |      0 |
| BUFG_FABRIC      |    0 |       672 |   0 |            0 |      0 |
| (M)BUFG_GT       |    0 |       240 |   0 |            0 |      0 |
| (M)BUFG_PS       |    1 |        66 |   0 |            0 |      0 |
| DPLL             |    0 |        31 |   0 |            0 |      0 |
|   DPLL (BUFGCE)  |    0 |        13 |   0 |            0 |      0 |
|   DPLL (BUFG_GT) |    0 |        18 |   0 |            0 |      0 |
| MMCM             |    1 |        13 |   0 |            0 |      0 |
| XPLL             |    0 |        26 |   0 |            0 |      0 |
+------------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+-----------------+--------------+------+-------------+-----------------------------------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------------------+----------------------------------------------------------------------------+------------------------------------------------------------+------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site            | Clock Region | Root | GCLK Deskew | CLK EXPANSION WINDOW              | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock             | Driver Pin                                                                 | Net                                                        | VTree Type |
+-----------+-----------+-----------------+------------+-----------------+--------------+------+-------------+-----------------------------------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------------------+----------------------------------------------------------------------------+------------------------------------------------------------+------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X6Y3     | X6Y0         | X1Y6 | Off         | CLOCKREGION_X0Y6:CLOCKREGION_X3Y7 |                   |                  |                12 |       41802 |               0 |        3.333 | clkout1_primitive | design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O      | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | balanced   |
| g1        | src1      | BUFG_PS/O       | None       | BUFG_PS_X1Y6    | X1Y1         | X3Y6 | Off         | CLOCKREGION_X0Y6:CLOCKREGION_X4Y7 |                   |                  |                 7 |        7717 |               1 |       10.000 | clk_pl_0          | design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | balanced   |
| g2        | src0      | BUFGCE_DIV/O    | None       | BUFGCE_DIV_X9Y0 | X9Y0         | X1Y6 | Off         | CLOCKREGION_X0Y6:CLOCKREGION_X3Y7 |                   |                  |                 6 |        1263 |               0 |       13.333 | i_pclk_tg_3       | design_1_i/noc_tg_3/inst/u_tg_PCLK/O                                       | design_1_i/noc_tg_3/inst/i_pclk_tg                         | balanced   |
| g3        | src0      | BUFGCE_DIV/O    | None       | BUFGCE_DIV_X8Y2 | X8Y0         | X1Y6 | Off         | CLOCKREGION_X1Y6:CLOCKREGION_X1Y7 |                   |                  |                 2 |        1179 |               0 |       13.333 | i_pclk_tg         | design_1_i/noc_tg/inst/u_tg_PCLK/O                                         | design_1_i/noc_tg/inst/i_pclk_tg                           | balanced   |
| g4        | src0      | BUFGCE_DIV/O    | None       | BUFGCE_DIV_X7Y3 | X7Y0         | X1Y6 | Off         | CLOCKREGION_X1Y6:CLOCKREGION_X2Y7 |                   |                  |                 3 |        1179 |               0 |       13.333 | i_pclk_tg_1       | design_1_i/noc_tg_1/inst/u_tg_PCLK/O                                       | design_1_i/noc_tg_1/inst/i_pclk_tg                         | balanced   |
| g5        | src0      | BUFGCE_DIV/O    | None       | BUFGCE_DIV_X2Y2 | X2Y0         | X1Y6 | Off         | CLOCKREGION_X1Y6:CLOCKREGION_X2Y7 |                   |                  |                 2 |        1179 |               0 |       13.333 | i_pclk_tg_2       | design_1_i/noc_tg_2/inst/u_tg_PCLK/O                                       | design_1_i/noc_tg_2/inst/i_pclk_tg                         | balanced   |
+-----------+-----------+-----------------+------------+-----------------+--------------+------+-------------+-----------------------------------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------------------+----------------------------------------------------------------------------+------------------------------------------------------------+------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** In GCLK Deskew column, symbol '*' indicates non-default GCLK Deskew value using GCLK_DESKEW property on net


3. Global Clock Source Details
------------------------------

+-----------+-----------+-------------------+------------+-------------+--------------+-------------+-----------------+---------------------+-------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin   | Constraint | Site        | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock      | Driver Pin                                                            | Net                                                                 |
+-----------+-----------+-------------------+------------+-------------+--------------+-------------+-----------------+---------------------+-------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+
| src0      | g0        | MMCME5/CLKOUT0    | None       | MMCM_X6Y0   | X6Y0         |           1 |               0 |               3.333 | clkout1_primitive | design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive |
| src0      | g2        | BUFGCE/O          | None       | BUFGCE_X6Y3 | X6Y0         |       44802 |               1 |               3.333 | clkout1_primitive | design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1          |
| src0      | g3        | BUFGCE/O          | None       | BUFGCE_X6Y3 | X6Y0         |       44802 |               1 |               3.333 | clkout1_primitive | design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1          |
| src0      | g4        | BUFGCE/O          | None       | BUFGCE_X6Y3 | X6Y0         |       44802 |               1 |               3.333 | clkout1_primitive | design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1          |
| src0      | g5        | BUFGCE/O          | None       | BUFGCE_X6Y3 | X6Y0         |       44802 |               1 |               3.333 | clkout1_primitive | design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1          |
| src1      | g1        | PS9/PMCRCLKCLK[0] | PS9_X0Y0   | PS9_X0Y0    | X0Y1         |           1 |               0 |              10.000 | clk_pl_0          | design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]     | design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]        |
+-----------+-----------+-------------------+------------+-------------+--------------+-------------+-----------------+---------------------+-------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+----------------------------------------+-------------------+--------------------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin                        | Constraint        | Site/BEL                       | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                                          | Net                                                                                  |
+----------+----------------------------------------+-------------------+--------------------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| 0        | HBM_MC/HBMMC_DFI_CLK_OUT               | HBM_MC_X0Y0       | HBM_MC_X0Y0/HBM_MC             | X0Y8         |           1 |               0 |              |       | design_1_i/axi_noc_0/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_mc/HBMMC_DFI_CLK_OUT               | design_1_i/axi_noc_0/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/HBMMC_DFI_CLK_OUT         |
| 1        | HBM_PHY_CHNL/PHY_CHNL_CORE_DFI_CLK_OUT | HBM_PHY_CHNL_X0Y0 | HBM_PHY_CHNL_X0Y0/HBM_PHY_CHNL | X0Y8         |           1 |               0 |              |       | design_1_i/axi_noc_0/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/I_hbm_phy_chnl/PHY_CHNL_CORE_DFI_CLK_OUT | design_1_i/axi_noc_0/inst/MC_hbmc/inst/hbm_st0/I_hbm_chnl0/PHY_CHNL_CORE_DFI_CLK_OUT |
| 2        | HBM_PHY_MS/PHY_MS_CORE_HBM_WS_CLK      | HBM_PHY_MS_X0Y0   | HBM_PHY_MS_X0Y0/HBM_PHY_MS     | X2Y8         |           1 |               0 |              |       | design_1_i/axi_noc_0/inst/MC_hbmc/inst/hbm_st0/I_hbm_phy_ms/PHY_MS_CORE_HBM_WS_CLK                  | design_1_i/axi_noc_0/inst/MC_hbmc/inst/hbm_st0/PHY_MS_CORE_HBM_WS_CLK                |
+----------+----------------------------------------+-------------------+--------------------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |   (M)BUFGCE   | (M)BUFGCE_DIV |  (M)BUFGCTRL  |   (M)BUFG_GT  |   (M)BUFG_PS  |      MMCM     | DPLL (non-GT) |   DPLL (GT)   |      XPLL     |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X1Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X2Y0              |     1 |    24 |     0 |    24 |     1 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X3Y0              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X4Y0              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X5Y0              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X6Y0              |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     1 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X7Y0              |     1 |    24 |     0 |    24 |     1 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X8Y0              |     1 |    24 |     0 |    24 |     1 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X9Y0              |     1 |    24 |     0 |    24 |     1 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X10Y0             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X11Y0             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X12Y0             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y3              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     0 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     0 |
| X0Y5              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X1Y6              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X1Y7              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y8              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y8              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y8              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y8              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |        NOC       |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X2Y0              |      1 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y0              |      1 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X4Y0              |      1 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X5Y0              |      2 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X6Y0              |      2 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X7Y0              |      1 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X8Y0              |      1 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y0              |      1 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X10Y0             |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X11Y0             |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X12Y0             |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   52992 |      0 |   13248 |      0 |      46 |      0 |      23 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y1              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y1              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y1              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y1              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y1              |      0 |      24 |      0 |   41216 |      0 |   10304 |      0 |     140 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y1              |      0 |      24 |      0 |   41216 |      0 |   10304 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   55296 |      0 |   13824 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y2              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y2              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y2              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y2              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y2              |      0 |      24 |      0 |   43008 |      0 |   10752 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y2              |      0 |      24 |      0 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y3              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y3              |      0 |      24 |      0 |   55296 |      0 |   13824 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y3              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y3              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y3              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y3              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y3              |      0 |      24 |      0 |   43008 |      0 |   10752 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y3              |      0 |      24 |      0 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y4              |      0 |      24 |      0 |   21504 |      0 |    5376 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X1Y4              |      0 |      24 |      0 |   43008 |      0 |   10752 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       2 |
| X2Y4              |      0 |      24 |      0 |   30720 |      0 |    7680 |      0 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   30720 |      0 |    7680 |      0 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       2 |
| X4Y4              |      0 |      24 |      0 |   30720 |      0 |    7680 |      0 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   30720 |      0 |    7680 |      0 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       2 |
| X6Y4              |      0 |      24 |      0 |   30720 |      0 |    7680 |      0 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y4              |      0 |      24 |      0 |   30720 |      0 |    7680 |      0 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       2 |
| X8Y4              |      0 |      24 |      0 |   21504 |      0 |    5376 |      0 |      72 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y4              |      0 |      24 |      0 |   21504 |      0 |    5376 |      0 |       0 |      0 |      12 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y5              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y5              |      0 |      24 |      0 |   55296 |      0 |   13824 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y5              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y5              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y5              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y5              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y5              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y5              |      0 |      24 |      0 |   43008 |      0 |   10752 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y5              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       2 |      0 |       0 |
| X0Y6              |      0 |      24 |      0 |   43008 |      0 |   10752 |      0 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       2 |      0 |       0 |
| X1Y6              |      5 |      24 |   5570 |   86016 |     42 |   21504 |      6 |      48 |      0 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y6              |      4 |      24 |   1029 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y6              |      1 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y6              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y6              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y6              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y6              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y6              |      0 |      24 |      0 |   43008 |      0 |   10752 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y6              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y7              |      3 |      24 |   1883 |   41216 |     11 |   10304 |     20 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X1Y7              |      5 |      24 |  26354 |   82432 |    407 |   20608 |     47 |      48 |      0 |      48 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y7              |      5 |      24 |  15580 |   58880 |    237 |   14720 |     24 |      96 |      0 |      24 |      4 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y7              |      3 |      24 |   2575 |   58880 |      0 |   14720 |      0 |      96 |      0 |      24 |      0 |     276 |      0 |       0 |      0 |       0 |      1 |       4 |
| X4Y7              |      1 |      24 |     82 |   58880 |      0 |   14720 |      0 |      96 |      0 |      24 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y7              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      96 |      0 |      24 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y7              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      96 |      0 |      24 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y7              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      96 |      0 |      24 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y7              |      0 |      24 |      0 |   41216 |      0 |   10304 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y7              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X0Y8              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      2 |       4 |      0 |       0 |
| X1Y8              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       6 |      0 |       0 |
| X2Y8              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       9 |      0 |       0 |
| X3Y8              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       5 |      0 |       0 |
| X4Y8              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |      0 |       0 |
| X5Y8              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       6 |      0 |       0 |
| X6Y8              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |      10 |      0 |       0 |
| X7Y8              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       6 |      0 |       0 |
| X8Y8              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       2 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 | X9 | X10 | X11 | X12 |
+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+
| Y8 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y7 |  3 |  6 |  5 |  3 |  1 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y6 |  0 |  6 |  4 |  1 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y0 |  0 |  0 |  2 |  5 |  4 |  5 |  5 |  4 |  3 |  2 |   0 |   0 |   0 |
+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X2Y0              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y0              |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X4Y0              |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y0              |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X6Y0              |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y0              |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X8Y0              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y0              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X10Y0             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X11Y0             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X12Y0             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |     0 |  0.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |
| X2Y1              |    1 |    12 |  8.33 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y1              |    1 |    12 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    0 |     0 |  0.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y3              |    0 |     0 |  0.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y3              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y3              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y3              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y3              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y3              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y5              |    0 |     0 |  0.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y5              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y5              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y5              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y5              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y5              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    5 |    24 | 20.83 |    5 |    24 | 20.83 |
| X2Y6              |    0 |    12 |  0.00 |    4 |    24 | 16.67 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y6              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y6              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y6              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y6              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y6              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y6              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X2Y7              |    0 |    12 |  0.00 |    5 |    24 | 20.83 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y7              |    0 |    12 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y7              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y7              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y7              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y7              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y7              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y8              |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X8Y8              |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------------------------------+------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | CLK_EXPANSION_WINDOW              | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        | VTree Type |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------------------------------+------------+
| g0        | BUFGCE/O        | X6Y0              | clkout1_primitive |       3.333 | {0.000 1.667} | X1Y6     | CLOCKREGION_X0Y6:CLOCKREGION_X3Y7 |       41798 |        0 |              4 |        0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | balanced   |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------------------------------+------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+----------+--------+-----+----+----+--------+----+----+----+-----+-----+-----+
|    | X0    | X1       | X2     | X3  | X4 | X5 | X6     | X7 | X8 | X9 | X10 | X11 | X12 |
+----+-------+----------+--------+-----+----+----+--------+----+----+----+-----+-----+-----+
| Y8 |     2 |        2 |      0 |   0 |  0 |  0 |      0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y7 |  1857 |    24697 |  12020 |  16 |  0 |  0 |      0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y6 |     0 | (R) 3125 |     79 |   0 |  0 |  0 |      0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y5 |     0 |        0 |      0 |   0 |  0 |  0 |      0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y4 |     0 |        0 |      0 |   0 |  0 |  0 |      0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y3 |     0 |        0 |      0 |   0 |  0 |  0 |      0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y2 |     0 |        0 |      0 |   0 |  0 |  0 |      0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y1 |     0 |        0 |      0 |   0 |  0 |  0 |      0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y0 |     0 |        0 |      1 |   0 |  0 |  0 |  (D) 0 |  1 |  1 |  1 |   0 |   0 |   0 |
+----+-------+----------+--------+-----+----+----+--------+----+----+----+-----+-----+-----+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+--------------------------------------------------------+------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | CLK_EXPANSION_WINDOW              | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                    | VTree Type |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+--------------------------------------------------------+------------+
| g1        | BUFG_PS/O       | X1Y1              | clk_pl_0 |      10.000 | {0.000 5.000} | X3Y6     | CLOCKREGION_X0Y6:CLOCKREGION_X4Y7 |        7279 |        0 |              1 |        0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk | balanced   |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+--------------------------------------------------------+------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+--------+-------+-------+-----+----+----+----+----+----+-----+-----+-----+
|    | X0  | X1     | X2    | X3    | X4  | X5 | X6 | X7 | X8 | X9 | X10 | X11 | X12 |
+----+-----+--------+-------+-------+-----+----+----+----+----+----+-----+-----+-----+
| Y8 |   0 |      0 |     0 |     0 |   0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y7 |  51 |   1586 |  3106 |  2418 |  82 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y6 |   0 |     36 |     0 | (R) 0 |   0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y5 |   0 |      0 |     0 |     0 |   0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y4 |   0 |      0 |     0 |     0 |   0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y3 |   0 |      0 |     0 |     0 |   0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y2 |   0 |      0 |     0 |     0 |   0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y1 |   0 |  (D) 0 |     0 |     0 |   0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y0 |   0 |      0 |     0 |     0 |   0 |  0 |  1 |  0 |  0 |  0 |   0 |   0 |   0 |
+----+-----+--------+-------+-------+-----+----+----+----+----+----+-----+-----+-----+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------+------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | CLK_EXPANSION_WINDOW              | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                | VTree Type |
+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------+------------+
| g2        | BUFGCE_DIV/O    | X9Y0              | i_pclk_tg_3 |      13.333 | {0.000 6.667} | X1Y6     | CLOCKREGION_X0Y6:CLOCKREGION_X3Y7 |        1263 |        0 |              0 |        0 | design_1_i/noc_tg_3/inst/i_pclk_tg | balanced   |
+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------+------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+------+------+----+----+----+----+----+--------+-----+-----+-----+
|    | X0 | X1      | X2   | X3   | X4 | X5 | X6 | X7 | X8 | X9     | X10 | X11 | X12 |
+----+----+---------+------+------+----+----+----+----+----+--------+-----+-----+-----+
| Y8 |  0 |       0 |    0 |    0 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |   0 |   0 |
| Y7 |  6 |     119 |  230 |  142 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |   0 |   0 |
| Y6 |  0 | (R) 512 |  254 |    0 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |   0 |   0 |
| Y5 |  0 |       0 |    0 |    0 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |   0 |   0 |
| Y4 |  0 |       0 |    0 |    0 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |   0 |   0 |
| Y3 |  0 |       0 |    0 |    0 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |   0 |   0 |
| Y2 |  0 |       0 |    0 |    0 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |   0 |   0 |
| Y1 |  0 |       0 |    0 |    0 |  0 |  0 |  0 |  0 |  0 |      0 |   0 |   0 |   0 |
| Y0 |  0 |       0 |    0 |    0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |   0 |   0 |   0 |
+----+----+---------+------+------+----+----+----+----+----+--------+-----+-----+-----+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+----------------------------------+------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | CLK_EXPANSION_WINDOW              | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                              | VTree Type |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+----------------------------------+------------+
| g3        | BUFGCE_DIV/O    | X8Y0              | i_pclk_tg |      13.333 | {0.000 6.667} | X1Y6     | CLOCKREGION_X1Y6:CLOCKREGION_X1Y7 |        1179 |        0 |              0 |        0 | design_1_i/noc_tg/inst/i_pclk_tg | balanced   |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+----------------------------------+------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----------+----+----+----+----+----+----+--------+----+-----+-----+-----+
|    | X0 | X1       | X2 | X3 | X4 | X5 | X6 | X7 | X8     | X9 | X10 | X11 | X12 |
+----+----+----------+----+----+----+----+----+----+--------+----+-----+-----+-----+
| Y8 |  0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |   0 |   0 |   0 |
| Y7 |  0 |       80 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |   0 |   0 |   0 |
| Y6 |  0 | (R) 1099 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |   0 |   0 |   0 |
| Y5 |  0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |   0 |   0 |   0 |
| Y4 |  0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |   0 |   0 |   0 |
| Y3 |  0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |   0 |   0 |   0 |
| Y2 |  0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |   0 |   0 |   0 |
| Y1 |  0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |   0 |   0 |   0 |
| Y0 |  0 |        0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |   0 |   0 |   0 |
+----+----+----------+----+----+----+----+----+----+--------+----+-----+-----+-----+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------+------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | CLK_EXPANSION_WINDOW              | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                | VTree Type |
+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------+------------+
| g4        | BUFGCE_DIV/O    | X7Y0              | i_pclk_tg_1 |      13.333 | {0.000 6.667} | X1Y6     | CLOCKREGION_X1Y6:CLOCKREGION_X2Y7 |        1179 |        0 |              0 |        0 | design_1_i/noc_tg_1/inst/i_pclk_tg | balanced   |
+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------+------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+----+----+----+----+----+--------+----+----+-----+-----+-----+
|    | X0 | X1      | X2 | X3 | X4 | X5 | X6 | X7     | X8 | X9 | X10 | X11 | X12 |
+----+----+---------+----+----+----+----+----+--------+----+----+-----+-----+-----+
| Y8 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |   0 |   0 |   0 |
| Y7 |  0 |     327 |  6 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |   0 |   0 |   0 |
| Y6 |  0 | (R) 846 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |   0 |   0 |   0 |
| Y5 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |   0 |   0 |   0 |
| Y4 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |   0 |   0 |   0 |
| Y3 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |   0 |   0 |   0 |
| Y2 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |   0 |   0 |   0 |
| Y1 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |  0 |   0 |   0 |   0 |
| Y0 |  0 |       0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |  0 |   0 |   0 |   0 |
+----+----+---------+----+----+----+----+----+--------+----+----+-----+-----+-----+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------+------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | CLK_EXPANSION_WINDOW              | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                | VTree Type |
+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------+------------+
| g5        | BUFGCE_DIV/O    | X2Y0              | i_pclk_tg_2 |      13.333 | {0.000 6.667} | X1Y6     | CLOCKREGION_X1Y6:CLOCKREGION_X2Y7 |        1179 |        0 |              0 |        0 | design_1_i/noc_tg_2/inst/i_pclk_tg | balanced   |
+-----------+-----------------+-------------------+-------------+-------------+---------------+----------+-----------------------------------+-------------+----------+----------------+----------+------------------------------------+------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+--------+----+----+----+----+----+----+----+-----+-----+-----+
|    | X0 | X1    | X2     | X3 | X4 | X5 | X6 | X7 | X8 | X9 | X10 | X11 | X12 |
+----+----+-------+--------+----+----+----+----+----+----+----+-----+-----+-----+
| Y8 |  0 |     0 |      0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y7 |  0 |     0 |    483 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y6 |  0 | (R) 0 |    696 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y5 |  0 |     0 |      0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y4 |  0 |     0 |      0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y3 |  0 |     0 |      0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y2 |  0 |     0 |      0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y1 |  0 |     0 |      0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y0 |  0 |     0 |  (D) 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
+----+----+-------+--------+----+----+----+----+----+----+----+-----+-----+-----+


15. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |           1 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g5+       | 10    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_2/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


16. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g2+       | 15    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
| g3+       | 5     | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg/inst/i_pclk_tg                           |
| g4+       | 18    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_1/inst/i_pclk_tg                         |
| g5+       | 10    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_2/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


17. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g2+       | 15    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
| g3+       | 5     | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg/inst/i_pclk_tg                           |
| g4+       | 18    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_1/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


18. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g1+       | 4     | BUFG_PS/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |
| g2+       | 15    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
| g3+       | 5     | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg/inst/i_pclk_tg                           |
| g4+       | 18    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_1/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


19. Clock Region Cell Placement per Global Clock: Region X6Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0+       | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g1        | 4     | BUFG_PS/O       | None       |           0 |               1 |  0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |
| g2+       | 15    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
| g3+       | 5     | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg/inst/i_pclk_tg                           |
| g4+       | 18    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_1/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


20. Clock Region Cell Placement per Global Clock: Region X7Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |           1 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g2+       | 15    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
| g3+       | 5     | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg/inst/i_pclk_tg                           |
| g4+       | 18    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_1/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


21. Clock Region Cell Placement per Global Clock: Region X8Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |           1 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g2+       | 15    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
| g3+       | 5     | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg/inst/i_pclk_tg                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


22. Clock Region Cell Placement per Global Clock: Region X9Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |           1 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g2+       | 15    | BUFGCE_DIV/O    | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


23. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        3125 |               0 | 3081 |          41 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g1        | 4     | BUFG_PS/O       | None       |          36 |               0 |   35 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |
| g2        | 15    | BUFGCE_DIV/O    | None       |         512 |               0 |  512 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
| g3        | 5     | BUFGCE_DIV/O    | None       |        1099 |               0 | 1096 |           0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg/inst/i_pclk_tg                           |
| g4        | 18    | BUFGCE_DIV/O    | None       |         846 |               0 |  846 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_1/inst/i_pclk_tg                         |
| g5+       | 10    | BUFGCE_DIV/O    | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_2/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


24. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |          79 |               0 |  79 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g1+       | 4     | BUFG_PS/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |
| g2        | 15    | BUFGCE_DIV/O    | None       |         254 |               0 | 254 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
| g5        | 10    | BUFGCE_DIV/O    | None       |         696 |               0 | 696 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_2/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


25. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------+
| g1+       | 4     | BUFG_PS/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


26. Clock Region Cell Placement per Global Clock: Region X0Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |        1857 |               0 | 1836 |          11 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g1        | 4     | BUFG_PS/O       | None       |          51 |               0 |   47 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |
| g2        | 15    | BUFGCE_DIV/O    | None       |           6 |               0 |    0 |           0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       24697 |               0 | 24311 |         362 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g1        | 4     | BUFG_PS/O       | None       |        1586 |               0 |  1520 |          45 |   21 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |
| g2        | 15    | BUFGCE_DIV/O    | None       |         119 |               0 |   119 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
| g3        | 5     | BUFGCE_DIV/O    | None       |          80 |               0 |    77 |           0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg/inst/i_pclk_tg                           |
| g4        | 18    | BUFGCE_DIV/O    | None       |         327 |               0 |   327 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_1/inst/i_pclk_tg                         |
| g5+       | 10    | BUFGCE_DIV/O    | None       |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_2/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


28. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |       12020 |               0 | 11777 |         227 |   12 |    0 |   4 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g1        | 4     | BUFG_PS/O       | None       |        3106 |               0 |  3096 |          10 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |
| g2        | 15    | BUFGCE_DIV/O    | None       |         230 |               0 |   230 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
| g4        | 18    | BUFGCE_DIV/O    | None       |           6 |               0 |     0 |           0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_1/inst/i_pclk_tg                         |
| g5        | 10    | BUFGCE_DIV/O    | None       |         483 |               0 |   477 |           0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_2/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 3     | BUFGCE/O        | None       |          16 |               0 |   16 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |
| g1        | 4     | BUFG_PS/O       | None       |        2418 |               0 | 2417 |           0 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |
| g2        | 15    | BUFGCE_DIV/O    | None       |         142 |               0 |  142 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/noc_tg_3/inst/i_pclk_tg                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------+
| g1        | 4     | BUFG_PS/O       | None       |          82 |               0 | 82 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


