Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ramdas/Vivado/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RAM16x8_behav xil_defaultlib.tb_RAM16x8 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'address' [/home/ramdas/Vidyaleap/Assignment22/Assignment22.srcs/sim_1/new/tb_RAM16x8.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM16x8
Compiling module xil_defaultlib.tb_RAM16x8
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RAM16x8_behav
