/*
 *-----------------------------------------------------------------------------
 *  Copyright 1999 - 2009, Broadcom Corporation
 *  All Rights Reserved.
 *
 *  This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom Corporation;
 *  the contents of this file may not be disclosed to third parties, copied or
 *  duplicated in any form, in whole or in part, without the prior written
 *  permission of Broadcom Corporation.
 *
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, IT WAS MACHINE GENERATED
 * by regdb.pl version @(#)$Id: wlc_phyreg_lcn.h 408372 2013-06-18 20:30:50Z $
 * on Sun Jul 26 23:02:19 US/Pacific 2009

*/
/* FILE-CSTYLED */

/* LCNPHY registers */
#define LCNPHY_BphyVersion	0x000
#define LCNPHY_bphyBBConfig	0x001
#define LCNPHY_bphyRxStatus0	0x004
#define LCNPHY_bphyRxStatus1	0x005
#define LCNPHY_bphyTxError	0x007
#define LCNPHY_bphyworkAround	0x009
#define LCNPHY_bphyTest	0x00a
#define LCNPHY_PARampTxTimeout	0x010
#define LCNPHY_RFSynthDCTimer	0x011
#define LCNPHY_PARampTxTimein	0x012
#define LCNPHY_RxFiltTimein	0x013
#define LCNPHY_PLLCoeff	0x018
#define LCNPHY_PllOut	0x019
#define LCNPHY_JSSI	0x027
#define LCNPHY_SyncPeakCnt	0x030
#define LCNPHY_SyncFreq	0x031
#define LCNPHY_PeakEnergyL	0x033
#define LCNPHY_PeakEnergyH	0x034
#define LCNPHY_SyncControl	0x035
#define LCNPHY_DsssStep	0x038
#define LCNPHY_DsssWarmup	0x039
#define LCNPHY_SfdDetectBlockTIme	0x040
#define LCNPHY_SFDTimeOut	0x041
#define LCNPHY_SFDControl	0x042
#define LCNPHY_rxDebug	0x043
#define LCNPHY_RxDelayComp	0x044
#define LCNPHY_CRSDropoutTimeout	0x045
#define LCNPHY_PseudoShortTimeout	0x046
#define LCNPHY_PR3931	0x047
#define LCNPHY_DSSSCoeff1	0x048
#define LCNPHY_DSSSCoeff2	0x049
#define LCNPHY_CCKCoeff1	0x04a
#define LCNPHY_CCKCoeff2	0x04b
#define LCNPHY_TRCorr	0x04c
#define LCNPHY_AngleScale	0x04d
#define LCNPHY_OptionalModes2	0x04f
#define LCNPHY_CCKStartDelayLong	0x052
#define LCNPHY_CCKStartDelayShort	0x053
#define LCNPHY_OptionalModes	0x05d
#define LCNPHY_bphyRxStatus2	0x05e
#define LCNPHY_bphyRxStatus3	0x05f
#define LCNPHY_Lg2GainTblLNA8	0x068
#define LCNPHY_Lg2GainTblLNA28	0x069
#define LCNPHY_GainTblLNATrSw	0x06a
#define LCNPHY_PeakEnergy	0x06b
#define LCNPHY_lg2InitGain	0x06c
#define LCNPHY_BlankCountLnaPga	0x06d
#define LCNPHY_JSSIControl	0x070
#define LCNPHY_Lg2GainTblLNA44	0x071
#define LCNPHY_Lg2GainTblLNA62	0x072
#define LCNPHY_Version	0x400
#define LCNPHY_BBConfig	0x401
#define LCNPHY_RxStatus0	0x404
#define LCNPHY_RxStatus1	0x405
#define LCNPHY_TxError	0x407
#define LCNPHY_Channel	0x408
#define LCNPHY_workAround	0x409
#define LCNPHY_TxPwrCtrlRfCtrl4	0x40a
#define LCNPHY_TxPwrCtrlRfCtrl5	0x40b
#define LCNPHY_TxPwrCtrlRfCtrl6	0x40c
#define LCNPHY_TxPwrCtrlNum_Vbat	0x40d
#define LCNPHY_crsgainCtrl	0x410
#define LCNPHY_ofdmPwrThresh0	0x411
#define LCNPHY_ofdmPwrThresh1	0x412
#define LCNPHY_ofdmPwrThresh2	0x413
#define LCNPHY_dsssPwrThresh0	0x414
#define LCNPHY_dsssPwrThresh1	0x415
#define LCNPHY_MinPwrLevel	0x416
#define LCNPHY_ofdmSyncThresh0	0x417
#define LCNPHY_ofdmSyncThresh1	0x418
#define LCNPHY_FineFreqEst	0x419
#define LCNPHY_IDLEafterPktRXTimeout	0x41a
#define LCNPHY_LTRNCtrl	0x41b
#define LCNPHY_DCOffsetTransient	0x41c
#define LCNPHY_PreambleInTimeout	0x41d
#define LCNPHY_PreambleConfirmTimeout	0x41e
#define LCNPHY_ClipThresh	0x41f
#define LCNPHY_ClipCtrThresh	0x420
#define LCNPHY_ofdmSyncTimerCtrl	0x421
#define LCNPHY_WaitforPHYSelTimeout	0x422
#define LCNPHY_HiGainDB	0x423
#define LCNPHY_LowGainDB	0x424
#define LCNPHY_VeryLowGainDB	0x425
#define LCNPHY_gainMismatch	0x426
#define LCNPHY_gaindirectMismatch	0x427
#define LCNPHY_PwrThresh0	0x428
#define LCNPHY_PwrThresh1	0x429
#define LCNPHY_DetectorDlyAdjust	0x42a
#define LCNPHY_ReducedDetectorDly	0x42b
#define LCNPHY_dataTimeout	0x42c
#define LCNPHY_correlatorDisDly	0x42d
#define LCNPHY_DiversityGainBack	0x42e
#define LCNPHY_DSSSConfirmCnt	0x42f
#define LCNPHY_DCBlankInterval	0x430
#define LCNPHY_gainMismatchLimit	0x431
#define LCNPHY_crsedthresh	0x432
#define LCNPHY_phaseshiftControl	0x433
#define LCNPHY_InputPowerDB	0x434
#define LCNPHY_ofdmsyncCtrl	0x435
#define LCNPHY_AfeADCCtrl0	0x436
#define LCNPHY_AfeADCCtrl1	0x437
#define LCNPHY_AfeADCCtrl2	0x438
#define LCNPHY_AfeDACCtrl	0x439
#define LCNPHY_AfeCtrl	0x43a
#define LCNPHY_AfeCtrlOvr	0x43b
#define LCNPHY_AfeCtrlOvrVal	0x43c
#define LCNPHY_AfeRSSICtrl0	0x43d
#define LCNPHY_AfeRSSICtrl1	0x43e
#define LCNPHY_RadardetectEn	0x446
#define LCNPHY_lpphyCtrl	0x448
#define LCNPHY_classifierCtrl	0x449
#define LCNPHY_resetCtrl	0x44a
#define LCNPHY_ClkEnCtrl	0x44b
#define LCNPHY_RFOverride0	0x44c
#define LCNPHY_RFOverrideVal0	0x44d
#define LCNPHY_swctrlOvr	0x44e
#define LCNPHY_swctrlOvr_val	0x44f
#define LCNPHY_RssiSelLookup1	0x450
#define LCNPHY_iqloCalCmd	0x451
#define LCNPHY_iqloCalCmdNnum	0x452
#define LCNPHY_iqloCalCmdGctl	0x453
#define LCNPHY_macintDbgReg	0x454
#define LCNPHY_TableAddress	0x455
#define LCNPHY_TabledataLo	0x456
#define LCNPHY_TabledataHi	0x457
#define LCNPHY_phyCrsEnableAddress	0x458
#define LCNPHY_IdletimeCtrl	0x459
#define LCNPHY_IdletimeCrsOnLo	0x45a
#define LCNPHY_IdletimeCrsOnHi	0x45b
#define LCNPHY_IdletimeMeasTimeLo	0x45c
#define LCNPHY_IdletimeMeasTimeHi	0x45d
#define LCNPHY_ResetlenOfdmTxAddr	0x45e
#define LCNPHY_ResetlenOfdmRxAddr	0x45f
#define LCNPHY_reg_crs_enable	0x460
#define LCNPHY_PlcpTmtStr0CtrMin	0x461
#define LCNPHY_PktfsmResetLenValue	0x462
#define LCNPHY_readsym2resetCtrl	0x463
#define LCNPHY_Dcfilterdelay1	0x464
#define LCNPHY_packetrxActivetimeout	0x465
#define LCNPHY_ed_timeoutValue	0x466
#define LCNPHY_holdcrsOnValue	0x467
#define LCNPHY_ofdmtx_phycrsDelayValue	0x469
#define LCNPHY_ccktx_phycrsDelayValue	0x46a
#define LCNPHY_EdonconfirmTimerValue	0x46b
#define LCNPHY_EdoffconfirmTimerValue	0x46c
#define LCNPHY_phycrsoffTimerValue	0x46d
#define LCNPHY_BBmultCoeffSel       0x46e
#define LCNPHY_adcCompCtrl	0x470
#define LCNPHY_TxPwrCtrlStatusExt	0x473
#define LCNPHY_TxPwrCtrlStatusNew4Ext	0x474
#define LCNPHY_TxPwrCtrlStatusVbat	0x475
#define LCNPHY_TxPwrCtrlStatusTemp	0x476
#define LCNPHY_TxPwrCtrlStatusTemp1	0x477
#define LCNPHY_bbShiftCtrl	0x478
#define LCNPHY_IQEnableWaitTimeAddress	0x481
#define LCNPHY_IQNumSampsAddress	0x482
#define LCNPHY_IQAccHiAddress	0x483
#define LCNPHY_IQAccLoAddress	0x484
#define LCNPHY_IQIPWRAccHiAddress	0x485
#define LCNPHY_IQIPWRAccLoAddress	0x486
#define LCNPHY_IQQPWRAccHiAddress	0x487
#define LCNPHY_IQQPWRAccLoAddress	0x488
#define LCNPHY_ADCIAcc_15_0	0x489
#define LCNPHY_ADCQAcc_15_0	0x490
#define LCNPHY_iqAccDone	0x491
#define LCNPHY_ADCIAcc_31_16	0x492
#define LCNPHY_scramstateAddr	0x493
#define LCNPHY_txholdoffaddr	0x494
#define LCNPHY_pktgainvalAddr	0x495
#define LCNPHY_trnoffsetAddr	0x498
#define LCNPHY_TxPwrCtrlIdleTssi1	0x49a
#define LCNPHY_SamplecollectwaitAddr	0x49b
#define LCNPHY_AphyControlAddr	0x49c
#define LCNPHY_NumPassThroughAddr	0x49d
#define LCNPHY_RxCompcoeff	0x49e
#define LCNPHY_SampleplayCnt	0x4a0
#define LCNPHY_SampplayBufControl	0x4a1
#define LCNPHY_TxPwrCtrlNum_temp	0x4a2
#define LCNPHY_ADCQAcc_31_16	0x4a3
#define LCNPHY_TxPwrCtrlCmd	0x4a4
#define LCNPHY_TxPwrCtrlNnum	0x4a5
#define LCNPHY_TxPwrCtrlIdleTssi	0x4a6
#define LCNPHY_TxPwrCtrlTargetPwr	0x4a7
#define LCNPHY_TxPwrCtrlDeltaPwrLimit	0x4a8
#define LCNPHY_TxPwrCtrlBaseIndex	0x4a9
#define LCNPHY_TxPwrCtrlPwrIndex	0x4aa
#define LCNPHY_TxPwrCtrlStatus	0x4ab
#define LCNPHY_lprfsignallut	0x4ac
#define LCNPHY_RxRadioControlFltrState	0x4ad
#define LCNPHY_RxRadioControl	0x4ae
#define LCNPHY_TxPwrCtrlBaseIndex1	0x4af
#define LCNPHY_rfoverride2	0x4b0
#define LCNPHY_rfoverride2val	0x4b1
#define LCNPHY_psctrlovrval0	0x4b2
#define LCNPHY_psctrlovrval1	0x4b3
#define LCNPHY_psctrlovrval2	0x4b4
#define LCNPHY_txgainctrlovrval0	0x4b5
#define LCNPHY_rxgainctrl0ovrval	0x4b6
#define LCNPHY_rxlnaandgainctrl1ovrval	0x4b7
#define LCNPHY_crsidletimeOutReg	0x4b9
#define LCNPHY_mrcNoiseReduction	0x4ba
#define LCNPHY_TRLookup3	0x4bb
#define LCNPHY_TRLookup4	0x4bc
#define LCNPHY_RadarFifoStatus	0x4bd
#define LCNPHY_gpioOutEn	0x4be
#define LCNPHY_gpioSel	0x4bf
#define LCNPHY_gpioOut	0x4c0
#define LCNPHY_TxPwrCtrlRangeCmd	0x4d0
#define LCNPHY_TxPwrCtrlPwrRange2	0x4d1
#define LCNPHY_TxPwrCtrlPwrMinMaxVal2	0x4d2
#define LCNPHY_TxPwrCtrlPwrMinMaxVal	0x4d3
#define LCNPHY_TxPwrCtrlRfCtrlOverride0	0x4d7
#define LCNPHY_TxPwrCtrlRfCtrlOverride1	0x4d8
#define LCNPHY_TxPwrCtrlRfCtrl0	0x4d9
#define LCNPHY_TxPwrCtrlRfCtrl1	0x4da
#define LCNPHY_TxPwrCtrlRfCtrl2	0x4db
#define LCNPHY_TxPwrCtrlRfCtrl3	0x4dc
#define LCNPHY_radioCtrl	0x4de
#define LCNPHY_gainidxoffset	0x4df
#define LCNPHY_auxgainidxoffset	0x4e0
#define LCNPHY_extlnagainvalue0	0x4e1
#define LCNPHY_slna_tbl_sel	0x4e1
#define LCNPHY_swctrlconfig   0x4e2
#define LCNPHY_lnaputable	0x4e3
#define LCNPHY_nftrAdj	0x4e4
#define LCNPHY_RFinputOverride	0x4e5
#define LCNPHY_RFinputOverrideVal	0x4e6
#define LCNPHY_afe_ddfs	0x4e7
#define LCNPHY_afe_ddfs_pointer_init	0x4e8
#define LCNPHY_afe_ddfs_incr_init	0x4e9
#define LCNPHY_lpfbwlutreg0	0x4ea
#define LCNPHY_lpfbwlutreg1	0x4eb
#define LCNPHY_slnanoisetblreg0	0x4ec
#define LCNPHY_slnanoisetblreg1	0x4ed
#define LCNPHY_slnanoisetblreg2	0x4ef
#define LCNPHY_extslnactrl0	0x4f0
#define LCNPHY_extslnactrl1	0x4f1	/* 4336 */
#define LCNPHY_lpfgainlutreg 0x4f1	/* 4330/43362 */
#define LCNPHY_lpfofdmhtlutreg	0x4f2
#define LCNPHY_extstxctrl1	0x4f3
#define LCNPHY_extstxctrl2	0x4f4
#define LCNPHY_extstxctrl3	0x4f5
#define LCNPHY_extstxctrl4	0x4f6
#define LCNPHY_extstxctrl5	0x4f7
#define LCNPHY_extstxctrl6	0x4f8
#define LCNPHY_rfoverride3	0x4f9
#define LCNPHY_rfoverride3_val	0x4fa
#define LCNPHY_txgainctrlovrval1	0x4fb
#define LCNPHY_stxtxgainctrlovrval0	0x4fc
#define LCNPHY_stxtxgainctrlovrval1	0x4fd
#define LCNPHY_clipCtrThreshLowGainEx	0x4fe
#define LCNPHY_gainMismatchMedGainEx	0x4ff
#define LCNPHY_veryLowGainEx	0x500
#define LCNPHY_NfxOverride	0x501
#define LCNPHY_radioctrlgpiodbg	0x502
#define LCNPHY_auxadcCtrl	0x503
#define LCNPHY_rssiwaittime	0x504
#define LCNPHY_NumrssiSamples	0x505
#define LCNPHY_radioTRCtrl	0x50a
#define LCNPHY_clbcbgCtrl	0x50b
#define LCNPHY_TempSenseCorrection	0x50c
#define LCNPHY_TxPwrCtrlStatus1	0x50d
#define LCNPHY_radioTRCtrlCrs1	0x50e
#define LCNPHY_radioTRCtrlCrs2	0x50f
#define LCNPHY_radioTRCtrlCrs3	0x510
#define LCNPHY_radioAuxTblCtrl	0x511
#define LCNPHY_TempSenseCorrection1	0x512
#define LCNPHY_diggainOffset	0x513
#define LCNPHY_RadioRegWriteData0	0x514
#define LCNPHY_RadioRegWriteData1	0x515
#define LCNPHY_RadioRegWriteData2	0x516
#define LCNPHY_RadioRegWriteData3	0x517
#define LCNPHY_RadioRegWriteData4	0x518
#define LCNPHY_RadioRegWriteData5	0x519
#define LCNPHY_RadioRegWriteData6	0x51a
#define LCNPHY_RadioRegWriteData7	0x51b
#define LCNPHY_RadioRegWriteData8	0x51c
#define LCNPHY_RadioRegWriteData9	0x51d
#define LCNPHY_RadioRegWriteData10	0x51e
#define LCNPHY_RadioRegWriteData11	0x51f
#define LCNPHY_RadioRegWriteAdd0	0x520
#define LCNPHY_RadioRegWriteAdd1	0x521
#define LCNPHY_RadioRegWriteAdd2	0x522
#define LCNPHY_RadioRegWriteAdd3	0x523
#define LCNPHY_RadioRegWriteAdd4	0x524
#define LCNPHY_PapdDupLutCtrl	0x525
#define LCNPHY_TxPwrCtrlOffset0	0x526
#define LCNPHY_TxPwrCtrlOffset1	0x527
#define LCNPHY_ofdmDetCond1Thresh	0x540
#define LCNPHY_DCOffsetTransient2	0x541
#define LCNPHY_ClipCtrDefThresh	0x542
#define LCNPHY_phaseshiftControl2	0x544
#define LCNPHY_crsTimingCtrl	0x545
#define LCNPHY_mfParam	0x546
#define LCNPHY_mfAcPwrMult40L	0x549
#define LCNPHY_gainBackOffVal	0x54b
#define LCNPHY_lpParam1	0x54c
#define LCNPHY_lpParam2	0x54d
#define LCNPHY_crsMiscCtrl0	0x54e
#define LCNPHY_aciThreshVal	0x54f
#define LCNPHY_nfSubtractVal	0x550
#define LCNPHY_crsMiscCtrl1	0x551
#define LCNPHY_lnsrOfParam1	0x552
#define LCNPHY_lnsrOfParam2	0x553
#define LCNPHY_lnsrOfParam3	0x554
#define LCNPHY_triggerConfiguration	0x555
#define LCNPHY_gpioTriggerConfig	0x556
#define LCNPHY_gpioDlyConfig	0x557
#define LCNPHY_crsMiscParams	0x558
#define LCNPHY_crsDebugReg1	0x559
#define LCNPHY_crsMiscCtrl2	0x55a
#define LCNPHY_crsDetFailCtr	0x55b
#define LCNPHY_crsSyncFailCtr	0x55c
#define LCNPHY_failCtrCtrl	0x55d
#define LCNPHY_failCtrGain	0x55e
#define LCNPHY_crsGainRespVal	0x55f
#define LCNPHY_dcBlockInit	0x560
#define LCNPHY_crsStConditions1	0x561
#define LCNPHY_crsStConditions2	0x562
#define LCNPHY_crsStConditions3	0x563
#define LCNPHY_crsStConditions4	0x564
#define LCNPHY_crsStTransitions	0x565
#define LCNPHY_abortCnt	0x566
#define LCNPHY_nomStTimeOutParams	0x567
#define LCNPHY_lnsrOfParam4	0x568
#define LCNPHY_dbg_samp_coll_ctrl	0x580
#define LCNPHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0	0x583
#define LCNPHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16	0x584
#define LCNPHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0	0x585
#define LCNPHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16	0x586
#define LCNPHY_dbg_samp_coll_mux_sel	0x588
#define LCNPHY_dbg_reset_sts	0x589
#define LCNPHY_force_adc_lsb_zero	0x58f
#define LCNPHY_dbg_samp_coll_ctrl2	0x590
#define LCNPHY_dbg_samp_coll_sts	0x591
#define LCNPHY_dbg_sts_wrap_cnt	0x592
#define LCNPHY_dbg_sts_spb_last_wr_add	0x593
#define LCNPHY_dbgcrs_state1	0x594
#define LCNPHY_dbgcrs_state1_old	0x595
#define LCNPHY_dbgcrs_state2	0x596
#define LCNPHY_dbgcrs_state2_old	0x597
#define LCNPHY_dbgclk2pt5phasecnt	0x598
#define LCNPHY_dbgclk2pt5phasecnt_old	0x599
#define LCNPHY_dbgdcstate_i0	0x59a
#define LCNPHY_dbgdcstate_i0_old	0x59b
#define LCNPHY_dbgdcstate_i1	0x59c
#define LCNPHY_dbgdcstate_i1_old	0x59d
#define LCNPHY_dbgdcstate_q0	0x59e
#define LCNPHY_dbgdcstate_q0_old	0x59f
#define LCNPHY_dbgdcstate_q1	0x5a0
#define LCNPHY_dbgdcstate_q1_old	0x5a1
#define LCNPHY_sslpnphy_gpio_sel	0x5a2
#define LCNPHY_sslpnphy_gpio_out_en_15_0	0x5a3
#define LCNPHY_sslpnphy_gpio_out_en_31_16	0x5a4
#define LCNPHY_sslpnphy_gpio_out_en_34_32	0x5a5
#define LCNPHY_sslpnphy_gpio_ctrl	0x5a6
#define LCNPHY_sslpnphy_gpio_out_34_1	0x5a7
#define LCNPHY_sslpnphy_gpio_out_33_18	0x5a8
#define LCNPHY_sslpnphy_gpio_out_17_2	0x5a9
#define LCNPHY_sslpnphy_gpio_test_reg_17_2	0x5aa
#define LCNPHY_sslpnphy_gpio_test_reg_33_18	0x5ab
#define LCNPHY_sslpnphy_gpio_test_reg_34_1	0x5ac
#define LCNPHY_cache_hit_count	0x5ad
#define LCNPHY_total_tb_count	0x5ae
#define LCNPHY_remainingBittb_cache_cnt	0x5af
#define LCNPHY_stMcDebugReg1	0x5b0
#define LCNPHY_stMcDebugReg2	0x5b1
#define LCNPHY_stMcDebugReg3	0x5b2
#define LCNPHY_stMcDebugReg4	0x5b3
#define LCNPHY_stMcDebugReg5	0x5b4
#define LCNPHY_stMcDebugReg6	0x5b5
#define LCNPHY_stMcDebugReg7	0x5b6
#define LCNPHY_stMcDebugReg8	0x5b7
#define LCNPHY_stMcDebugReg9	0x5b8
#define LCNPHY_stMcDebugReg10	0x5b9
#define LCNPHY_pktfsmdbg1	0x5bb
#define LCNPHY_pktfsmdbg2	0x5bc
#define LCNPHY_pktfsmdbg3	0x5bd
#define LCNPHY_pktfsmdbg4	0x5be
#define LCNPHY_pktfsmdbg5	0x5bf
#define LCNPHY_pktfsmdbg6	0x5c0
#define LCNPHY_pktfsmdbg7	0x5c1
#define LCNPHY_pktfsmdbg8	0x5c2
#define LCNPHY_pktfsmdbg9	0x5c3
#define LCNPHY_pktfsmdbg10	0x5c4
#define LCNPHY_pktfsmdbg11	0x5c5
#define LCNPHY_pktfsmdbg12	0x5c6
#define LCNPHY_pktfsmdbg13	0x5c7
#define LCNPHY_pktfsmdbg14	0x5c8
#define LCNPHY_pktfsmdbg15	0x5c9
#define LCNPHY_blankadcout	0x5ce
#define LCNPHY_gpio_data_ctrl	0x5cf
#define LCNPHY_iqlocalRadioRegAddr0		0x59a
#define LCNPHY_iqlocalRadioRegAdd1		0x59b
#define LCNPHY_iqlocalRadioRegAddr2		0x59c
#define LCNPHY_iqlocalRadioRegAdd3		0x59d
#define LCNPHY_NsyncscramInit0	0x600
#define LCNPHY_NsyncscramInit1	0x601
#define LCNPHY_initswizzlepattern	0x602
#define LCNPHY_SubCarrierSpacing	0x603
#define LCNPHY_TxMacDelay	0x604
#define LCNPHY_TxFrameDelay	0x605
#define LCNPHY_WwiseLengthIndex	0x606
#define LCNPHY_NsyncLengthIndex	0x607
#define LCNPHY_TxMacIfHoldOff	0x608
#define LCNPHY_TxServiceField	0x609
#define LCNPHY_TxRealFrameDelay	0x60a
#define LCNPHY_TxRifsFrameDelay	0x60b
#define LCNPHY_TxLongLengthErrTimeOut	0x60c
#define LCNPHY_txTailCountValue	0x62a
#define LCNPHY_SmpCntValFftLastPassStart	0x62b
#define LCNPHY_txClipBpsk	0x62c
#define LCNPHY_txClipQpsk	0x62d
#define LCNPHY_txClip16Qam	0x62e
#define LCNPHY_txClip64Qam	0x62f
#define LCNPHY_Core1TxControl	0x631
#define LCNPHY_BphyControl1	0x632
#define LCNPHY_BphyControl3	0x634
#define LCNPHY_BphyControl4	0x635
#define LCNPHY_BphyControl5	0x636
#define LCNPHY_TxPwrCtrlCmdNew	0x637
#define LCNPHY_TxPwrCtrlNnum1	0x638
#define LCNPHY_TxPwrCtrlAdjTssiMinMax	0x639
#define LCNPHY_TxPwrCtrlStatusNew1Ext	0x63a
#define LCNPHY_TxPwrCtrlStatusNew1	0x63b
#define LCNPHY_TxPwrCtrlStatusNew2	0x63c
#define LCNPHY_TxPwrCtrlStatusNew3	0x63d
#define LCNPHY_TxPwrCtrlStatusNew4	0x63e
#define LCNPHY_sampleCmd	0x63f
#define LCNPHY_sampleLoopCount	0x640
#define LCNPHY_sampleInitWaitCount	0x641
#define LCNPHY_sampleDepthCount	0x642
#define LCNPHY_sampleTailWaitCount	0x643
#define LCNPHY_sampleStatus	0x644
#define LCNPHY_RxCompcoeffa0	0x645
#define LCNPHY_RxCompcoeffb0	0x646
#define LCNPHY_RxCompcoeffa1	0x647
#define LCNPHY_RxCompcoeffb1	0x648
#define LCNPHY_RxCompcoeffa2	0x649
#define LCNPHY_RxCompcoeffb2	0x64a
#define LCNPHY_RxIqCoeffCtrl	0x64b
#define LCNPHY_aphyDmd	0x64c
#define LCNPHY_phaseCorralpha0	0x64d
#define LCNPHY_phaseCorralpha1	0x64e
#define LCNPHY_phaseCorralpha2	0x64f
#define LCNPHY_phaseCorrbeta0	0x650
#define LCNPHY_phaseCorrbeta1	0x651
#define LCNPHY_phaseCorrbeta2	0x652
#define LCNPHY_allCarrierBaseCpeParams	0x653
#define LCNPHY_CpeDisableReg	0x654
#define LCNPHY_channelUpdateReg	0x655
#define LCNPHY_SgiprgReg	0x656
#define LCNPHY_ptcentreTs20	0x657
#define LCNPHY_ptcentreFactor	0x658
#define LCNPHY_viterbiprg1	0x659
#define LCNPHY_viterbiprg2	0x65a
#define LCNPHY_PassthroCtrl	0x65b
#define LCNPHY_PassthroDoneCtrl	0x65c
#define LCNPHY_RxStatusWord0	0x65d
#define LCNPHY_RxStatusWord1	0x65e
#define LCNPHY_RxStatusWord2	0x65f
#define LCNPHY_RxStatusWord3	0x660
#define LCNPHY_RxStatusLatchCtrl	0x661
#define LCNPHY_unsup_rate_en	0x662
#define LCNPHY_rifsSttimeout	0x663
#define LCNPHY_startRxFrameWait	0x664
#define LCNPHY_headerLegacy0	0x665
#define LCNPHY_headerLegacy1	0x666
#define LCNPHY_headerHT0	0x667
#define LCNPHY_headerHT1	0x668
#define LCNPHY_headerHT2	0x669
#define LCNPHY_crs2demod1	0x66a
#define LCNPHY_crs2demod2	0x66b
#define LCNPHY_state_count	0x66c
#define LCNPHY_diffOuttoDebugReg	0x66d
#define LCNPHY_logchPowAccOut	0x66e
#define LCNPHY_errAccOut	0x66f
#define LCNPHY_papd_dbm_offset	0x670
#define LCNPHY_papd_tx_analog_gain_ref	0x671
#define LCNPHY_papd_tx_temp_comp	0x672
#define LCNPHY_papd_track_pa_lut_begin	0x673
#define LCNPHY_papd_track_pa_lut_step	0x674
#define LCNPHY_papd_track_pa_lut_end	0x675
#define LCNPHY_papd_control	0x676
#define LCNPHY_papd_spb_rd_address	0x677
#define LCNPHY_papd_rx_temp_comp_dbm	0x678
#define LCNPHY_papd_rx_gain_comp_dbm	0x679
#define LCNPHY_papd_variable_delay	0x67a
#define LCNPHY_papd_bbmult_init	0x67b
#define LCNPHY_papd_bbmult_step	0x67c
#define LCNPHY_papd_bbmult_num_symbols	0x67d
#define LCNPHY_papd_track_num_symbols_count	0x67e
#define LCNPHY_papd_num_skip_count	0x67f
#define LCNPHY_papd_num_samples_count	0x680
#define LCNPHY_papd_sync_count	0x681
#define LCNPHY_papd_spb_num_vld_symbols_n_dly	0x687
#define LCNPHY_papd_sync_symbol_count	0x688
#define LCNPHY_papd_spb2papdin_dly	0x689
#define LCNPHY_papd_rx_sm_iqmm_gain_comp	0x68b
#define LCNPHY_papd_ofdm_dc_est	0x68c
#define LCNPHY_smoothenLut_max_thr	0x69d
#define LCNPHY_papd_loop_gain_ovr_cw_i	0x6a1
#define LCNPHY_papd_loop_gain_ovr_cw_q	0x6a2
#define LCNPHY_papd_control2	0x6a3
#define LCNPHY_papd_dcest_i_ovr	0x6a4
#define LCNPHY_papd_dcest_q_ovr	0x6a5
#define LCNPHY_papd_analog_gain_ovr_val	0x6a6
#define LCNPHY_papd_status	0x6a7
#define LCNPHY_papd_cw_sigma_yy_star_15_0	0x6b2
#define LCNPHY_papd_cw_sigma_yy_star_27_16	0x6b3
#define LCNPHY_papd_lut_index_updated_15_0	0x6b4
#define LCNPHY_papd_lut_index_updated_31_16	0x6b5
#define LCNPHY_papd_lut_index_updated_47_32	0x6b6
#define LCNPHY_papd_lut_index_updated_63_48	0x6b7
#define LCNPHY_papd_loop_gain_cw_i	0x6ba
#define LCNPHY_papd_loop_gain_cw_q	0x6bb
#define LCNPHY_papd_dcest_i	0x6bc
#define LCNPHY_papd_dcest_q	0x6bd
#define LCNPHY_papd_tx_lut_index_raw_31_16	0x6c2
#define LCNPHY_papd_tx_lut_index_raw_15_0	0x6c3
#define LCNPHY_papd_rx_cw_lut_index_raw_31_16	0x6c4
#define LCNPHY_papd_rx_cw_lut_index_raw_15_0	0x6c5
#define LCNPHY_papd_cw_corr_norm	0x6c8
#define LCNPHY_papd_blanking_control	0x6c9
#define LCNPHY_papd_dc_window	0x6ca
#define LCNPHY_papd_pa_off_control_1	0x6cb
#define LCNPHY_papd_only_loop_gain	0x6cc
#define LCNPHY_papd_pa_off_control_2	0x6cd
#define LCNPHY_papd_switch_lut	0x6ce
#define LCNPHY_adc_2x	0x6d0
#define LCNPHY_rxfe	0x6d1
#define LCNPHY_adcsync	0x6d2
#define LCNPHY_sslpnCtrl0	0x6d3
#define LCNPHY_sslpnCtrl1	0x6d4
#define LCNPHY_sslpnCtrl2	0x6d5
#define LCNPHY_sslpnCtrl3	0x6d6
#define LCNPHY_sslpnCtrl4	0x6d7
#define LCNPHY_sslpnDmdClkEnCtrl	0x6d8
#define LCNPHY_sslpnFftIoClkEnCtrl	0x6d9
#define LCNPHY_sslpnCalibClkEnCtrl	0x6da
#define LCNPHY_sslpnRxFeClkEnCtrl	0x6db
#define LCNPHY_sslpnAuxAdcCtrl	0x6dc
#define LCNPHY_sslpnAdcCtrl	0x6dd
#define LCNPHY_singlebit_bundle_fix	0x6de
#define LCNPHY_masterTglCtrl	0x6e0
#define LCNPHY_BphyMuxCtrl	0x775
#define LCNPHY_PktDoneCtrl	0x776
#define LCNPHY_rifs30dbreg1	0x77a
#define LCNPHY_rifs30dbreg2	0x77b
#define LCNPHY_rifs30dbreg3	0x77c
#define LCNPHY_gmShiftReg	0x780
#define LCNPHY_gmShiftReg_40	0x781
#define LCNPHY_detcondbypass	0x782
#define LCNPHY_edlogic20u	0x785
#define LCNPHY_edthresh20ul	0x787
#define LCNPHY_eddisable20ul	0x788
#define LCNPHY_radioCtrl_40mhz	0x7c1
#define LCNPHY_htAgcBkOff_40	0x7c2
#define LCNPHY_htAgcBkOff	0x7c3
#define LCNPHY_sgiWin_20	0x7c4
#define LCNPHY_sgiGain1_20	0x7c5
#define LCNPHY_sgiGain2_20	0x7c6
#define LCNPHY_rate_mrc_reg_20	0x7d1
#define LCNPHY_twentyULDebug	0x7d2
#define LCNPHY_fixedGainReg1	0x7d3
#define LCNPHY_fixedGainReg2	0x7d4
#define LCNPHY_bphyacireg	0x7d5
#define LCNPHY_diversityReg	0x7d6
#define LCNPHY_txTailCountValue40MHZ	0x800
#define LCNPHY_BphyControl6	0x801
#define LCNPHY_rifstimeout40mhz1Sym	0x803
#define LCNPHY_rifstimeout40mhzBw	0x804
#define LCNPHY_pktfsmctrl	0x805
#define LCNPHY_ed_timeoutValue_2	0x806
#define LCNPHY_papd_control3	0x820
#define LCNPHY_rxmacifAbrtCtrl1	0x821
#define LCNPHY_rxmacifAbrtHdr3_1	0x822
#define LCNPHY_rxmacifAbrtHdr3_2	0x823
#define LCNPHY_rxmacifAbrtHdr6_1	0x824
#define LCNPHY_rxmacifAbrtHdr6_2	0x825
#define LCNPHY_rxmacifAbrtHdr6_3	0x826
#define LCNPHY_rxmacifStat_1	0x827
#define LCNPHY_rxmacifStat_2	0x828
#define LCNPHY_rxmacifStat_3	0x829
#define LCNPHY_rxmacifStat_4	0x830
#define LCNPHY_headerDoneSampleCount	0x831
#define LCNPHY_radarselect	0x832
#define LCNPHY_sslpnphy40mhzClkCtrl	0x850
#define LCNPHY_ht_tap0_i	0x861
#define LCNPHY_ht_tap1_i	0x862
#define LCNPHY_ht_tap2_i	0x863
#define LCNPHY_ht_tap3_i	0x864
#define LCNPHY_ht_tap4_i	0x865
#define LCNPHY_ht_tap0_q	0x866
#define LCNPHY_ht_tap1_q	0x867
#define LCNPHY_ht_tap2_q	0x868
#define LCNPHY_ht_tap3_q	0x869
#define LCNPHY_ht_tap4_q	0x86a
#define LCNPHY_txfiltctrl	0x86b
#define LCNPHY_txfefilterconfig	0x86c
#define LCNPHY_txfefilterctrl	0x86d
#define LCNPHY_sslpnphy40_gpio_out_en_19_16	0x86e
#define LCNPHY_sslpnphy40_gpio_cfg	0x86f
#define LCNPHY_sslpnphy40_soft_reset	0x87a
#define LCNPHY_TxPwrCtrlStatusNew5	0x880
#define LCNPHY_statusWaitCtrl	0x881
#define LCNPHY_sslpnHaltCtrl	0x890
#define LCNPHY_txfilt20CoeffStg0A1	0x900
#define LCNPHY_txfilt20CoeffStg0A2	0x901
#define LCNPHY_txfilt20CoeffStg1A1	0x902
#define LCNPHY_txfilt20CoeffStg1A2	0x903
#define LCNPHY_txfilt20CoeffStg2A1	0x904
#define LCNPHY_txfilt20CoeffStg2A2	0x905
#define LCNPHY_txfilt20CoeffStg0B1	0x906
#define LCNPHY_txfilt20CoeffStg0B2	0x907
#define LCNPHY_txfilt20CoeffStg0B3	0x908
#define LCNPHY_txfilt20CoeffStg1B1	0x909
#define LCNPHY_txfilt20CoeffStg1B2	0x90a
#define LCNPHY_txfilt20CoeffStg1B3	0x90b
#define LCNPHY_txfilt20CoeffStg2B1	0x90c
#define LCNPHY_txfilt20CoeffStg2B2	0x90d
#define LCNPHY_txfilt20CoeffStg2B3	0x90e
#define LCNPHY_txfilt20Stg1Shft	0x90f
#define LCNPHY_ccktxfilt20Stg1Shft	0x910
#define LCNPHY_txfilt20CoeffStg0_leftshift 0x911
#define LCNPHY_ccktxfilt20CoeffStg0_leftshift 0x912
#define LCNPHY_ccktxfilt20CoeffStg0A1	0x91e
#define LCNPHY_ccktxfilt20CoeffStg0A2	0x91f
#define LCNPHY_ccktxfilt20CoeffStg1A1	0x920
#define LCNPHY_ccktxfilt20CoeffStg1A2	0x921
#define LCNPHY_ccktxfilt20CoeffStg2A1	0x922
#define LCNPHY_ccktxfilt20CoeffStg2A2	0x923
#define LCNPHY_ccktxfilt20CoeffStg0B1	0x924
#define LCNPHY_ccktxfilt20CoeffStg0B2	0x925
#define LCNPHY_ccktxfilt20CoeffStg0B3	0x926
#define LCNPHY_ccktxfilt20CoeffStg1B1	0x927
#define LCNPHY_ccktxfilt20CoeffStg1B2	0x928
#define LCNPHY_ccktxfilt20CoeffStg1B3	0x929
#define LCNPHY_ccktxfilt20CoeffStg2B1	0x930
#define LCNPHY_ccktxfilt20CoeffStg2B2	0x931
#define LCNPHY_ccktxfilt20CoeffStg2B3	0x932
#define LCNPHY_lpf_rccal_tbl_1	0x933
#define LCNPHY_lpf_rccal_tbl_2	0x934
#define LCNPHY_lpf_rccal_tbl_3	0x935
#define LCNPHY_lpf_rccal_tbl_4	0x936
#define LCNPHY_lpf_rccal_tbl_5	0x937
#define LCNPHY_rfoverride4	0x938
#define LCNPHY_rfoverride4val	0x939
#define LCNPHY_lprfsignallut2	0x93a
#define LCNPHY_spur_canceller1	0x93b
#define LCNPHY_spur_canceller2	0x93c
#define LCNPHY_iqloCalGainThreshD2	0x93d
#define LCNPHY_IQCaldbg0	0x93e
#define LCNPHY_IQCaldbg1	0x93f
#define LCNPHY_IQCaldbg2	0x940
#define LCNPHY_DfeLmsTraining	0x941
#define LCNPHY_lcnphy_clk_muxsel1	0x942
#define LCNPHY_lcnphy_clk_muxsel2	0x943
#define LCNPHY_lcnphy_rssi	0x944
#define LCNPHY_Bphycntctrl	0x945
#define LCNPHY_iq_coeff_a_cck	0x946
#define LCNPHY_iq_coeff_b_cck	0x947
#define LCNPHY_dlo_coeff_di_cck	0x948
#define LCNPHY_dlo_coeff_dq_cck	0x949
#define LCNPHY_lcnphy_clk_muxsel3	0x94a
#define LCNPHY_iq_coeff_a_ofdm	0x950
#define LCNPHY_iq_coeff_b_ofdm	0x951
#define LCNPHY_dlo_coeff_di_ofdm	0x952
#define LCNPHY_dlo_coeff_dq_ofdm	0x953
#define LCNPHY_iq_coeff_a_ht	0x954
#define LCNPHY_iq_coeff_b_ht	0x955
#define LCNPHY_dlo_coeff_di_ht	0x956
#define LCNPHY_dlo_coeff_dq_ht	0x957

/* Bits in LCNPHY_BphyVersion */
#define LCNPHY_BphyVersion_analogType_SHIFT	12
#define LCNPHY_BphyVersion_analogType_MASK	(0xf << LCNPHY_BphyVersion_analogType_SHIFT)
#define LCNPHY_BphyVersion_phyType_SHIFT	8
#define LCNPHY_BphyVersion_phyType_MASK	(0xf << LCNPHY_BphyVersion_phyType_SHIFT)
#define LCNPHY_BphyVersion_version_SHIFT	0
#define LCNPHY_BphyVersion_version_MASK	(0xf << LCNPHY_BphyVersion_version_SHIFT)

/* Bits in LCNPHY_bphyBBConfig */
#define LCNPHY_bphyBBConfig_fortyMhzCore_SHIFT	0
#define LCNPHY_bphyBBConfig_fortyMhzCore_MASK	(0x1 << LCNPHY_bphyBBConfig_fortyMhzCore_SHIFT)
#define LCNPHY_bphyBBConfig_SleepControl_SHIFT	3
#define LCNPHY_bphyBBConfig_SleepControl_MASK	(0x7 << LCNPHY_bphyBBConfig_SleepControl_SHIFT)
#define LCNPHY_bphyBBConfig_PassBadFrames_SHIFT	6
#define LCNPHY_bphyBBConfig_PassBadFrames_MASK	(0x1 << LCNPHY_bphyBBConfig_PassBadFrames_SHIFT)
#define LCNPHY_bphyBBConfig_AntDiv_SHIFT	7
#define LCNPHY_bphyBBConfig_AntDiv_MASK	(0x3 << LCNPHY_bphyBBConfig_AntDiv_SHIFT)
#define LCNPHY_bphyBBConfig_SFDFree_SHIFT	9
#define LCNPHY_bphyBBConfig_SFDFree_MASK	(0x1 << LCNPHY_bphyBBConfig_SFDFree_SHIFT)
#define LCNPHY_bphyBBConfig_Darwin_SHIFT	12
#define LCNPHY_bphyBBConfig_Darwin_MASK	(0x1 << LCNPHY_bphyBBConfig_Darwin_SHIFT)
#define LCNPHY_bphyBBConfig_UseMtxParity_SHIFT	13
#define LCNPHY_bphyBBConfig_UseMtxParity_MASK	(0x1 << LCNPHY_bphyBBConfig_UseMtxParity_SHIFT)
#define LCNPHY_bphyBBConfig_resetCCA_SHIFT	14
#define LCNPHY_bphyBBConfig_resetCCA_MASK	(0x1 << LCNPHY_bphyBBConfig_resetCCA_SHIFT)
#define LCNPHY_bphyBBConfig_MacResetRX_SHIFT	15
#define LCNPHY_bphyBBConfig_MacResetRX_MASK	(0x1 << LCNPHY_bphyBBConfig_MacResetRX_SHIFT)

/* Bits in LCNPHY_bphyRxStatus0 */
#define LCNPHY_bphyRxStatus0_rxstatus0_SHIFT	0
#define LCNPHY_bphyRxStatus0_rxstatus0_MASK	(0xffff << LCNPHY_bphyRxStatus0_rxstatus0_SHIFT)

/* Bits in LCNPHY_bphyRxStatus1 */
#define LCNPHY_bphyRxStatus1_rxstatus1_SHIFT	0
#define LCNPHY_bphyRxStatus1_rxstatus1_MASK	(0xffff << LCNPHY_bphyRxStatus1_rxstatus1_SHIFT)

/* Bits in LCNPHY_bphyTxError */
#define LCNPHY_bphyTxError_pbccSelected_SHIFT	0
#define LCNPHY_bphyTxError_pbccSelected_MASK	(0x1 << LCNPHY_bphyTxError_pbccSelected_SHIFT)
#define LCNPHY_bphyTxError_InvalidHdr_SHIFT	1
#define LCNPHY_bphyTxError_InvalidHdr_MASK	(0x1 << LCNPHY_bphyTxError_InvalidHdr_SHIFT)
#define LCNPHY_bphyTxError_InvalidRate_SHIFT	2
#define LCNPHY_bphyTxError_InvalidRate_MASK	(0x1 << LCNPHY_bphyTxError_InvalidRate_SHIFT)
#define LCNPHY_bphyTxError_LengthLong_SHIFT	3
#define LCNPHY_bphyTxError_LengthLong_MASK	(0x1 << LCNPHY_bphyTxError_LengthLong_SHIFT)
#define LCNPHY_bphyTxError_LengthShort_SHIFT	4
#define LCNPHY_bphyTxError_LengthShort_MASK	(0x1 << LCNPHY_bphyTxError_LengthShort_SHIFT)
#define LCNPHY_bphyTxError_SendFrameErr_SHIFT	5
#define LCNPHY_bphyTxError_SendFrameErr_MASK	(0x1 << LCNPHY_bphyTxError_SendFrameErr_SHIFT)

/* Bits in LCNPHY_bphyworkAround */
#define LCNPHY_bphyworkAround_workAroundCtrl_SHIFT	0
#define LCNPHY_bphyworkAround_workAroundCtrl_MASK	(0xffff << LCNPHY_bphyworkAround_workAroundCtrl_SHIFT)

/* Bits in LCNPHY_bphyTest */
#define LCNPHY_bphyTest_testMode_SHIFT	0
#define LCNPHY_bphyTest_testMode_MASK	(0x7f << LCNPHY_bphyTest_testMode_SHIFT)
#define LCNPHY_bphyTest_loopback_SHIFT	7
#define LCNPHY_bphyTest_loopback_MASK	(0x1 << LCNPHY_bphyTest_loopback_SHIFT)
#define LCNPHY_bphyTest_dcComp_SHIFT	8
#define LCNPHY_bphyTest_dcComp_MASK	(0x1 << LCNPHY_bphyTest_dcComp_SHIFT)
#define LCNPHY_bphyTest_TestCarrSup_SHIFT	9
#define LCNPHY_bphyTest_TestCarrSup_MASK	(0x1 << LCNPHY_bphyTest_TestCarrSup_SHIFT)
#define LCNPHY_bphyTest_TestUnscram_SHIFT	10
#define LCNPHY_bphyTest_TestUnscram_MASK	(0x1 << LCNPHY_bphyTest_TestUnscram_SHIFT)
#define LCNPHY_bphyTest_FiltSel2_SHIFT	11
#define LCNPHY_bphyTest_FiltSel2_MASK	(0x1 << LCNPHY_bphyTest_FiltSel2_SHIFT)
#define LCNPHY_bphyTest_SwapIQ_SHIFT	14
#define LCNPHY_bphyTest_SwapIQ_MASK	(0x1 << LCNPHY_bphyTest_SwapIQ_SHIFT)

/* Bits in LCNPHY_PARampTxTimeout */
#define LCNPHY_PARampTxTimeout_PADownTime_SHIFT	0
#define LCNPHY_PARampTxTimeout_PADownTime_MASK	(0xff << LCNPHY_PARampTxTimeout_PADownTime_SHIFT)
#define LCNPHY_PARampTxTimeout_TxPuDownTime_SHIFT	8
#define LCNPHY_PARampTxTimeout_TxPuDownTime_MASK	(0xff << LCNPHY_PARampTxTimeout_TxPuDownTime_SHIFT)

/* Bits in LCNPHY_RFSynthDCTimer */
#define LCNPHY_RFSynthDCTimer_timeout_SHIFT	0
#define LCNPHY_RFSynthDCTimer_timeout_MASK	(0xffff << LCNPHY_RFSynthDCTimer_timeout_SHIFT)

/* Bits in LCNPHY_PARampTxTimein */
#define LCNPHY_PARampTxTimein_PAUpTime_SHIFT	0
#define LCNPHY_PARampTxTimein_PAUpTime_MASK	(0xff << LCNPHY_PARampTxTimein_PAUpTime_SHIFT)
#define LCNPHY_PARampTxTimein_TxPuUpTime_SHIFT	8
#define LCNPHY_PARampTxTimein_TxPuUpTime_MASK	(0xff << LCNPHY_PARampTxTimein_TxPuUpTime_SHIFT)

/* Bits in LCNPHY_RxFiltTimein */
#define LCNPHY_RxFiltTimein_FilterUpTime_SHIFT	0
#define LCNPHY_RxFiltTimein_FilterUpTime_MASK	(0xff << LCNPHY_RxFiltTimein_FilterUpTime_SHIFT)
#define LCNPHY_RxFiltTimein_RxPuUpTime_SHIFT	8
#define LCNPHY_RxFiltTimein_RxPuUpTime_MASK	(0xff << LCNPHY_RxFiltTimein_RxPuUpTime_SHIFT)

/* Bits in LCNPHY_PLLCoeff */
#define LCNPHY_PLLCoeff_C2_SHIFT	0
#define LCNPHY_PLLCoeff_C2_MASK	(0xff << LCNPHY_PLLCoeff_C2_SHIFT)
#define LCNPHY_PLLCoeff_C1_SHIFT	8
#define LCNPHY_PLLCoeff_C1_MASK	(0xff << LCNPHY_PLLCoeff_C1_SHIFT)

/* Bits in LCNPHY_PllOut */
#define LCNPHY_PllOut_pllOut_SHIFT	0
#define LCNPHY_PllOut_pllOut_MASK	(0xfff << LCNPHY_PllOut_pllOut_SHIFT)

/* Bits in LCNPHY_JSSI */
#define LCNPHY_JSSI_JSSI_SHIFT	0
#define LCNPHY_JSSI_JSSI_MASK	(0xff << LCNPHY_JSSI_JSSI_SHIFT)

/* Bits in LCNPHY_SyncPeakCnt */
#define LCNPHY_SyncPeakCnt_MaxPeakCntM1_SHIFT	0
#define LCNPHY_SyncPeakCnt_MaxPeakCntM1_MASK	(0x7 << LCNPHY_SyncPeakCnt_MaxPeakCntM1_SHIFT)
#define LCNPHY_SyncPeakCnt_Kthresh_SHIFT	3
#define LCNPHY_SyncPeakCnt_Kthresh_MASK	(0xff << LCNPHY_SyncPeakCnt_Kthresh_SHIFT)

/* Bits in LCNPHY_SyncFreq */
#define LCNPHY_SyncFreq_FreqOffset_SHIFT	0
#define LCNPHY_SyncFreq_FreqOffset_MASK	(0xfff << LCNPHY_SyncFreq_FreqOffset_SHIFT)

/* Bits in LCNPHY_PeakEnergyL */
#define LCNPHY_PeakEnergyL_minAvgIQPwr_SHIFT	0
#define LCNPHY_PeakEnergyL_minAvgIQPwr_MASK	(0xffff << LCNPHY_PeakEnergyL_minAvgIQPwr_SHIFT)

/* Bits in LCNPHY_PeakEnergyH */
#define LCNPHY_PeakEnergyH_minAvgIQPwr_SHIFT	0
#define LCNPHY_PeakEnergyH_minAvgIQPwr_MASK	(0x1f << LCNPHY_PeakEnergyH_minAvgIQPwr_SHIFT)

/* Bits in LCNPHY_SyncControl */
#define LCNPHY_SyncControl_WarmupDurationM1_SHIFT	0
#define LCNPHY_SyncControl_WarmupDurationM1_MASK	(0x7f << LCNPHY_SyncControl_WarmupDurationM1_SHIFT)
#define LCNPHY_SyncControl_ToggleCutoff_SHIFT	7
#define LCNPHY_SyncControl_ToggleCutoff_MASK	(0x1 << LCNPHY_SyncControl_ToggleCutoff_SHIFT)
#define LCNPHY_SyncControl_AngleStartPoint_SHIFT	8
#define LCNPHY_SyncControl_AngleStartPoint_MASK	(0x1f << LCNPHY_SyncControl_AngleStartPoint_SHIFT)

/* Bits in LCNPHY_DsssStep */
#define LCNPHY_DsssStep_LMSStep_SHIFT	0
#define LCNPHY_DsssStep_LMSStep_MASK	(0xfff << LCNPHY_DsssStep_LMSStep_SHIFT)

/* Bits in LCNPHY_DsssWarmup */
#define LCNPHY_DsssWarmup_WarmupDurationM1_SHIFT	0
#define LCNPHY_DsssWarmup_WarmupDurationM1_MASK	(0xff << LCNPHY_DsssWarmup_WarmupDurationM1_SHIFT)

/* Bits in LCNPHY_SfdDetectBlockTIme */
#define LCNPHY_SfdDetectBlockTIme_BlockTime_SHIFT	0
#define LCNPHY_SfdDetectBlockTIme_BlockTime_MASK	(0x3f << LCNPHY_SfdDetectBlockTIme_BlockTime_SHIFT)

/* Bits in LCNPHY_SFDTimeOut */
#define LCNPHY_SFDTimeOut_short_SHIFT	8
#define LCNPHY_SFDTimeOut_short_MASK	(0xff << LCNPHY_SFDTimeOut_short_SHIFT)
#define LCNPHY_SFDTimeOut_long_SHIFT	0
#define LCNPHY_SFDTimeOut_long_MASK	(0xff << LCNPHY_SFDTimeOut_long_SHIFT)

/* Bits in LCNPHY_SFDControl */
#define LCNPHY_SFDControl_UseLongTimeout_SHIFT	0
#define LCNPHY_SFDControl_UseLongTimeout_MASK	(0x1 << LCNPHY_SFDControl_UseLongTimeout_SHIFT)

/* Bits in LCNPHY_rxDebug */
#define LCNPHY_rxDebug_SfdDetectBitCnt_SHIFT	0
#define LCNPHY_rxDebug_SfdDetectBitCnt_MASK	(0xff << LCNPHY_rxDebug_SfdDetectBitCnt_SHIFT)
#define LCNPHY_rxDebug_MainRxSmState_SHIFT	8
#define LCNPHY_rxDebug_MainRxSmState_MASK	(0x7 << LCNPHY_rxDebug_MainRxSmState_SHIFT)

/* Bits in LCNPHY_RxDelayComp */
#define LCNPHY_RxDelayComp_DelayComp_SHIFT	0
#define LCNPHY_RxDelayComp_DelayComp_MASK	(0xff << LCNPHY_RxDelayComp_DelayComp_SHIFT)

/* Bits in LCNPHY_CRSDropoutTimeout */
#define LCNPHY_CRSDropoutTimeout_Timeout_SHIFT	0
#define LCNPHY_CRSDropoutTimeout_Timeout_MASK	(0xffff << LCNPHY_CRSDropoutTimeout_Timeout_SHIFT)

/* Bits in LCNPHY_PseudoShortTimeout */
#define LCNPHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT	0
#define LCNPHY_PseudoShortTimeout_ShortSFDNZeros_MASK	(0xf << LCNPHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT)

/* Bits in LCNPHY_PR3931 */
#define LCNPHY_PR3931_PR3931Val_SHIFT	0
#define LCNPHY_PR3931_PR3931Val_MASK	(0xf << LCNPHY_PR3931_PR3931Val_SHIFT)

/* Bits in LCNPHY_DSSSCoeff1 */
#define LCNPHY_DSSSCoeff1_C1_SHIFT	0
#define LCNPHY_DSSSCoeff1_C1_MASK	(0x1ff << LCNPHY_DSSSCoeff1_C1_SHIFT)

/* Bits in LCNPHY_DSSSCoeff2 */
#define LCNPHY_DSSSCoeff2_C2_SHIFT	0
#define LCNPHY_DSSSCoeff2_C2_MASK	(0x1ff << LCNPHY_DSSSCoeff2_C2_SHIFT)

/* Bits in LCNPHY_CCKCoeff1 */
#define LCNPHY_CCKCoeff1_C1_SHIFT	0
#define LCNPHY_CCKCoeff1_C1_MASK	(0x1ff << LCNPHY_CCKCoeff1_C1_SHIFT)

/* Bits in LCNPHY_CCKCoeff2 */
#define LCNPHY_CCKCoeff2_C2_SHIFT	0
#define LCNPHY_CCKCoeff2_C2_MASK	(0x1ff << LCNPHY_CCKCoeff2_C2_SHIFT)

/* Bits in LCNPHY_TRCorr */
#define LCNPHY_TRCorr_TRCorr_SHIFT	0
#define LCNPHY_TRCorr_TRCorr_MASK	(0xff << LCNPHY_TRCorr_TRCorr_SHIFT)

/* Bits in LCNPHY_AngleScale */
#define LCNPHY_AngleScale_angleScale_SHIFT	0
#define LCNPHY_AngleScale_angleScale_MASK	(0x7f << LCNPHY_AngleScale_angleScale_SHIFT)

/* Bits in LCNPHY_OptionalModes2 */
#define LCNPHY_OptionalModes2_DCBlockMode_SHIFT	1
#define LCNPHY_OptionalModes2_DCBlockMode_MASK	(0x1 << LCNPHY_OptionalModes2_DCBlockMode_SHIFT)
#define LCNPHY_OptionalModes2_AlphaSel_SHIFT	2
#define LCNPHY_OptionalModes2_AlphaSel_MASK	(0x3 << LCNPHY_OptionalModes2_AlphaSel_SHIFT)

/* Bits in LCNPHY_CCKStartDelayLong */
#define LCNPHY_CCKStartDelayLong_StartDelayLong_SHIFT	0
#define LCNPHY_CCKStartDelayLong_StartDelayLong_MASK	(0xfff << LCNPHY_CCKStartDelayLong_StartDelayLong_SHIFT)

/* Bits in LCNPHY_CCKStartDelayShort */
#define LCNPHY_CCKStartDelayShort_StartDelayShort_SHIFT	0
#define LCNPHY_CCKStartDelayShort_StartDelayShort_MASK	(0xfff << LCNPHY_CCKStartDelayShort_StartDelayShort_SHIFT)

/* Bits in LCNPHY_OptionalModes */
#define LCNPHY_OptionalModes_WaitStateTime_SHIFT	0
#define LCNPHY_OptionalModes_WaitStateTime_MASK	(0x7f << LCNPHY_OptionalModes_WaitStateTime_SHIFT)
#define LCNPHY_OptionalModes_DcCmpEnSel_SHIFT	7
#define LCNPHY_OptionalModes_DcCmpEnSel_MASK	(0x1 << LCNPHY_OptionalModes_DcCmpEnSel_SHIFT)
#define LCNPHY_OptionalModes_LNA0_SHIFT	8
#define LCNPHY_OptionalModes_LNA0_MASK	(0x3 << LCNPHY_OptionalModes_LNA0_SHIFT)
#define LCNPHY_OptionalModes_LNA1_SHIFT	10
#define LCNPHY_OptionalModes_LNA1_MASK	(0x3 << LCNPHY_OptionalModes_LNA1_SHIFT)
#define LCNPHY_OptionalModes_MvgAvgEn_SHIFT	12
#define LCNPHY_OptionalModes_MvgAvgEn_MASK	(0x1 << LCNPHY_OptionalModes_MvgAvgEn_SHIFT)
#define LCNPHY_OptionalModes_CtrlRegDcRmEn_SHIFT	13
#define LCNPHY_OptionalModes_CtrlRegDcRmEn_MASK	(0x1 << LCNPHY_OptionalModes_CtrlRegDcRmEn_SHIFT)
#define LCNPHY_OptionalModes_Const_SHIFT	14
#define LCNPHY_OptionalModes_Const_MASK	(0x1 << LCNPHY_OptionalModes_Const_SHIFT)

/* Bits in LCNPHY_bphyRxStatus2 */
#define LCNPHY_bphyRxStatus2_rxstatus2_SHIFT	0
#define LCNPHY_bphyRxStatus2_rxstatus2_MASK	(0xffff << LCNPHY_bphyRxStatus2_rxstatus2_SHIFT)

/* Bits in LCNPHY_bphyRxStatus3 */
#define LCNPHY_bphyRxStatus3_rxstatus3_SHIFT	0
#define LCNPHY_bphyRxStatus3_rxstatus3_MASK	(0xffff << LCNPHY_bphyRxStatus3_rxstatus3_SHIFT)

/* Bits in LCNPHY_Lg2GainTblLNA8 */
#define LCNPHY_Lg2GainTblLNA8_LNA000_SHIFT	0
#define LCNPHY_Lg2GainTblLNA8_LNA000_MASK	(0xff << LCNPHY_Lg2GainTblLNA8_LNA000_SHIFT)
#define LCNPHY_Lg2GainTblLNA8_LNA001_SHIFT	8
#define LCNPHY_Lg2GainTblLNA8_LNA001_MASK	(0xff << LCNPHY_Lg2GainTblLNA8_LNA001_SHIFT)

/* Bits in LCNPHY_Lg2GainTblLNA28 */
#define LCNPHY_Lg2GainTblLNA28_LNA010_SHIFT	0
#define LCNPHY_Lg2GainTblLNA28_LNA010_MASK	(0xff << LCNPHY_Lg2GainTblLNA28_LNA010_SHIFT)
#define LCNPHY_Lg2GainTblLNA28_LNA011_SHIFT	8
#define LCNPHY_Lg2GainTblLNA28_LNA011_MASK	(0xff << LCNPHY_Lg2GainTblLNA28_LNA011_SHIFT)

/* Bits in LCNPHY_GainTblLNATrSw */
#define LCNPHY_GainTblLNATrSw_TrSw0_SHIFT	0
#define LCNPHY_GainTblLNATrSw_TrSw0_MASK	(0xff << LCNPHY_GainTblLNATrSw_TrSw0_SHIFT)
#define LCNPHY_GainTblLNATrSw_TrSw1_SHIFT	8
#define LCNPHY_GainTblLNATrSw_TrSw1_MASK	(0xff << LCNPHY_GainTblLNATrSw_TrSw1_SHIFT)

/* Bits in LCNPHY_PeakEnergy */
#define LCNPHY_PeakEnergy_Thresh_SHIFT	0
#define LCNPHY_PeakEnergy_Thresh_MASK	(0xff << LCNPHY_PeakEnergy_Thresh_SHIFT)
#define LCNPHY_PeakEnergy_Min_SHIFT	8
#define LCNPHY_PeakEnergy_Min_MASK	(0xff << LCNPHY_PeakEnergy_Min_SHIFT)

/* Bits in LCNPHY_lg2InitGain */
#define LCNPHY_lg2InitGain_InitGain_SHIFT	0
#define LCNPHY_lg2InitGain_InitGain_MASK	(0xff << LCNPHY_lg2InitGain_InitGain_SHIFT)
#define LCNPHY_lg2InitGain_adjMinPower_SHIFT	8
#define LCNPHY_lg2InitGain_adjMinPower_MASK	(0x1 << LCNPHY_lg2InitGain_adjMinPower_SHIFT)
#define LCNPHY_lg2InitGain_BlankingEn_SHIFT	9
#define LCNPHY_lg2InitGain_BlankingEn_MASK	(0x1 << LCNPHY_lg2InitGain_BlankingEn_SHIFT)

/* Bits in LCNPHY_BlankCountLnaPga */
#define LCNPHY_BlankCountLnaPga_PGA_SHIFT	0
#define LCNPHY_BlankCountLnaPga_PGA_MASK	(0xff << LCNPHY_BlankCountLnaPga_PGA_SHIFT)
#define LCNPHY_BlankCountLnaPga_LNA_SHIFT	8
#define LCNPHY_BlankCountLnaPga_LNA_MASK	(0xff << LCNPHY_BlankCountLnaPga_LNA_SHIFT)

/* Bits in LCNPHY_JSSIControl */
#define LCNPHY_JSSIControl_UseGmodeJSSI_SHIFT	0
#define LCNPHY_JSSIControl_UseGmodeJSSI_MASK	(0x1 << LCNPHY_JSSIControl_UseGmodeJSSI_SHIFT)

/* Bits in LCNPHY_Lg2GainTblLNA44 */
#define LCNPHY_Lg2GainTblLNA44_LNA100_SHIFT	0
#define LCNPHY_Lg2GainTblLNA44_LNA100_MASK	(0xff << LCNPHY_Lg2GainTblLNA44_LNA100_SHIFT)
#define LCNPHY_Lg2GainTblLNA44_LNA101_SHIFT	8
#define LCNPHY_Lg2GainTblLNA44_LNA101_MASK	(0xff << LCNPHY_Lg2GainTblLNA44_LNA101_SHIFT)

/* Bits in LCNPHY_Lg2GainTblLNA62 */
#define LCNPHY_Lg2GainTblLNA62_LNA110_SHIFT	0
#define LCNPHY_Lg2GainTblLNA62_LNA110_MASK	(0xff << LCNPHY_Lg2GainTblLNA62_LNA110_SHIFT)
#define LCNPHY_Lg2GainTblLNA62_LNA111_SHIFT	8
#define LCNPHY_Lg2GainTblLNA62_LNA111_MASK	(0xff << LCNPHY_Lg2GainTblLNA62_LNA111_SHIFT)

/* Bits in LCNPHY_Version */
#define LCNPHY_Version_analogType_SHIFT	12
#define LCNPHY_Version_analogType_MASK	(0xf << LCNPHY_Version_analogType_SHIFT)
#define LCNPHY_Version_phyType_SHIFT	8
#define LCNPHY_Version_phyType_MASK	(0xf << LCNPHY_Version_phyType_SHIFT)
#define LCNPHY_Version_version_SHIFT	0
#define LCNPHY_Version_version_MASK	(0xf << LCNPHY_Version_version_SHIFT)

/* Bits in LCNPHY_BBConfig */
#define LCNPHY_BBConfig_fortyMhzCore_SHIFT	0
#define LCNPHY_BBConfig_fortyMhzCore_MASK	(0x1 << LCNPHY_BBConfig_fortyMhzCore_SHIFT)
#define LCNPHY_BBConfig_UseMtxParity_SHIFT	13
#define LCNPHY_BBConfig_UseMtxParity_MASK	(0x1 << LCNPHY_BBConfig_UseMtxParity_SHIFT)
#define LCNPHY_BBConfig_resetCCA_SHIFT	14
#define LCNPHY_BBConfig_resetCCA_MASK	(0x1 << LCNPHY_BBConfig_resetCCA_SHIFT)

/* Bits in LCNPHY_RxStatus0 */
#define LCNPHY_RxStatus0_RxStatus_SHIFT	0
#define LCNPHY_RxStatus0_RxStatus_MASK	(0xffff << LCNPHY_RxStatus0_RxStatus_SHIFT)

/* Bits in LCNPHY_RxStatus1 */
#define LCNPHY_RxStatus1_RxStatus_SHIFT	0
#define LCNPHY_RxStatus1_RxStatus_MASK	(0xffff << LCNPHY_RxStatus1_RxStatus_SHIFT)

/* Bits in LCNPHY_TxError */
#define LCNPHY_TxError_COMBUnsupport_SHIFT	8
#define LCNPHY_TxError_COMBUnsupport_MASK	(0x1 << LCNPHY_TxError_COMBUnsupport_SHIFT)
#define LCNPHY_TxError_BWUnsupport_SHIFT	7
#define LCNPHY_TxError_BWUnsupport_MASK	(0x1 << LCNPHY_TxError_BWUnsupport_SHIFT)
#define LCNPHY_TxError_txInCal_SHIFT	6
#define LCNPHY_TxError_txInCal_MASK	(0x1 << LCNPHY_TxError_txInCal_SHIFT)
#define LCNPHY_TxError_send_frame_low_SHIFT	5
#define LCNPHY_TxError_send_frame_low_MASK	(0x1 << LCNPHY_TxError_send_frame_low_SHIFT)
#define LCNPHY_TxError_lengthmismatch_short_SHIFT	4
#define LCNPHY_TxError_lengthmismatch_short_MASK	(0x1 << LCNPHY_TxError_lengthmismatch_short_SHIFT)
#define LCNPHY_TxError_lengthmismatch_long_SHIFT	3
#define LCNPHY_TxError_lengthmismatch_long_MASK	(0x1 << LCNPHY_TxError_lengthmismatch_long_SHIFT)
#define LCNPHY_TxError_invalidRate_SHIFT	2
#define LCNPHY_TxError_invalidRate_MASK	(0x1 << LCNPHY_TxError_invalidRate_SHIFT)

/* Bits in LCNPHY_Channel */
#define LCNPHY_Channel_currentChannel_SHIFT	0
#define LCNPHY_Channel_currentChannel_MASK	(0xff << LCNPHY_Channel_currentChannel_SHIFT)

/* Bits in LCNPHY_workAround */
#define LCNPHY_workAround_workAroundCtrl_SHIFT	0
#define LCNPHY_workAround_workAroundCtrl_MASK	(0xffff << LCNPHY_workAround_workAroundCtrl_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlRfCtrl4 */
#define LCNPHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelVmidVal2_SHIFT	0
#define LCNPHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelVmidVal2_MASK	(0x3ff << LCNPHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelVmidVal2_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelGainVal2_SHIFT	12
#define LCNPHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelGainVal2_MASK	(0x7 << LCNPHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelGainVal2_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlRfCtrl5 */
#define LCNPHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelVmidVal3_SHIFT	0
#define LCNPHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelVmidVal3_MASK	(0x3ff << LCNPHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelVmidVal3_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelGainVal3_SHIFT	12
#define LCNPHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelGainVal3_MASK	(0x7 << LCNPHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelGainVal3_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlRfCtrl6 */
#define LCNPHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelVmidVal4_SHIFT	0
#define LCNPHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelVmidVal4_MASK	(0x3ff << LCNPHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelVmidVal4_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelGainVal4_SHIFT	12
#define LCNPHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelGainVal4_MASK	(0x7 << LCNPHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelGainVal4_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlNum_Vbat */
#define LCNPHY_TxPwrCtrlNum_Vbat_Nvbat_delay_SHIFT	0
#define LCNPHY_TxPwrCtrlNum_Vbat_Nvbat_delay_MASK	(0xff << LCNPHY_TxPwrCtrlNum_Vbat_Nvbat_delay_SHIFT)
#define LCNPHY_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_SHIFT	8
#define LCNPHY_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_MASK	(0x7 << LCNPHY_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_SHIFT)

/* Bits in LCNPHY_crsgainCtrl */
#define LCNPHY_crsgainCtrl_wlpriogainChangeEn_SHIFT	14
#define LCNPHY_crsgainCtrl_wlpriogainChangeEn_MASK	(0x1 << LCNPHY_crsgainCtrl_wlpriogainChangeEn_SHIFT)
#define LCNPHY_crsgainCtrl_preferredAntEn_SHIFT	13
#define LCNPHY_crsgainCtrl_preferredAntEn_MASK	(0x1 << LCNPHY_crsgainCtrl_preferredAntEn_SHIFT)
#define LCNPHY_crsgainCtrl_enableadccomponlyafterpktrx_SHIFT	12
#define LCNPHY_crsgainCtrl_enableadccomponlyafterpktrx_MASK	(0x1 << LCNPHY_crsgainCtrl_enableadccomponlyafterpktrx_SHIFT)
#define LCNPHY_crsgainCtrl_phycrsctrl_SHIFT	8
#define LCNPHY_crsgainCtrl_phycrsctrl_MASK	(0xf << LCNPHY_crsgainCtrl_phycrsctrl_SHIFT)
#define LCNPHY_crsgainCtrl_crseddisable_SHIFT	7
#define LCNPHY_crsgainCtrl_crseddisable_MASK	(0x1 << LCNPHY_crsgainCtrl_crseddisable_SHIFT)
#define LCNPHY_crsgainCtrl_DSSSDetectionEnable_SHIFT	6
#define LCNPHY_crsgainCtrl_DSSSDetectionEnable_MASK	(0x1 << LCNPHY_crsgainCtrl_DSSSDetectionEnable_SHIFT)
#define LCNPHY_crsgainCtrl_OFDMDetectionEnable_SHIFT	5
#define LCNPHY_crsgainCtrl_OFDMDetectionEnable_MASK	(0x1 << LCNPHY_crsgainCtrl_OFDMDetectionEnable_SHIFT)
#define LCNPHY_crsgainCtrl_BPHYGatingEnable_SHIFT	4
#define LCNPHY_crsgainCtrl_BPHYGatingEnable_MASK	(0x1 << LCNPHY_crsgainCtrl_BPHYGatingEnable_SHIFT)
#define LCNPHY_crsgainCtrl_APHYGatingEnable_SHIFT	3
#define LCNPHY_crsgainCtrl_APHYGatingEnable_MASK	(0x1 << LCNPHY_crsgainCtrl_APHYGatingEnable_SHIFT)
#define LCNPHY_crsgainCtrl_MRCEnable_SHIFT	2
#define LCNPHY_crsgainCtrl_MRCEnable_MASK	(0x1 << LCNPHY_crsgainCtrl_MRCEnable_SHIFT)
#define LCNPHY_crsgainCtrl_DiversityChkEnable_SHIFT	1
#define LCNPHY_crsgainCtrl_DiversityChkEnable_MASK	(0x1 << LCNPHY_crsgainCtrl_DiversityChkEnable_SHIFT)
#define LCNPHY_crsgainCtrl_DefaultAntenna_SHIFT	0
#define LCNPHY_crsgainCtrl_DefaultAntenna_MASK	(0x1 << LCNPHY_crsgainCtrl_DefaultAntenna_SHIFT)

/* Bits in LCNPHY_ofdmPwrThresh0 */
#define LCNPHY_ofdmPwrThresh0_ofdmPwrThresh0_SHIFT	0
#define LCNPHY_ofdmPwrThresh0_ofdmPwrThresh0_MASK	(0xff << LCNPHY_ofdmPwrThresh0_ofdmPwrThresh0_SHIFT)
#define LCNPHY_ofdmPwrThresh0_ofdmPwrThresh1_SHIFT	8
#define LCNPHY_ofdmPwrThresh0_ofdmPwrThresh1_MASK	(0xff << LCNPHY_ofdmPwrThresh0_ofdmPwrThresh1_SHIFT)

/* Bits in LCNPHY_ofdmPwrThresh1 */
#define LCNPHY_ofdmPwrThresh1_ofdmPwrThresh2_SHIFT	0
#define LCNPHY_ofdmPwrThresh1_ofdmPwrThresh2_MASK	(0xff << LCNPHY_ofdmPwrThresh1_ofdmPwrThresh2_SHIFT)
#define LCNPHY_ofdmPwrThresh1_ofdmPwrThresh3_SHIFT	8
#define LCNPHY_ofdmPwrThresh1_ofdmPwrThresh3_MASK	(0xff << LCNPHY_ofdmPwrThresh1_ofdmPwrThresh3_SHIFT)

/* Bits in LCNPHY_ofdmPwrThresh2 */
#define LCNPHY_ofdmPwrThresh2_ofdmPwrThresh4_SHIFT	0
#define LCNPHY_ofdmPwrThresh2_ofdmPwrThresh4_MASK	(0xff << LCNPHY_ofdmPwrThresh2_ofdmPwrThresh4_SHIFT)

/* Bits in LCNPHY_dsssPwrThresh0 */
#define LCNPHY_dsssPwrThresh0_dsssPwrThresh0_SHIFT	0
#define LCNPHY_dsssPwrThresh0_dsssPwrThresh0_MASK	(0xff << LCNPHY_dsssPwrThresh0_dsssPwrThresh0_SHIFT)
#define LCNPHY_dsssPwrThresh0_dsssPwrThresh1_SHIFT	8
#define LCNPHY_dsssPwrThresh0_dsssPwrThresh1_MASK	(0xff << LCNPHY_dsssPwrThresh0_dsssPwrThresh1_SHIFT)

/* Bits in LCNPHY_dsssPwrThresh1 */
#define LCNPHY_dsssPwrThresh1_dsssPwrThresh2_SHIFT	0
#define LCNPHY_dsssPwrThresh1_dsssPwrThresh2_MASK	(0xff << LCNPHY_dsssPwrThresh1_dsssPwrThresh2_SHIFT)
#define LCNPHY_dsssPwrThresh1_dsssPwrThresh3_SHIFT	8
#define LCNPHY_dsssPwrThresh1_dsssPwrThresh3_MASK	(0xff << LCNPHY_dsssPwrThresh1_dsssPwrThresh3_SHIFT)

/* Bits in LCNPHY_MinPwrLevel */
#define LCNPHY_MinPwrLevel_ofdmMinPwrLevel_SHIFT	0
#define LCNPHY_MinPwrLevel_ofdmMinPwrLevel_MASK	(0xff << LCNPHY_MinPwrLevel_ofdmMinPwrLevel_SHIFT)
#define LCNPHY_MinPwrLevel_dsssMinPwrLevel_SHIFT	8
#define LCNPHY_MinPwrLevel_dsssMinPwrLevel_MASK	(0xff << LCNPHY_MinPwrLevel_dsssMinPwrLevel_SHIFT)

/* Bits in LCNPHY_ofdmSyncThresh0 */
#define LCNPHY_ofdmSyncThresh0_ofdmSyncThresh0_SHIFT	0
#define LCNPHY_ofdmSyncThresh0_ofdmSyncThresh0_MASK	(0xff << LCNPHY_ofdmSyncThresh0_ofdmSyncThresh0_SHIFT)
#define LCNPHY_ofdmSyncThresh0_ofdmSyncThresh1_SHIFT	8
#define LCNPHY_ofdmSyncThresh0_ofdmSyncThresh1_MASK	(0xff << LCNPHY_ofdmSyncThresh0_ofdmSyncThresh1_SHIFT)

/* Bits in LCNPHY_ofdmSyncThresh1 */
#define LCNPHY_ofdmSyncThresh1_ofdmSyncThresh2_SHIFT	0
#define LCNPHY_ofdmSyncThresh1_ofdmSyncThresh2_MASK	(0xf << LCNPHY_ofdmSyncThresh1_ofdmSyncThresh2_SHIFT)
#define LCNPHY_ofdmSyncThresh1_ofdmSyncThresh3_SHIFT	8
#define LCNPHY_ofdmSyncThresh1_ofdmSyncThresh3_MASK	(0xf << LCNPHY_ofdmSyncThresh1_ofdmSyncThresh3_SHIFT)

/* Bits in LCNPHY_FineFreqEst */
#define LCNPHY_FineFreqEst_FineFreqEstDly_SHIFT	0
#define LCNPHY_FineFreqEst_FineFreqEstDly_MASK	(0xff << LCNPHY_FineFreqEst_FineFreqEstDly_SHIFT)
#define LCNPHY_FineFreqEst_FineFreqEstLength_SHIFT	8
#define LCNPHY_FineFreqEst_FineFreqEstLength_MASK	(0xff << LCNPHY_FineFreqEst_FineFreqEstLength_SHIFT)

/* Bits in LCNPHY_IDLEafterPktRXTimeout */
#define LCNPHY_IDLEafterPktRXTimeout_BPHYIdleAfterPktRxTimeOut_SHIFT	8
#define LCNPHY_IDLEafterPktRXTimeout_BPHYIdleAfterPktRxTimeOut_MASK	(0xff << LCNPHY_IDLEafterPktRXTimeout_BPHYIdleAfterPktRxTimeOut_SHIFT)

/* Bits in LCNPHY_LTRNCtrl */
#define LCNPHY_LTRNCtrl_LTRNBlankingLength_SHIFT	0
#define LCNPHY_LTRNCtrl_LTRNBlankingLength_MASK	(0x7f << LCNPHY_LTRNCtrl_LTRNBlankingLength_SHIFT)
#define LCNPHY_LTRNCtrl_crsLTRNOffset_SHIFT	7
#define LCNPHY_LTRNCtrl_crsLTRNOffset_MASK	(0x1f << LCNPHY_LTRNCtrl_crsLTRNOffset_SHIFT)

/* Bits in LCNPHY_DCOffsetTransient */
#define LCNPHY_DCOffsetTransient_dcOffsetTransientFreeCtr_SHIFT	8
#define LCNPHY_DCOffsetTransient_dcOffsetTransientFreeCtr_MASK	(0x7 << LCNPHY_DCOffsetTransient_dcOffsetTransientFreeCtr_SHIFT)
#define LCNPHY_DCOffsetTransient_dcOffEstShiftSlow20L_SHIFT	11
#define LCNPHY_DCOffsetTransient_dcOffEstShiftSlow20L_MASK	(0x3 << LCNPHY_DCOffsetTransient_dcOffEstShiftSlow20L_SHIFT)
#define LCNPHY_DCOffsetTransient_dcOffEstShiftFast20L_SHIFT	13
#define LCNPHY_DCOffsetTransient_dcOffEstShiftFast20L_MASK	(0x3 << LCNPHY_DCOffsetTransient_dcOffEstShiftFast20L_SHIFT)

/* Bits in LCNPHY_PreambleInTimeout */
#define LCNPHY_PreambleInTimeout_OFDMPreambleInDataTimeOut_SHIFT	0
#define LCNPHY_PreambleInTimeout_OFDMPreambleInDataTimeOut_MASK	(0xff << LCNPHY_PreambleInTimeout_OFDMPreambleInDataTimeOut_SHIFT)
#define LCNPHY_PreambleInTimeout_DSSSPreambleInDataTimeOut_SHIFT	8
#define LCNPHY_PreambleInTimeout_DSSSPreambleInDataTimeOut_MASK	(0xff << LCNPHY_PreambleInTimeout_DSSSPreambleInDataTimeOut_SHIFT)

/* Bits in LCNPHY_PreambleConfirmTimeout */
#define LCNPHY_PreambleConfirmTimeout_OFDMPreambleConfirmTimeout_SHIFT	0
#define LCNPHY_PreambleConfirmTimeout_OFDMPreambleConfirmTimeout_MASK	(0xff << LCNPHY_PreambleConfirmTimeout_OFDMPreambleConfirmTimeout_SHIFT)
#define LCNPHY_PreambleConfirmTimeout_DSSSPreambleConfirmTimeout_SHIFT	8
#define LCNPHY_PreambleConfirmTimeout_DSSSPreambleConfirmTimeout_MASK	(0xff << LCNPHY_PreambleConfirmTimeout_DSSSPreambleConfirmTimeout_SHIFT)

/* Bits in LCNPHY_ClipThresh */
#define LCNPHY_ClipThresh_ClipThresh_SHIFT	0
#define LCNPHY_ClipThresh_ClipThresh_MASK	(0x7f << LCNPHY_ClipThresh_ClipThresh_SHIFT)

/* Bits in LCNPHY_ClipCtrThresh */
#define LCNPHY_ClipCtrThresh_ClipCtrThreshHiGain_SHIFT	0
#define LCNPHY_ClipCtrThresh_ClipCtrThreshHiGain_MASK	(0xff << LCNPHY_ClipCtrThresh_ClipCtrThreshHiGain_SHIFT)
#define LCNPHY_ClipCtrThresh_clipCtrThreshLoGain_SHIFT	8
#define LCNPHY_ClipCtrThresh_clipCtrThreshLoGain_MASK	(0xff << LCNPHY_ClipCtrThresh_clipCtrThreshLoGain_SHIFT)

/* Bits in LCNPHY_ofdmSyncTimerCtrl */
#define LCNPHY_ofdmSyncTimerCtrl_OFDMPreambleSyncTimeOut_SHIFT	0
#define LCNPHY_ofdmSyncTimerCtrl_OFDMPreambleSyncTimeOut_MASK	(0xff << LCNPHY_ofdmSyncTimerCtrl_OFDMPreambleSyncTimeOut_SHIFT)
#define LCNPHY_ofdmSyncTimerCtrl_ofdmSyncConfirmTime_SHIFT	8
#define LCNPHY_ofdmSyncTimerCtrl_ofdmSyncConfirmTime_MASK	(0x1f << LCNPHY_ofdmSyncTimerCtrl_ofdmSyncConfirmTime_SHIFT)

/* Bits in LCNPHY_WaitforPHYSelTimeout */
#define LCNPHY_WaitforPHYSelTimeout_AphyWaitforOfdmSeltimeout_SHIFT	0
#define LCNPHY_WaitforPHYSelTimeout_AphyWaitforOfdmSeltimeout_MASK	(0xff << LCNPHY_WaitforPHYSelTimeout_AphyWaitforOfdmSeltimeout_SHIFT)
#define LCNPHY_WaitforPHYSelTimeout_BPHYWaitforCCKSeltimeout_SHIFT	8
#define LCNPHY_WaitforPHYSelTimeout_BPHYWaitforCCKSeltimeout_MASK	(0xff << LCNPHY_WaitforPHYSelTimeout_BPHYWaitforCCKSeltimeout_SHIFT)

/* Bits in LCNPHY_HiGainDB */
#define LCNPHY_HiGainDB_HiGainDB_SHIFT	0
#define LCNPHY_HiGainDB_HiGainDB_MASK	(0xff << LCNPHY_HiGainDB_HiGainDB_SHIFT)
#define LCNPHY_HiGainDB_MedHiGainDB_SHIFT	8
#define LCNPHY_HiGainDB_MedHiGainDB_MASK	(0xff << LCNPHY_HiGainDB_MedHiGainDB_SHIFT)

/* Bits in LCNPHY_LowGainDB */
#define LCNPHY_LowGainDB_LowGainDB_SHIFT	0
#define LCNPHY_LowGainDB_LowGainDB_MASK	(0xff << LCNPHY_LowGainDB_LowGainDB_SHIFT)
#define LCNPHY_LowGainDB_MedLowGainDB_SHIFT	8
#define LCNPHY_LowGainDB_MedLowGainDB_MASK	(0xff << LCNPHY_LowGainDB_MedLowGainDB_SHIFT)

/* Bits in LCNPHY_VeryLowGainDB */
#define LCNPHY_VeryLowGainDB_veryLowGainDB_SHIFT	0
#define LCNPHY_VeryLowGainDB_veryLowGainDB_MASK	(0xff << LCNPHY_VeryLowGainDB_veryLowGainDB_SHIFT)
#define LCNPHY_VeryLowGainDB_NominalPwrDB_SHIFT	8
#define LCNPHY_VeryLowGainDB_NominalPwrDB_MASK	(0xff << LCNPHY_VeryLowGainDB_NominalPwrDB_SHIFT)

/* Bits in LCNPHY_gainMismatch */
#define LCNPHY_gainMismatch_GainMismatchHigain_SHIFT	0
#define LCNPHY_gainMismatch_GainMismatchHigain_MASK	(0xf << LCNPHY_gainMismatch_GainMismatchHigain_SHIFT)
#define LCNPHY_gainMismatch_GainMismatchNomgain_SHIFT	4
#define LCNPHY_gainMismatch_GainMismatchNomgain_MASK	(0xf << LCNPHY_gainMismatch_GainMismatchNomgain_SHIFT)
#define LCNPHY_gainMismatch_ofdmGainMismatchLogain_SHIFT	8
#define LCNPHY_gainMismatch_ofdmGainMismatchLogain_MASK	(0xf << LCNPHY_gainMismatch_ofdmGainMismatchLogain_SHIFT)
#define LCNPHY_gainMismatch_GainmisMatchPktRx_SHIFT	12
#define LCNPHY_gainMismatch_GainmisMatchPktRx_MASK	(0xf << LCNPHY_gainMismatch_GainmisMatchPktRx_SHIFT)

/* Bits in LCNPHY_gaindirectMismatch */
#define LCNPHY_gaindirectMismatch_MedHigainDirectMismatch_SHIFT	0
#define LCNPHY_gaindirectMismatch_MedHigainDirectMismatch_MASK	(0xf << LCNPHY_gaindirectMismatch_MedHigainDirectMismatch_SHIFT)
#define LCNPHY_gaindirectMismatch_LogainDirectMismatch_SHIFT	4
#define LCNPHY_gaindirectMismatch_LogainDirectMismatch_MASK	(0xf << LCNPHY_gaindirectMismatch_LogainDirectMismatch_SHIFT)
#define LCNPHY_gaindirectMismatch_GainmisMatchMedGain_SHIFT	8
#define LCNPHY_gaindirectMismatch_GainmisMatchMedGain_MASK	(0x1f << LCNPHY_gaindirectMismatch_GainmisMatchMedGain_SHIFT)
#define LCNPHY_gaindirectMismatch_medGainGmShftVal_SHIFT	13
#define LCNPHY_gaindirectMismatch_medGainGmShftVal_MASK	(0x7 << LCNPHY_gaindirectMismatch_medGainGmShftVal_SHIFT)

/* Bits in LCNPHY_PwrThresh0 */
#define LCNPHY_PwrThresh0_SlowPwrLoThresh_SHIFT	0
#define LCNPHY_PwrThresh0_SlowPwrLoThresh_MASK	(0xf << LCNPHY_PwrThresh0_SlowPwrLoThresh_SHIFT)
#define LCNPHY_PwrThresh0_SlowPwrHiThresh_SHIFT	4
#define LCNPHY_PwrThresh0_SlowPwrHiThresh_MASK	(0xf << LCNPHY_PwrThresh0_SlowPwrHiThresh_SHIFT)
#define LCNPHY_PwrThresh0_StableSignalThresh_SHIFT	12
#define LCNPHY_PwrThresh0_StableSignalThresh_MASK	(0xf << LCNPHY_PwrThresh0_StableSignalThresh_SHIFT)

/* Bits in LCNPHY_PwrThresh1 */
#define LCNPHY_PwrThresh1_LargeGainMismatchThresh_SHIFT	0
#define LCNPHY_PwrThresh1_LargeGainMismatchThresh_MASK	(0xf << LCNPHY_PwrThresh1_LargeGainMismatchThresh_SHIFT)
#define LCNPHY_PwrThresh1_LoPwrMismatchThresh_SHIFT	4
#define LCNPHY_PwrThresh1_LoPwrMismatchThresh_MASK	(0x3f << LCNPHY_PwrThresh1_LoPwrMismatchThresh_SHIFT)
#define LCNPHY_PwrThresh1_PktRxSignalDropThresh_SHIFT	10
#define LCNPHY_PwrThresh1_PktRxSignalDropThresh_MASK	(0x1f << LCNPHY_PwrThresh1_PktRxSignalDropThresh_SHIFT)

/* Bits in LCNPHY_DetectorDlyAdjust */
#define LCNPHY_DetectorDlyAdjust_fastPwrDlyAdjustment_SHIFT	0
#define LCNPHY_DetectorDlyAdjust_fastPwrDlyAdjustment_MASK	(0xf << LCNPHY_DetectorDlyAdjust_fastPwrDlyAdjustment_SHIFT)
#define LCNPHY_DetectorDlyAdjust_clipDetectorDlyAdjustment_SHIFT	4
#define LCNPHY_DetectorDlyAdjust_clipDetectorDlyAdjustment_MASK	(0xf << LCNPHY_DetectorDlyAdjust_clipDetectorDlyAdjustment_SHIFT)
#define LCNPHY_DetectorDlyAdjust_DetectorDlyAdjustment_SHIFT	8
#define LCNPHY_DetectorDlyAdjust_DetectorDlyAdjustment_MASK	(0xf << LCNPHY_DetectorDlyAdjust_DetectorDlyAdjustment_SHIFT)
#define LCNPHY_DetectorDlyAdjust_ofdmfiltDlyAdjustment_SHIFT	12
#define LCNPHY_DetectorDlyAdjust_ofdmfiltDlyAdjustment_MASK	(0xf << LCNPHY_DetectorDlyAdjust_ofdmfiltDlyAdjustment_SHIFT)

/* Bits in LCNPHY_ReducedDetectorDly */
#define LCNPHY_ReducedDetectorDly_reducedDetectorDlyThresh_SHIFT	0
#define LCNPHY_ReducedDetectorDly_reducedDetectorDlyThresh_MASK	(0xff << LCNPHY_ReducedDetectorDly_reducedDetectorDlyThresh_SHIFT)
#define LCNPHY_ReducedDetectorDly_searchModeDlyAdjustment_SHIFT	8
#define LCNPHY_ReducedDetectorDly_searchModeDlyAdjustment_MASK	(0xf << LCNPHY_ReducedDetectorDly_searchModeDlyAdjustment_SHIFT)

/* Bits in LCNPHY_dataTimeout */
#define LCNPHY_dataTimeout_NominalGainAdjTimeOut_SHIFT	0
#define LCNPHY_dataTimeout_NominalGainAdjTimeOut_MASK	(0xff << LCNPHY_dataTimeout_NominalGainAdjTimeOut_SHIFT)
#define LCNPHY_dataTimeout_PWrChgInDataModeTimeOut_SHIFT	8
#define LCNPHY_dataTimeout_PWrChgInDataModeTimeOut_MASK	(0xff << LCNPHY_dataTimeout_PWrChgInDataModeTimeOut_SHIFT)

/* Bits in LCNPHY_correlatorDisDly */
#define LCNPHY_correlatorDisDly_CorrelatorDisableDly_SHIFT	0
#define LCNPHY_correlatorDisDly_CorrelatorDisableDly_MASK	(0xff << LCNPHY_correlatorDisDly_CorrelatorDisableDly_SHIFT)

/* Bits in LCNPHY_DiversityGainBack */
#define LCNPHY_DiversityGainBack_DiversityGainBackoffDB_SHIFT	0
#define LCNPHY_DiversityGainBack_DiversityGainBackoffDB_MASK	(0x1f << LCNPHY_DiversityGainBack_DiversityGainBackoffDB_SHIFT)

/* Bits in LCNPHY_DSSSConfirmCnt */
#define LCNPHY_DSSSConfirmCnt_DSSSConfirmCntHiGain_SHIFT	0
#define LCNPHY_DSSSConfirmCnt_DSSSConfirmCntHiGain_MASK	(0x7 << LCNPHY_DSSSConfirmCnt_DSSSConfirmCntHiGain_SHIFT)
#define LCNPHY_DSSSConfirmCnt_DSSSConfirmCntLoGain_SHIFT	3
#define LCNPHY_DSSSConfirmCnt_DSSSConfirmCntLoGain_MASK	(0x7 << LCNPHY_DSSSConfirmCnt_DSSSConfirmCntLoGain_SHIFT)
#define LCNPHY_DSSSConfirmCnt_DSSSConfirmCntHiGainCnfrm_SHIFT	6
#define LCNPHY_DSSSConfirmCnt_DSSSConfirmCntHiGainCnfrm_MASK	(0x7 << LCNPHY_DSSSConfirmCnt_DSSSConfirmCntHiGainCnfrm_SHIFT)

/* Bits in LCNPHY_DCBlankInterval */
#define LCNPHY_DCBlankInterval_DCBlankIntervalHiGain_SHIFT	0
#define LCNPHY_DCBlankInterval_DCBlankIntervalHiGain_MASK	(0x3f << LCNPHY_DCBlankInterval_DCBlankIntervalHiGain_SHIFT)
#define LCNPHY_DCBlankInterval_DCBlankIntervalLoGain_SHIFT	6
#define LCNPHY_DCBlankInterval_DCBlankIntervalLoGain_MASK	(0x3f << LCNPHY_DCBlankInterval_DCBlankIntervalLoGain_SHIFT)

/* Bits in LCNPHY_gainMismatchLimit */
#define LCNPHY_gainMismatchLimit_gainmismatchlimit_SHIFT	0
#define LCNPHY_gainMismatchLimit_gainmismatchlimit_MASK	(0x3f << LCNPHY_gainMismatchLimit_gainmismatchlimit_SHIFT)
#define LCNPHY_gainMismatchLimit_crsoffthreshdsss_SHIFT	8
#define LCNPHY_gainMismatchLimit_crsoffthreshdsss_MASK	(0xff << LCNPHY_gainMismatchLimit_crsoffthreshdsss_SHIFT)

/* Bits in LCNPHY_crsedthresh */
#define LCNPHY_crsedthresh_edonthreshold_SHIFT	0
#define LCNPHY_crsedthresh_edonthreshold_MASK	(0xff << LCNPHY_crsedthresh_edonthreshold_SHIFT)
#define LCNPHY_crsedthresh_edoffthreshold_SHIFT	8
#define LCNPHY_crsedthresh_edoffthreshold_MASK	(0xff << LCNPHY_crsedthresh_edoffthreshold_SHIFT)

/* Bits in LCNPHY_phaseshiftControl */
#define LCNPHY_phaseshiftControl_phaseshiftblankinginterval_SHIFT	0
#define LCNPHY_phaseshiftControl_phaseshiftblankinginterval_MASK	(0x3f << LCNPHY_phaseshiftControl_phaseshiftblankinginterval_SHIFT)
#define LCNPHY_phaseshiftControl_maxgainmismatchphaseShifter_SHIFT	6
#define LCNPHY_phaseshiftControl_maxgainmismatchphaseShifter_MASK	(0xf << LCNPHY_phaseshiftControl_maxgainmismatchphaseShifter_SHIFT)
#define LCNPHY_phaseshiftControl_phaseshifterThresh_SHIFT	10
#define LCNPHY_phaseshiftControl_phaseshifterThresh_MASK	(0x7 << LCNPHY_phaseshiftControl_phaseshifterThresh_SHIFT)
#define LCNPHY_phaseshiftControl_phaseshifterThreshUL_SHIFT	13
#define LCNPHY_phaseshiftControl_phaseshifterThreshUL_MASK	(0x7 << LCNPHY_phaseshiftControl_phaseshifterThreshUL_SHIFT)

/* Bits in LCNPHY_InputPowerDB */
#define LCNPHY_InputPowerDB_inputpwroffsetdb_SHIFT	0
#define LCNPHY_InputPowerDB_inputpwroffsetdb_MASK	(0xff << LCNPHY_InputPowerDB_inputpwroffsetdb_SHIFT)
#define LCNPHY_InputPowerDB_transientfreeThresh_SHIFT	8
#define LCNPHY_InputPowerDB_transientfreeThresh_MASK	(0x7 << LCNPHY_InputPowerDB_transientfreeThresh_SHIFT)

/* Bits in LCNPHY_ofdmsyncCtrl */
#define LCNPHY_ofdmsyncCtrl_ofdmsyncendchkminpwr_SHIFT	0
#define LCNPHY_ofdmsyncCtrl_ofdmsyncendchkminpwr_MASK	(0xff << LCNPHY_ofdmsyncCtrl_ofdmsyncendchkminpwr_SHIFT)
#define LCNPHY_ofdmsyncCtrl_ofdmsyncendcheckthresh_SHIFT	8
#define LCNPHY_ofdmsyncCtrl_ofdmsyncendcheckthresh_MASK	(0x3 << LCNPHY_ofdmsyncCtrl_ofdmsyncendcheckthresh_SHIFT)

/* Bits in LCNPHY_AfeADCCtrl0 */
#define LCNPHY_AfeADCCtrl0_adc_ctrl0_SHIFT	0
#define LCNPHY_AfeADCCtrl0_adc_ctrl0_MASK	(0xffff << LCNPHY_AfeADCCtrl0_adc_ctrl0_SHIFT)

/* Bits in LCNPHY_AfeADCCtrl1 */
#define LCNPHY_AfeADCCtrl1_adc_ctrl1_SHIFT	0
#define LCNPHY_AfeADCCtrl1_adc_ctrl1_MASK	(0xffff << LCNPHY_AfeADCCtrl1_adc_ctrl1_SHIFT)

/* Bits in LCNPHY_AfeADCCtrl2 */
#define LCNPHY_AfeADCCtrl2_adc_ctrl2_SHIFT	0
#define LCNPHY_AfeADCCtrl2_adc_ctrl2_MASK	(0xff << LCNPHY_AfeADCCtrl2_adc_ctrl2_SHIFT)
#define LCNPHY_AfeADCCtrl2_adciq_lowpower_SHIFT	8
#define LCNPHY_AfeADCCtrl2_adciq_lowpower_MASK	(0x1 << LCNPHY_AfeADCCtrl2_adciq_lowpower_SHIFT)

/* Bits in LCNPHY_AfeDACCtrl */
#define LCNPHY_AfeDACCtrl_dac_ctrl_SHIFT	0
#define LCNPHY_AfeDACCtrl_dac_ctrl_MASK	(0xfff << LCNPHY_AfeDACCtrl_dac_ctrl_SHIFT)
#define LCNPHY_AfeDACCtrl_dac_clk_disable_SHIFT	12
#define LCNPHY_AfeDACCtrl_dac_clk_disable_MASK	(0x1 << LCNPHY_AfeDACCtrl_dac_clk_disable_SHIFT)

/* Bits in LCNPHY_AfeCtrl */
#define LCNPHY_AfeCtrl_pwdn_adc_SHIFT	0
#define LCNPHY_AfeCtrl_pwdn_adc_MASK	(0x1 << LCNPHY_AfeCtrl_pwdn_adc_SHIFT)
#define LCNPHY_AfeCtrl_pwdn_dac_SHIFT	1
#define LCNPHY_AfeCtrl_pwdn_dac_MASK	(0x1 << LCNPHY_AfeCtrl_pwdn_dac_SHIFT)
#define LCNPHY_AfeCtrl_pwdn_bg_SHIFT	2
#define LCNPHY_AfeCtrl_pwdn_bg_MASK	(0x1 << LCNPHY_AfeCtrl_pwdn_bg_SHIFT)
#define LCNPHY_AfeCtrl_pwdn_rssi_SHIFT	3
#define LCNPHY_AfeCtrl_pwdn_rssi_MASK	(0x1 << LCNPHY_AfeCtrl_pwdn_rssi_SHIFT)
#define LCNPHY_AfeCtrl_bg_ctrl_SHIFT	8
#define LCNPHY_AfeCtrl_bg_ctrl_MASK	(0xff << LCNPHY_AfeCtrl_bg_ctrl_SHIFT)

/* Bits in LCNPHY_AfeCtrlOvr */
#define LCNPHY_AfeCtrlOvr_pwdn_adc_ovr_SHIFT	0
#define LCNPHY_AfeCtrlOvr_pwdn_adc_ovr_MASK	(0x1 << LCNPHY_AfeCtrlOvr_pwdn_adc_ovr_SHIFT)
#define LCNPHY_AfeCtrlOvr_pwdn_dac_ovr_SHIFT	1
#define LCNPHY_AfeCtrlOvr_pwdn_dac_ovr_MASK	(0x1 << LCNPHY_AfeCtrlOvr_pwdn_dac_ovr_SHIFT)
#define LCNPHY_AfeCtrlOvr_pwdn_rssi_ovr_SHIFT	2
#define LCNPHY_AfeCtrlOvr_pwdn_rssi_ovr_MASK	(0x1 << LCNPHY_AfeCtrlOvr_pwdn_rssi_ovr_SHIFT)
#define LCNPHY_AfeCtrlOvr_dac_clk_disable_ovr_SHIFT	4
#define LCNPHY_AfeCtrlOvr_dac_clk_disable_ovr_MASK	(0x1 << LCNPHY_AfeCtrlOvr_dac_clk_disable_ovr_SHIFT)
#define LCNPHY_AfeCtrlOvr_pwdn_bg_ovr_SHIFT	5
#define LCNPHY_AfeCtrlOvr_pwdn_bg_ovr_MASK	(0x1 << LCNPHY_AfeCtrlOvr_pwdn_bg_ovr_SHIFT)
#define LCNPHY_AfeCtrlOvr_dacattctrl_ovr_SHIFT	6
#define LCNPHY_AfeCtrlOvr_dacattctrl_ovr_MASK	(0x1 << LCNPHY_AfeCtrlOvr_dacattctrl_ovr_SHIFT)
#define LCNPHY_AfeCtrlOvr_rssi_muxsel_ovr_SHIFT	7
#define LCNPHY_AfeCtrlOvr_rssi_muxsel_ovr_MASK	(0x1 << LCNPHY_AfeCtrlOvr_rssi_muxsel_ovr_SHIFT)

/* Bits in LCNPHY_AfeCtrlOvrVal */
#define LCNPHY_AfeCtrlOvrVal_pwdn_adc_ovr_val_SHIFT	0
#define LCNPHY_AfeCtrlOvrVal_pwdn_adc_ovr_val_MASK	(0x1 << LCNPHY_AfeCtrlOvrVal_pwdn_adc_ovr_val_SHIFT)
#define LCNPHY_AfeCtrlOvrVal_pwdn_dac_ovr_val_SHIFT	1
#define LCNPHY_AfeCtrlOvrVal_pwdn_dac_ovr_val_MASK	(0x1 << LCNPHY_AfeCtrlOvrVal_pwdn_dac_ovr_val_SHIFT)
#define LCNPHY_AfeCtrlOvrVal_pwdn_rssi_ovr_val_SHIFT	2
#define LCNPHY_AfeCtrlOvrVal_pwdn_rssi_ovr_val_MASK	(0x1 << LCNPHY_AfeCtrlOvrVal_pwdn_rssi_ovr_val_SHIFT)
#define LCNPHY_AfeCtrlOvrVal_rssi_muxsel_ovr_val_SHIFT	3
#define LCNPHY_AfeCtrlOvrVal_rssi_muxsel_ovr_val_MASK	(0x7 << LCNPHY_AfeCtrlOvrVal_rssi_muxsel_ovr_val_SHIFT)
#define LCNPHY_AfeCtrlOvrVal_dac_clk_disable_ovr_val_SHIFT	6
#define LCNPHY_AfeCtrlOvrVal_dac_clk_disable_ovr_val_MASK	(0x1 << LCNPHY_AfeCtrlOvrVal_dac_clk_disable_ovr_val_SHIFT)
#define LCNPHY_AfeCtrlOvrVal_pwdn_bg_ovr_val_SHIFT	7
#define LCNPHY_AfeCtrlOvrVal_pwdn_bg_ovr_val_MASK	(0x1 << LCNPHY_AfeCtrlOvrVal_pwdn_bg_ovr_val_SHIFT)

/* Bits in LCNPHY_AfeRSSICtrl0 */
#define LCNPHY_AfeRSSICtrl0_rssi_ctrl0_SHIFT	0
#define LCNPHY_AfeRSSICtrl0_rssi_ctrl0_MASK	(0xffff << LCNPHY_AfeRSSICtrl0_rssi_ctrl0_SHIFT)

/* Bits in LCNPHY_AfeRSSICtrl1 */
#define LCNPHY_AfeRSSICtrl1_rssi_ctrl1_SHIFT	0
#define LCNPHY_AfeRSSICtrl1_rssi_ctrl1_MASK	(0x3fff << LCNPHY_AfeRSSICtrl1_rssi_ctrl1_SHIFT)

/* Bits in LCNPHY_RadardetectEn */
#define LCNPHY_RadardetectEn_radar_detect_enable_SHIFT	0
#define LCNPHY_RadardetectEn_radar_detect_enable_MASK	(0x1 << LCNPHY_RadardetectEn_radar_detect_enable_SHIFT)

/* Bits in LCNPHY_lpphyCtrl */
#define LCNPHY_lpphyCtrl_adc40Mhz_SHIFT	1
#define LCNPHY_lpphyCtrl_adc40Mhz_MASK	(0x1 << LCNPHY_lpphyCtrl_adc40Mhz_SHIFT)
#define LCNPHY_lpphyCtrl_dc_filt_shift_SHIFT	2
#define LCNPHY_lpphyCtrl_dc_filt_shift_MASK	(0x3 << LCNPHY_lpphyCtrl_dc_filt_shift_SHIFT)
#define LCNPHY_lpphyCtrl_fltrpulsestretchEn_SHIFT	4
#define LCNPHY_lpphyCtrl_fltrpulsestretchEn_MASK	(0x1 << LCNPHY_lpphyCtrl_fltrpulsestretchEn_SHIFT)
#define LCNPHY_lpphyCtrl_afe_ddfs_en_SHIFT	5
#define LCNPHY_lpphyCtrl_afe_ddfs_en_MASK	(0x1 << LCNPHY_lpphyCtrl_afe_ddfs_en_SHIFT)
#define LCNPHY_lpphyCtrl_rx_filt_bypass_SHIFT	6
#define LCNPHY_lpphyCtrl_rx_filt_bypass_MASK	(0x1 << LCNPHY_lpphyCtrl_rx_filt_bypass_SHIFT)
#define LCNPHY_lpphyCtrl_txfiltSelect_SHIFT	8
#define LCNPHY_lpphyCtrl_txfiltSelect_MASK	(0x3 << LCNPHY_lpphyCtrl_txfiltSelect_SHIFT)
#define LCNPHY_lpphyCtrl_txfiltSrc_SHIFT	10
#define LCNPHY_lpphyCtrl_txfiltSrc_MASK	(0x1 << LCNPHY_lpphyCtrl_txfiltSrc_SHIFT)
#define LCNPHY_lpphyCtrl_resetCCA_SHIFT	14
#define LCNPHY_lpphyCtrl_resetCCA_MASK	(0x1 << LCNPHY_lpphyCtrl_resetCCA_SHIFT)
#define LCNPHY_lpphyCtrl_muxGmode_SHIFT	15
#define LCNPHY_lpphyCtrl_muxGmode_MASK	(0x1 << LCNPHY_lpphyCtrl_muxGmode_SHIFT)

/* Bits in LCNPHY_classifierCtrl */
#define LCNPHY_classifierCtrl_classifierSel0_SHIFT	0
#define LCNPHY_classifierCtrl_classifierSel0_MASK	(0x1 << LCNPHY_classifierCtrl_classifierSel0_SHIFT)
#define LCNPHY_classifierCtrl_classifierSel1_SHIFT	1
#define LCNPHY_classifierCtrl_classifierSel1_MASK	(0x1 << LCNPHY_classifierCtrl_classifierSel1_SHIFT)
#define LCNPHY_classifierCtrl_MaxrxStatusCnt_SHIFT	2
#define LCNPHY_classifierCtrl_MaxrxStatusCnt_MASK	(0x3f << LCNPHY_classifierCtrl_MaxrxStatusCnt_SHIFT)
#define LCNPHY_classifierCtrl_cck2ofdmstateflipen_SHIFT	8
#define LCNPHY_classifierCtrl_cck2ofdmstateflipen_MASK	(0x1 << LCNPHY_classifierCtrl_cck2ofdmstateflipen_SHIFT)

/* Bits in LCNPHY_resetCtrl */
#define LCNPHY_resetCtrl_pktfsmSoftReset_SHIFT	0
#define LCNPHY_resetCtrl_pktfsmSoftReset_MASK	(0x1 << LCNPHY_resetCtrl_pktfsmSoftReset_SHIFT)
#define LCNPHY_resetCtrl_txfrontendSoftReset_SHIFT	1
#define LCNPHY_resetCtrl_txfrontendSoftReset_MASK	(0x1 << LCNPHY_resetCtrl_txfrontendSoftReset_SHIFT)
#define LCNPHY_resetCtrl_rxfrontendSoftReset_SHIFT	2
#define LCNPHY_resetCtrl_rxfrontendSoftReset_MASK	(0x1 << LCNPHY_resetCtrl_rxfrontendSoftReset_SHIFT)
#define LCNPHY_resetCtrl_rfseqSoftReset_SHIFT	3
#define LCNPHY_resetCtrl_rfseqSoftReset_MASK	(0x1 << LCNPHY_resetCtrl_rfseqSoftReset_SHIFT)
#define LCNPHY_resetCtrl_txpwrCtrlSoftReset_SHIFT	4
#define LCNPHY_resetCtrl_txpwrCtrlSoftReset_MASK	(0x1 << LCNPHY_resetCtrl_txpwrCtrlSoftReset_SHIFT)
#define LCNPHY_resetCtrl_radarCtrlSoftReset_SHIFT	5
#define LCNPHY_resetCtrl_radarCtrlSoftReset_MASK	(0x1 << LCNPHY_resetCtrl_radarCtrlSoftReset_SHIFT)
#define LCNPHY_resetCtrl_radioctrlSoftReset_SHIFT	6
#define LCNPHY_resetCtrl_radioctrlSoftReset_MASK	(0x1 << LCNPHY_resetCtrl_radioctrlSoftReset_SHIFT)
#define LCNPHY_resetCtrl_rxfrontendresetStretchEn_SHIFT	7
#define LCNPHY_resetCtrl_rxfrontendresetStretchEn_MASK	(0x1 << LCNPHY_resetCtrl_rxfrontendresetStretchEn_SHIFT)
#define LCNPHY_resetCtrl_radioReset_SHIFT	8
#define LCNPHY_resetCtrl_radioReset_MASK	(0x1 << LCNPHY_resetCtrl_radioReset_SHIFT)

/* Bits in LCNPHY_ClkEnCtrl */
#define LCNPHY_ClkEnCtrl_forcecckrxClkOn_SHIFT	0
#define LCNPHY_ClkEnCtrl_forcecckrxClkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forcecckrxClkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forceccktxClkOn_SHIFT	1
#define LCNPHY_ClkEnCtrl_forceccktxClkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forceccktxClkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forcetxfrontendclk88On_SHIFT	2
#define LCNPHY_ClkEnCtrl_forcetxfrontendclk88On_MASK	(0x1 << LCNPHY_ClkEnCtrl_forcetxfrontendclk88On_SHIFT)
#define LCNPHY_ClkEnCtrl_forcetxfrontendclk80On_SHIFT	3
#define LCNPHY_ClkEnCtrl_forcetxfrontendclk80On_MASK	(0x1 << LCNPHY_ClkEnCtrl_forcetxfrontendclk80On_SHIFT)
#define LCNPHY_ClkEnCtrl_forcerxfrontendclk80On_SHIFT	4
#define LCNPHY_ClkEnCtrl_forcerxfrontendclk80On_MASK	(0x1 << LCNPHY_ClkEnCtrl_forcerxfrontendclk80On_SHIFT)
#define LCNPHY_ClkEnCtrl_forceradarclkOn_SHIFT	5
#define LCNPHY_ClkEnCtrl_forceradarclkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forceradarclkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forcerxfiltclkOn_SHIFT	6
#define LCNPHY_ClkEnCtrl_forcerxfiltclkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forcerxfiltclkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forceradarfifoclkOn_SHIFT	7
#define LCNPHY_ClkEnCtrl_forceradarfifoclkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forceradarfifoclkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forcerxradioctrlclkOn_SHIFT	8
#define LCNPHY_ClkEnCtrl_forcerxradioctrlclkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forcerxradioctrlclkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forcecrsgaintblclkOn_SHIFT	9
#define LCNPHY_ClkEnCtrl_forcecrsgaintblclkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forcecrsgaintblclkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forceaphytxclkOn_SHIFT	10
#define LCNPHY_ClkEnCtrl_forceaphytxclkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forceaphytxclkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forceaphytxrxclkOn_SHIFT	11
#define LCNPHY_ClkEnCtrl_forceaphytxrxclkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forceaphytxrxclkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forceaphycordicclkOn_SHIFT	12
#define LCNPHY_ClkEnCtrl_forceaphycordicclkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forceaphycordicclkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forceaphyrtpclkOn_SHIFT	13
#define LCNPHY_ClkEnCtrl_forceaphyrtpclkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forceaphyrtpclkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forceaphyrxfeclkOn_SHIFT	14
#define LCNPHY_ClkEnCtrl_forceaphyrxfeclkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forceaphyrxfeclkOn_SHIFT)
#define LCNPHY_ClkEnCtrl_forceframerRdClkOn_SHIFT	15
#define LCNPHY_ClkEnCtrl_forceframerRdClkOn_MASK	(0x1 << LCNPHY_ClkEnCtrl_forceframerRdClkOn_SHIFT)

/* Bits in LCNPHY_RFOverride0 */
#define LCNPHY_RFOverride0_trsw_rx_pu_ovr_SHIFT	0
#define LCNPHY_RFOverride0_trsw_rx_pu_ovr_MASK	(0x1 << LCNPHY_RFOverride0_trsw_rx_pu_ovr_SHIFT)
#define LCNPHY_RFOverride0_trsw_tx_pu_ovr_SHIFT	1
#define LCNPHY_RFOverride0_trsw_tx_pu_ovr_MASK	(0x1 << LCNPHY_RFOverride0_trsw_tx_pu_ovr_SHIFT)
#define LCNPHY_RFOverride0_ant_selp_ovr_SHIFT	2
#define LCNPHY_RFOverride0_ant_selp_ovr_MASK	(0x1 << LCNPHY_RFOverride0_ant_selp_ovr_SHIFT)
#define LCNPHY_RFOverride0_gmode_tx_pu_ovr_SHIFT	3
#define LCNPHY_RFOverride0_gmode_tx_pu_ovr_MASK	(0x1 << LCNPHY_RFOverride0_gmode_tx_pu_ovr_SHIFT)
#define LCNPHY_RFOverride0_gmode_rx_pu_ovr_SHIFT	4
#define LCNPHY_RFOverride0_gmode_rx_pu_ovr_MASK	(0x1 << LCNPHY_RFOverride0_gmode_rx_pu_ovr_SHIFT)
#define LCNPHY_RFOverride0_amode_tx_pu_ovr_SHIFT	5
#define LCNPHY_RFOverride0_amode_tx_pu_ovr_MASK	(0x1 << LCNPHY_RFOverride0_amode_tx_pu_ovr_SHIFT)
#define LCNPHY_RFOverride0_amode_rx_pu_ovr_SHIFT	6
#define LCNPHY_RFOverride0_amode_rx_pu_ovr_MASK	(0x1 << LCNPHY_RFOverride0_amode_rx_pu_ovr_SHIFT)
#define LCNPHY_RFOverride0_lpf_bw_ovr_SHIFT	7
#define LCNPHY_RFOverride0_lpf_bw_ovr_MASK	(0x1 << LCNPHY_RFOverride0_lpf_bw_ovr_SHIFT)
#define LCNPHY_RFOverride0_rfpll_pu_ovr_SHIFT	8
#define LCNPHY_RFOverride0_rfpll_pu_ovr_MASK	(0x1 << LCNPHY_RFOverride0_rfpll_pu_ovr_SHIFT)
#define LCNPHY_RFOverride0_wrssi_pu_ovr_SHIFT	9
#define LCNPHY_RFOverride0_wrssi_pu_ovr_MASK	(0x1 << LCNPHY_RFOverride0_wrssi_pu_ovr_SHIFT)
#define LCNPHY_RFOverride0_nrssi_pu_ovr_SHIFT	10
#define LCNPHY_RFOverride0_nrssi_pu_ovr_MASK	(0x1 << LCNPHY_RFOverride0_nrssi_pu_ovr_SHIFT)
#define LCNPHY_RFOverride0_internalrfrxpu_ovr_SHIFT	11
#define LCNPHY_RFOverride0_internalrfrxpu_ovr_MASK	(0x1 << LCNPHY_RFOverride0_internalrfrxpu_ovr_SHIFT)
#define LCNPHY_RFOverride0_internalrftxpu_ovr_SHIFT	12
#define LCNPHY_RFOverride0_internalrftxpu_ovr_MASK	(0x1 << LCNPHY_RFOverride0_internalrftxpu_ovr_SHIFT)

/* Bits in LCNPHY_RFOverrideVal0 */
#define LCNPHY_RFOverrideVal0_trsw_rx_pu_ovr_val_SHIFT	0
#define LCNPHY_RFOverrideVal0_trsw_rx_pu_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_trsw_rx_pu_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_trsw_tx_pu_ovr_val_SHIFT	1
#define LCNPHY_RFOverrideVal0_trsw_tx_pu_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_trsw_tx_pu_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_ant_selp_ovr_val_SHIFT	2
#define LCNPHY_RFOverrideVal0_ant_selp_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_ant_selp_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_gmode_tx_pu_ovr_val_SHIFT	3
#define LCNPHY_RFOverrideVal0_gmode_tx_pu_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_gmode_tx_pu_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_gmode_rx_pu_ovr_val_SHIFT	4
#define LCNPHY_RFOverrideVal0_gmode_rx_pu_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_gmode_rx_pu_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_amode_tx_pu_ovr_val_SHIFT	5
#define LCNPHY_RFOverrideVal0_amode_tx_pu_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_amode_tx_pu_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_amode_rx_pu_ovr_val_SHIFT	6
#define LCNPHY_RFOverrideVal0_amode_rx_pu_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_amode_rx_pu_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_lpf_bw_ovr_val_SHIFT	7
#define LCNPHY_RFOverrideVal0_lpf_bw_ovr_val_MASK	(0x7 << LCNPHY_RFOverrideVal0_lpf_bw_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_rfpll_pu_ovr_val_SHIFT	10
#define LCNPHY_RFOverrideVal0_rfpll_pu_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_rfpll_pu_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_wrssi_pu_ovr_val_SHIFT	11
#define LCNPHY_RFOverrideVal0_wrssi_pu_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_wrssi_pu_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_nrssi_pu_ovr_val_SHIFT	12
#define LCNPHY_RFOverrideVal0_nrssi_pu_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_nrssi_pu_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_internalrfrxpu_ovr_val_SHIFT	13
#define LCNPHY_RFOverrideVal0_internalrfrxpu_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_internalrfrxpu_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_internalrftxpu_ovr_val_SHIFT	14
#define LCNPHY_RFOverrideVal0_internalrftxpu_ovr_val_MASK	(0x1 << LCNPHY_RFOverrideVal0_internalrftxpu_ovr_val_SHIFT)
#define LCNPHY_RFOverrideVal0_rfpll_pu_xor_SHIFT	15
#define LCNPHY_RFOverrideVal0_rfpll_pu_xor_MASK	(0x1 << LCNPHY_RFOverrideVal0_rfpll_pu_xor_SHIFT)

/* Bits in LCNPHY_swctrlOvr */
#define LCNPHY_swctrlOvr_swCtrl_p_ovr_SHIFT	0
#define LCNPHY_swctrlOvr_swCtrl_p_ovr_MASK	(0xf << LCNPHY_swctrlOvr_swCtrl_p_ovr_SHIFT)
#define LCNPHY_swctrlOvr_swCtrl_n_ovr_SHIFT	4
#define LCNPHY_swctrlOvr_swCtrl_n_ovr_MASK	(0xf << LCNPHY_swctrlOvr_swCtrl_n_ovr_SHIFT)
#define LCNPHY_swctrlOvr_rxatten_ovr_SHIFT	8
#define LCNPHY_swctrlOvr_rxatten_ovr_MASK	(0x1 << LCNPHY_swctrlOvr_rxatten_ovr_SHIFT)
#define LCNPHY_swctrlOvr_swCtrl_input_mux_ext_lna_gain_SHIFT	9
#define LCNPHY_swctrlOvr_swCtrl_input_mux_ext_lna_gain_MASK	(0x1 << LCNPHY_swctrlOvr_swCtrl_input_mux_ext_lna_gain_SHIFT)
#define LCNPHY_swctrlOvr_swCtrl_ovr_SHIFT	0
#define LCNPHY_swctrlOvr_swCtrl_ovr_MASK	(0xff << LCNPHY_swctrlOvr_swCtrl_ovr_SHIFT)

/* Bits in LCNPHY_swctrlOvr_val */
#define LCNPHY_swctrlOvr_val_swCtrl_p_ovr_val_SHIFT	0
#define LCNPHY_swctrlOvr_val_swCtrl_p_ovr_val_MASK	(0xf << LCNPHY_swctrlOvr_val_swCtrl_p_ovr_val_SHIFT)
#define LCNPHY_swctrlOvr_val_swCtrl_n_ovr_val_SHIFT	4
#define LCNPHY_swctrlOvr_val_swCtrl_n_ovr_val_MASK	(0xf << LCNPHY_swctrlOvr_val_swCtrl_n_ovr_val_SHIFT)
#define LCNPHY_swctrlOvr_val_rxatten_ovr_val_SHIFT	8
#define LCNPHY_swctrlOvr_val_rxatten_ovr_val_MASK	(0x1 << LCNPHY_swctrlOvr_val_rxatten_ovr_val_SHIFT)
#define LCNPHY_swctrlOvr_val_swCtrl_ovr_val_SHIFT	0
#define LCNPHY_swctrlOvr_val_swCtrl_ovr_val_MASK	(0xff << LCNPHY_swctrlOvr_val_swCtrl_ovr_val_SHIFT)

/* Bits in LCNPHY_RssiSelLookup1 */
#define LCNPHY_RssiSelLookup1_RssiSelLut0_SHIFT	0
#define LCNPHY_RssiSelLookup1_RssiSelLut0_MASK	(0x7 << LCNPHY_RssiSelLookup1_RssiSelLut0_SHIFT)
#define LCNPHY_RssiSelLookup1_RssiSelLut1_SHIFT	3
#define LCNPHY_RssiSelLookup1_RssiSelLut1_MASK	(0x7 << LCNPHY_RssiSelLookup1_RssiSelLut1_SHIFT)
#define LCNPHY_RssiSelLookup1_RssiSelLut2_SHIFT	6
#define LCNPHY_RssiSelLookup1_RssiSelLut2_MASK	(0x7 << LCNPHY_RssiSelLookup1_RssiSelLut2_SHIFT)
#define LCNPHY_RssiSelLookup1_RssiSelLut3_SHIFT	9
#define LCNPHY_RssiSelLookup1_RssiSelLut3_MASK	(0x7 << LCNPHY_RssiSelLookup1_RssiSelLut3_SHIFT)

/* Bits in LCNPHY_iqloCalCmd */
#define LCNPHY_iqloCalCmd_iqloCalCmd_SHIFT	15
#define LCNPHY_iqloCalCmd_iqloCalCmd_MASK	(0x1 << LCNPHY_iqloCalCmd_iqloCalCmd_SHIFT)
#define LCNPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT	14
#define LCNPHY_iqloCalCmd_iqloCalDFTCmd_MASK	(0x1 << LCNPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT)
#define LCNPHY_iqloCalCmd_core2cal_SHIFT	12
#define LCNPHY_iqloCalCmd_core2cal_MASK	(0x3 << LCNPHY_iqloCalCmd_core2cal_SHIFT)
#define LCNPHY_iqloCalCmd_cal_type_SHIFT	8
#define LCNPHY_iqloCalCmd_cal_type_MASK	(0xf << LCNPHY_iqloCalCmd_cal_type_SHIFT)
#define LCNPHY_iqloCalCmd_stepsize_start_log2_SHIFT	4
#define LCNPHY_iqloCalCmd_stepsize_start_log2_MASK	(0xf << LCNPHY_iqloCalCmd_stepsize_start_log2_SHIFT)
#define LCNPHY_iqloCalCmd_num_of_level_SHIFT	0
#define LCNPHY_iqloCalCmd_num_of_level_MASK	(0xf << LCNPHY_iqloCalCmd_num_of_level_SHIFT)

/* Bits in LCNPHY_iqloCalCmdNnum */
#define LCNPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT	12
#define LCNPHY_iqloCalCmdNnum_N_settle_search_log2_MASK	(0xf << LCNPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT)
#define LCNPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT	8
#define LCNPHY_iqloCalCmdNnum_N_meas_search_log2_MASK	(0xf << LCNPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT)
#define LCNPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT	4
#define LCNPHY_iqloCalCmdNnum_N_settle_gctl_log2_MASK	(0xf << LCNPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT)
#define LCNPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT	0
#define LCNPHY_iqloCalCmdNnum_N_meas_gctl_log2_MASK	(0xf << LCNPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT)

/* Bits in LCNPHY_iqloCalCmdGctl */
#define LCNPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT	15
#define LCNPHY_iqloCalCmdGctl_iqlo_cal_en_MASK	(0x1 << LCNPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT)
#define LCNPHY_iqloCalCmdGctl_index_gctl_start_SHIFT	8
#define LCNPHY_iqloCalCmdGctl_index_gctl_start_MASK	(0x1f << LCNPHY_iqloCalCmdGctl_index_gctl_start_SHIFT)
#define LCNPHY_iqloCalCmdGctl_gctl_threshold_d2_SHIFT	4
#define LCNPHY_iqloCalCmdGctl_gctl_threshold_d2_MASK	(0xf << LCNPHY_iqloCalCmdGctl_gctl_threshold_d2_SHIFT)
#define LCNPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT	0
#define LCNPHY_iqloCalCmdGctl_gctl_LADlen_d2_MASK	(0xf << LCNPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT)

/* Bits in LCNPHY_macintDbgReg */
#define LCNPHY_macintDbgReg_dbgtx_selstate_SHIFT	0
#define LCNPHY_macintDbgReg_dbgtx_selstate_MASK	(0x3 << LCNPHY_macintDbgReg_dbgtx_selstate_SHIFT)
#define LCNPHY_macintDbgReg_dbgrx_selstate_SHIFT	2
#define LCNPHY_macintDbgReg_dbgrx_selstate_MASK	(0x3 << LCNPHY_macintDbgReg_dbgrx_selstate_SHIFT)
#define LCNPHY_macintDbgReg_dbgclassifier_state_SHIFT	4
#define LCNPHY_macintDbgReg_dbgclassifier_state_MASK	(0x7 << LCNPHY_macintDbgReg_dbgclassifier_state_SHIFT)

/* Bits in LCNPHY_TableAddress */
#define LCNPHY_TableAddress_Table_SHIFT	10
#define LCNPHY_TableAddress_Table_MASK	(0x3f << LCNPHY_TableAddress_Table_SHIFT)
#define LCNPHY_TableAddress_Offset_SHIFT	0
#define LCNPHY_TableAddress_Offset_MASK	(0x3ff << LCNPHY_TableAddress_Offset_SHIFT)

/* Bits in LCNPHY_TabledataLo */
#define LCNPHY_TabledataLo_TabledataLo_SHIFT	0
#define LCNPHY_TabledataLo_TabledataLo_MASK	(0xffff << LCNPHY_TabledataLo_TabledataLo_SHIFT)

/* Bits in LCNPHY_TabledataHi */
#define LCNPHY_TabledataHi_TableDataHi_SHIFT	0
#define LCNPHY_TabledataHi_TableDataHi_MASK	(0xffff << LCNPHY_TabledataHi_TableDataHi_SHIFT)

/* Bits in LCNPHY_phyCrsEnableAddress */
#define LCNPHY_phyCrsEnableAddress_phyCrsEn_SHIFT	0
#define LCNPHY_phyCrsEnableAddress_phyCrsEn_MASK	(0xffff << LCNPHY_phyCrsEnableAddress_phyCrsEn_SHIFT)

/* Bits in LCNPHY_IdletimeCtrl */
#define LCNPHY_IdletimeCtrl_idleTimeUseCrsEd_SHIFT	0
#define LCNPHY_IdletimeCtrl_idleTimeUseCrsEd_MASK	(0x1 << LCNPHY_IdletimeCtrl_idleTimeUseCrsEd_SHIFT)
#define LCNPHY_IdletimeCtrl_idleTimeUseCrsSigDet_SHIFT	1
#define LCNPHY_IdletimeCtrl_idleTimeUseCrsSigDet_MASK	(0x1 << LCNPHY_IdletimeCtrl_idleTimeUseCrsSigDet_SHIFT)
#define LCNPHY_IdletimeCtrl_idleTimeUseCrsTx_SHIFT	2
#define LCNPHY_IdletimeCtrl_idleTimeUseCrsTx_MASK	(0x1 << LCNPHY_IdletimeCtrl_idleTimeUseCrsTx_SHIFT)
#define LCNPHY_IdletimeCtrl_clearIdleTimeCounters_SHIFT	3
#define LCNPHY_IdletimeCtrl_clearIdleTimeCounters_MASK	(0x1 << LCNPHY_IdletimeCtrl_clearIdleTimeCounters_SHIFT)
#define LCNPHY_IdletimeCtrl_enableIdleTimeCounters_SHIFT	4
#define LCNPHY_IdletimeCtrl_enableIdleTimeCounters_MASK	(0x1 << LCNPHY_IdletimeCtrl_enableIdleTimeCounters_SHIFT)

/* Bits in LCNPHY_IdletimeCrsOnLo */
#define LCNPHY_IdletimeCrsOnLo_idleTimeCrsOnLoCount_SHIFT	0
#define LCNPHY_IdletimeCrsOnLo_idleTimeCrsOnLoCount_MASK	(0xffff << LCNPHY_IdletimeCrsOnLo_idleTimeCrsOnLoCount_SHIFT)

/* Bits in LCNPHY_IdletimeCrsOnHi */
#define LCNPHY_IdletimeCrsOnHi_idleTimeCrsOnHiCount_SHIFT	0
#define LCNPHY_IdletimeCrsOnHi_idleTimeCrsOnHiCount_MASK	(0xffff << LCNPHY_IdletimeCrsOnHi_idleTimeCrsOnHiCount_SHIFT)

/* Bits in LCNPHY_IdletimeMeasTimeLo */
#define LCNPHY_IdletimeMeasTimeLo_idleTimeMeasTimeLoCount_SHIFT	0
#define LCNPHY_IdletimeMeasTimeLo_idleTimeMeasTimeLoCount_MASK	(0xffff << LCNPHY_IdletimeMeasTimeLo_idleTimeMeasTimeLoCount_SHIFT)

/* Bits in LCNPHY_IdletimeMeasTimeHi */
#define LCNPHY_IdletimeMeasTimeHi_idleTimeMeasTimeHiCount_SHIFT	0
#define LCNPHY_IdletimeMeasTimeHi_idleTimeMeasTimeHiCount_MASK	(0xffff << LCNPHY_IdletimeMeasTimeHi_idleTimeMeasTimeHiCount_SHIFT)

/* Bits in LCNPHY_ResetlenOfdmTxAddr */
#define LCNPHY_ResetlenOfdmTxAddr_ofdmtx_resetLenValue_SHIFT	0
#define LCNPHY_ResetlenOfdmTxAddr_ofdmtx_resetLenValue_MASK	(0xffff << LCNPHY_ResetlenOfdmTxAddr_ofdmtx_resetLenValue_SHIFT)

/* Bits in LCNPHY_ResetlenOfdmRxAddr */
#define LCNPHY_ResetlenOfdmRxAddr_ofdmrx_resetLenValue_SHIFT	0
#define LCNPHY_ResetlenOfdmRxAddr_ofdmrx_resetLenValue_MASK	(0xffff << LCNPHY_ResetlenOfdmRxAddr_ofdmrx_resetLenValue_SHIFT)

/* Bits in LCNPHY_reg_crs_enable */
#define LCNPHY_reg_crs_enable_reg_crs_enable_SHIFT	15
#define LCNPHY_reg_crs_enable_reg_crs_enable_MASK	(0x1 << LCNPHY_reg_crs_enable_reg_crs_enable_SHIFT)

/* Bits in LCNPHY_PlcpTmtStr0CtrMin */
#define LCNPHY_PlcpTmtStr0CtrMin_Str0CtrMinValue_SHIFT	0
#define LCNPHY_PlcpTmtStr0CtrMin_Str0CtrMinValue_MASK	(0xff << LCNPHY_PlcpTmtStr0CtrMin_Str0CtrMinValue_SHIFT)
#define LCNPHY_PlcpTmtStr0CtrMin_plcptmtValue_SHIFT	8
#define LCNPHY_PlcpTmtStr0CtrMin_plcptmtValue_MASK	(0x1f << LCNPHY_PlcpTmtStr0CtrMin_plcptmtValue_SHIFT)

/* Bits in LCNPHY_PktfsmResetLenValue */
#define LCNPHY_PktfsmResetLenValue_resetLenValue_SHIFT	0
#define LCNPHY_PktfsmResetLenValue_resetLenValue_MASK	(0xffff << LCNPHY_PktfsmResetLenValue_resetLenValue_SHIFT)

/* Bits in LCNPHY_readsym2resetCtrl */
#define LCNPHY_readsym2resetCtrl_readsym2resetwaitlen_SHIFT	8
#define LCNPHY_readsym2resetCtrl_readsym2resetwaitlen_MASK	(0xff << LCNPHY_readsym2resetCtrl_readsym2resetwaitlen_SHIFT)

/* Bits in LCNPHY_Dcfilterdelay1 */
#define LCNPHY_Dcfilterdelay1_avoidPktFsmHang_SHIFT	0
#define LCNPHY_Dcfilterdelay1_avoidPktFsmHang_MASK	(0x1 << LCNPHY_Dcfilterdelay1_avoidPktFsmHang_SHIFT)
#define LCNPHY_Dcfilterdelay1_passbadframes_SHIFT	1
#define LCNPHY_Dcfilterdelay1_passbadframes_MASK	(0x1 << LCNPHY_Dcfilterdelay1_passbadframes_SHIFT)
#define LCNPHY_Dcfilterdelay1_forcedsymtimrecen_SHIFT	2
#define LCNPHY_Dcfilterdelay1_forcedsymtimrecen_MASK	(0x1 << LCNPHY_Dcfilterdelay1_forcedsymtimrecen_SHIFT)

/* Bits in LCNPHY_packetrxActivetimeout */
#define LCNPHY_packetrxActivetimeout_pktrxActivetimeout_SHIFT	0
#define LCNPHY_packetrxActivetimeout_pktrxActivetimeout_MASK	(0xffff << LCNPHY_packetrxActivetimeout_pktrxActivetimeout_SHIFT)

/* Bits in LCNPHY_ed_timeoutValue */
#define LCNPHY_ed_timeoutValue_edtimeout_SHIFT	0
#define LCNPHY_ed_timeoutValue_edtimeout_MASK	(0xffff << LCNPHY_ed_timeoutValue_edtimeout_SHIFT)

/* Bits in LCNPHY_holdcrsOnValue */
#define LCNPHY_holdcrsOnValue_holdcrsonlen_SHIFT	0
#define LCNPHY_holdcrsOnValue_holdcrsonlen_MASK	(0xffff << LCNPHY_holdcrsOnValue_holdcrsonlen_SHIFT)

/* Bits in LCNPHY_ofdmtx_phycrsDelayValue */
#define LCNPHY_ofdmtx_phycrsDelayValue_ofdmtx_phycrsDelayValue_SHIFT	0
#define LCNPHY_ofdmtx_phycrsDelayValue_ofdmtx_phycrsDelayValue_MASK	(0xffff << LCNPHY_ofdmtx_phycrsDelayValue_ofdmtx_phycrsDelayValue_SHIFT)

/* Bits in LCNPHY_ccktx_phycrsDelayValue */
#define LCNPHY_ccktx_phycrsDelayValue_ccktx_phycrsDelayValue_SHIFT	0
#define LCNPHY_ccktx_phycrsDelayValue_ccktx_phycrsDelayValue_MASK	(0xffff << LCNPHY_ccktx_phycrsDelayValue_ccktx_phycrsDelayValue_SHIFT)

/* Bits in LCNPHY_EdonconfirmTimerValue */
#define LCNPHY_EdonconfirmTimerValue_edonconfirmtimer_SHIFT	0
#define LCNPHY_EdonconfirmTimerValue_edonconfirmtimer_MASK	(0xff << LCNPHY_EdonconfirmTimerValue_edonconfirmtimer_SHIFT)
#define LCNPHY_EdonconfirmTimerValue_edonblankingtimer_SHIFT	8
#define LCNPHY_EdonconfirmTimerValue_edonblankingtimer_MASK	(0xff << LCNPHY_EdonconfirmTimerValue_edonblankingtimer_SHIFT)

/* Bits in LCNPHY_EdoffconfirmTimerValue */
#define LCNPHY_EdoffconfirmTimerValue_edondownconfirmtimer_SHIFT	8
#define LCNPHY_EdoffconfirmTimerValue_edondownconfirmtimer_MASK	(0xff << LCNPHY_EdoffconfirmTimerValue_edondownconfirmtimer_SHIFT)
#define LCNPHY_EdoffconfirmTimerValue_edoffconfirmtimer_SHIFT	0
#define LCNPHY_EdoffconfirmTimerValue_edoffconfirmtimer_MASK	(0xff << LCNPHY_EdoffconfirmTimerValue_edoffconfirmtimer_SHIFT)

/* Bits in LCNPHY_phycrsoffTimerValue */
#define LCNPHY_phycrsoffTimerValue_phycrsofftimer_SHIFT	0
#define LCNPHY_phycrsoffTimerValue_phycrsofftimer_MASK	(0xffff << LCNPHY_phycrsoffTimerValue_phycrsofftimer_SHIFT)

#define LCNPHY_BBmultCoeffSel_use_txPwrCtrlCoeffforBBMult_SHIFT 0
#define LCNPHY_BBmultCoeffSel_use_txPwrCtrlCoeffforBBMult_MASK (1 << LCNPHY_phycrsoffTimerValue_phycrsofftimer_SHIFT)
/* Bits in LCNPHY_adcCompCtrl */
#define LCNPHY_adcCompCtrl_adccompCtrl_SHIFT	0
#define LCNPHY_adcCompCtrl_adccompCtrl_MASK	(0x1 << LCNPHY_adcCompCtrl_adccompCtrl_SHIFT)
#define LCNPHY_adcCompCtrl_flipiq_adcout_SHIFT	1
#define LCNPHY_adcCompCtrl_flipiq_adcout_MASK	(0x1 << LCNPHY_adcCompCtrl_flipiq_adcout_SHIFT)
#define LCNPHY_adcCompCtrl_flipiq_adccompout_SHIFT	2
#define LCNPHY_adcCompCtrl_flipiq_adccompout_MASK	(0x1 << LCNPHY_adcCompCtrl_flipiq_adccompout_SHIFT)
#define LCNPHY_adcCompCtrl_flipiq_dacin_SHIFT	3
#define LCNPHY_adcCompCtrl_flipiq_dacin_MASK	(0x1 << LCNPHY_adcCompCtrl_flipiq_dacin_SHIFT)
#define LCNPHY_adcCompCtrl_flipiq_adcswap_SHIFT	4
#define LCNPHY_adcCompCtrl_flipiq_adcswap_MASK	(0x1 << LCNPHY_adcCompCtrl_flipiq_adcswap_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatusExt */
#define LCNPHY_TxPwrCtrlStatusExt_baseIndex_SHIFT	0
#define LCNPHY_TxPwrCtrlStatusExt_baseIndex_MASK	(0x1ff << LCNPHY_TxPwrCtrlStatusExt_baseIndex_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatusNew4Ext */
#define LCNPHY_TxPwrCtrlStatusNew4Ext_avgTssi1_SHIFT	0
#define LCNPHY_TxPwrCtrlStatusNew4Ext_avgTssi1_MASK	(0x1ff << LCNPHY_TxPwrCtrlStatusNew4Ext_avgTssi1_SHIFT)
#define LCNPHY_TxPwrCtrlStatusNew4Ext_avgTssiValid1_SHIFT	15
#define LCNPHY_TxPwrCtrlStatusNew4Ext_avgTssiValid1_MASK	(0x1 << LCNPHY_TxPwrCtrlStatusNew4Ext_avgTssiValid1_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatusVbat */
#define LCNPHY_TxPwrCtrlStatusVbat_avgVbat_SHIFT	0
#define LCNPHY_TxPwrCtrlStatusVbat_avgVbat_MASK	(0x1ff << LCNPHY_TxPwrCtrlStatusVbat_avgVbat_SHIFT)
#define LCNPHY_TxPwrCtrlStatusVbat_avgVbatValid_SHIFT	15
#define LCNPHY_TxPwrCtrlStatusVbat_avgVbatValid_MASK	(0x1 << LCNPHY_TxPwrCtrlStatusVbat_avgVbatValid_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatusTemp */
#define LCNPHY_TxPwrCtrlStatusTemp_avgTemp_SHIFT	0
#define LCNPHY_TxPwrCtrlStatusTemp_avgTemp_MASK	(0x1ff << LCNPHY_TxPwrCtrlStatusTemp_avgTemp_SHIFT)
#define LCNPHY_TxPwrCtrlStatusTemp_avgTempValid_SHIFT	15
#define LCNPHY_TxPwrCtrlStatusTemp_avgTempValid_MASK	(0x1 << LCNPHY_TxPwrCtrlStatusTemp_avgTempValid_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatusTemp1 */
#define LCNPHY_TxPwrCtrlStatusTemp1_avgTemp2_SHIFT	0
#define LCNPHY_TxPwrCtrlStatusTemp1_avgTemp2_MASK	(0x1ff << LCNPHY_TxPwrCtrlStatusTemp1_avgTemp2_SHIFT)
#define LCNPHY_TxPwrCtrlStatusTemp1_avgTemp2Valid_SHIFT	15
#define LCNPHY_TxPwrCtrlStatusTemp1_avgTemp2Valid_MASK	(0x1 << LCNPHY_TxPwrCtrlStatusTemp1_avgTemp2Valid_SHIFT)

/* Bits in LCNPHY_bbShiftCtrl */
#define LCNPHY_bbShiftCtrl_bbshift_mode_SHIFT	0
#define LCNPHY_bbShiftCtrl_bbshift_mode_MASK	(0x3 << LCNPHY_bbShiftCtrl_bbshift_mode_SHIFT)
#define LCNPHY_bbShiftCtrl_bbshift_SHIFT	2
#define LCNPHY_bbShiftCtrl_bbshift_MASK	(0x3 << LCNPHY_bbShiftCtrl_bbshift_SHIFT)

/* Bits in LCNPHY_IQEnableWaitTimeAddress */
#define LCNPHY_IQEnableWaitTimeAddress_waittimevalue_SHIFT	0
#define LCNPHY_IQEnableWaitTimeAddress_waittimevalue_MASK	(0xff << LCNPHY_IQEnableWaitTimeAddress_waittimevalue_SHIFT)
#define LCNPHY_IQEnableWaitTimeAddress_iqmode_SHIFT	8
#define LCNPHY_IQEnableWaitTimeAddress_iqmode_MASK	(0x1 << LCNPHY_IQEnableWaitTimeAddress_iqmode_SHIFT)
#define LCNPHY_IQEnableWaitTimeAddress_iqstart_SHIFT	9
#define LCNPHY_IQEnableWaitTimeAddress_iqstart_MASK	(0x1 << LCNPHY_IQEnableWaitTimeAddress_iqstart_SHIFT)
#define LCNPHY_IQEnableWaitTimeAddress_i_q_Accstart_SHIFT	10
#define LCNPHY_IQEnableWaitTimeAddress_i_q_Accstart_MASK	(0x1 << LCNPHY_IQEnableWaitTimeAddress_i_q_Accstart_SHIFT)

/* Bits in LCNPHY_IQNumSampsAddress */
#define LCNPHY_IQNumSampsAddress_numSamps_SHIFT	0
#define LCNPHY_IQNumSampsAddress_numSamps_MASK	(0xffff << LCNPHY_IQNumSampsAddress_numSamps_SHIFT)

/* Bits in LCNPHY_IQAccHiAddress */
#define LCNPHY_IQAccHiAddress_IQAcc1_SHIFT	0
#define LCNPHY_IQAccHiAddress_IQAcc1_MASK	(0xffff << LCNPHY_IQAccHiAddress_IQAcc1_SHIFT)

/* Bits in LCNPHY_IQAccLoAddress */
#define LCNPHY_IQAccLoAddress_IQAcc0_SHIFT	0
#define LCNPHY_IQAccLoAddress_IQAcc0_MASK	(0xffff << LCNPHY_IQAccLoAddress_IQAcc0_SHIFT)

/* Bits in LCNPHY_IQIPWRAccHiAddress */
#define LCNPHY_IQIPWRAccHiAddress_IpwrAcc1_SHIFT	0
#define LCNPHY_IQIPWRAccHiAddress_IpwrAcc1_MASK	(0xffff << LCNPHY_IQIPWRAccHiAddress_IpwrAcc1_SHIFT)

/* Bits in LCNPHY_IQIPWRAccLoAddress */
#define LCNPHY_IQIPWRAccLoAddress_IpwrAcc0_SHIFT	0
#define LCNPHY_IQIPWRAccLoAddress_IpwrAcc0_MASK	(0xffff << LCNPHY_IQIPWRAccLoAddress_IpwrAcc0_SHIFT)

/* Bits in LCNPHY_IQQPWRAccHiAddress */
#define LCNPHY_IQQPWRAccHiAddress_QpwrAcc1_SHIFT	0
#define LCNPHY_IQQPWRAccHiAddress_QpwrAcc1_MASK	(0xffff << LCNPHY_IQQPWRAccHiAddress_QpwrAcc1_SHIFT)

/* Bits in LCNPHY_IQQPWRAccLoAddress */
#define LCNPHY_IQQPWRAccLoAddress_QpwrAcc0_SHIFT	0
#define LCNPHY_IQQPWRAccLoAddress_QpwrAcc0_MASK	(0xffff << LCNPHY_IQQPWRAccLoAddress_QpwrAcc0_SHIFT)

/* Bits in LCNPHY_ADCIAcc_15_0 */
#define LCNPHY_ADCIAcc_15_0_ADCIAcc_15_0_SHIFT	0
#define LCNPHY_ADCIAcc_15_0_ADCIAcc_15_0_MASK	(0xffff << LCNPHY_ADCIAcc_15_0_ADCIAcc_15_0_SHIFT)

/* Bits in LCNPHY_ADCQAcc_15_0 */
#define LCNPHY_ADCQAcc_15_0_ADCQAcc_15_0_SHIFT	0
#define LCNPHY_ADCQAcc_15_0_ADCQAcc_15_0_MASK	(0xffff << LCNPHY_ADCQAcc_15_0_ADCQAcc_15_0_SHIFT)

/* Bits in LCNPHY_iqAccDone */
#define LCNPHY_iqAccDone_iqAccDone_SHIFT	0
#define LCNPHY_iqAccDone_iqAccDone_MASK	(0x1 << LCNPHY_iqAccDone_iqAccDone_SHIFT)

/* Bits in LCNPHY_ADCIAcc_31_16 */
#define LCNPHY_ADCIAcc_31_16_ADCIAcc_31_16_SHIFT	0
#define LCNPHY_ADCIAcc_31_16_ADCIAcc_31_16_MASK	(0xffff << LCNPHY_ADCIAcc_31_16_ADCIAcc_31_16_SHIFT)

/* Bits in LCNPHY_scramstateAddr */
#define LCNPHY_scramstateAddr_initStateValue_SHIFT	0
#define LCNPHY_scramstateAddr_initStateValue_MASK	(0x7f << LCNPHY_scramstateAddr_initStateValue_SHIFT)
#define LCNPHY_scramstateAddr_scramCtrlMode_SHIFT	7
#define LCNPHY_scramstateAddr_scramCtrlMode_MASK	(0x1 << LCNPHY_scramstateAddr_scramCtrlMode_SHIFT)
#define LCNPHY_scramstateAddr_scramindexctlEn_SHIFT	8
#define LCNPHY_scramstateAddr_scramindexctlEn_MASK	(0x1 << LCNPHY_scramstateAddr_scramindexctlEn_SHIFT)

/* Bits in LCNPHY_txholdoffaddr */
#define LCNPHY_txholdoffaddr_txholdoffvalue_SHIFT	0
#define LCNPHY_txholdoffaddr_txholdoffvalue_MASK	(0xff << LCNPHY_txholdoffaddr_txholdoffvalue_SHIFT)

/* Bits in LCNPHY_pktgainvalAddr */
#define LCNPHY_pktgainvalAddr_pktgainValue_SHIFT	0
#define LCNPHY_pktgainvalAddr_pktgainValue_MASK	(0xff << LCNPHY_pktgainvalAddr_pktgainValue_SHIFT)
#define LCNPHY_pktgainvalAddr_pscontrolStatus_SHIFT	8
#define LCNPHY_pktgainvalAddr_pscontrolStatus_MASK	(0x1 << LCNPHY_pktgainvalAddr_pscontrolStatus_SHIFT)
#define LCNPHY_pktgainvalAddr_psAnglecontrolStatus_SHIFT	9
#define LCNPHY_pktgainvalAddr_psAnglecontrolStatus_MASK	(0xf << LCNPHY_pktgainvalAddr_psAnglecontrolStatus_SHIFT)

/* Bits in LCNPHY_trnoffsetAddr */
#define LCNPHY_trnoffsetAddr_trnoffsetValue_SHIFT	0
#define LCNPHY_trnoffsetAddr_trnoffsetValue_MASK	(0x1f << LCNPHY_trnoffsetAddr_trnoffsetValue_SHIFT)
#define LCNPHY_trnoffsetAddr_gainIdxStatus_SHIFT	5
#define LCNPHY_trnoffsetAddr_gainIdxStatus_MASK	(0x1ff << LCNPHY_trnoffsetAddr_gainIdxStatus_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlIdleTssi1 */
#define LCNPHY_TxPwrCtrlIdleTssi1_idleTssi1_SHIFT	0
#define LCNPHY_TxPwrCtrlIdleTssi1_idleTssi1_MASK	(0x1ff << LCNPHY_TxPwrCtrlIdleTssi1_idleTssi1_SHIFT)

/* Bits in LCNPHY_SamplecollectwaitAddr */
#define LCNPHY_SamplecollectwaitAddr_sampCollwait_SHIFT	0
#define LCNPHY_SamplecollectwaitAddr_sampCollwait_MASK	(0xfff << LCNPHY_SamplecollectwaitAddr_sampCollwait_SHIFT)

/* Bits in LCNPHY_AphyControlAddr */
#define LCNPHY_AphyControlAddr_phyloopbackEn_SHIFT	0
#define LCNPHY_AphyControlAddr_phyloopbackEn_MASK	(0x1 << LCNPHY_AphyControlAddr_phyloopbackEn_SHIFT)
#define LCNPHY_AphyControlAddr_passThrough_SHIFT	1
#define LCNPHY_AphyControlAddr_passThrough_MASK	(0x3 << LCNPHY_AphyControlAddr_passThrough_SHIFT)
#define LCNPHY_AphyControlAddr_sampcolltriggerEn_SHIFT	3
#define LCNPHY_AphyControlAddr_sampcolltriggerEn_MASK	(0x1 << LCNPHY_AphyControlAddr_sampcolltriggerEn_SHIFT)

/* Bits in LCNPHY_NumPassThroughAddr */
#define LCNPHY_NumPassThroughAddr_numpassThroughSamples_SHIFT	0
#define LCNPHY_NumPassThroughAddr_numpassThroughSamples_MASK	(0xfff << LCNPHY_NumPassThroughAddr_numpassThroughSamples_SHIFT)

/* Bits in LCNPHY_RxCompcoeff */
#define LCNPHY_RxCompcoeff_c1_SHIFT	0
#define LCNPHY_RxCompcoeff_c1_MASK	(0xff << LCNPHY_RxCompcoeff_c1_SHIFT)
#define LCNPHY_RxCompcoeff_c0_SHIFT	8
#define LCNPHY_RxCompcoeff_c0_MASK	(0xff << LCNPHY_RxCompcoeff_c0_SHIFT)

/* Bits in LCNPHY_SampleplayCnt */
#define LCNPHY_SampleplayCnt_sampPlayCount_SHIFT	0
#define LCNPHY_SampleplayCnt_sampPlayCount_MASK	(0xfff << LCNPHY_SampleplayCnt_sampPlayCount_SHIFT)

/* Bits in LCNPHY_SampplayBufControl */
#define LCNPHY_SampplayBufControl_sampPlaydepth_SHIFT	0
#define LCNPHY_SampplayBufControl_sampPlaydepth_MASK	(0x3f << LCNPHY_SampplayBufControl_sampPlaydepth_SHIFT)
#define LCNPHY_SampplayBufControl_sampPlayWait_SHIFT	6
#define LCNPHY_SampplayBufControl_sampPlayWait_MASK	(0x3ff << LCNPHY_SampplayBufControl_sampPlayWait_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlNum_temp */
#define LCNPHY_TxPwrCtrlNum_temp_Ntemp_delay_SHIFT	0
#define LCNPHY_TxPwrCtrlNum_temp_Ntemp_delay_MASK	(0xff << LCNPHY_TxPwrCtrlNum_temp_Ntemp_delay_SHIFT)
#define LCNPHY_TxPwrCtrlNum_temp_Ntemp_intg_log2_SHIFT	8
#define LCNPHY_TxPwrCtrlNum_temp_Ntemp_intg_log2_MASK	(0x7 << LCNPHY_TxPwrCtrlNum_temp_Ntemp_intg_log2_SHIFT)

/* Bits in LCNPHY_ADCQAcc_31_16 */
#define LCNPHY_ADCQAcc_31_16_ADCQAcc_31_16_SHIFT	0
#define LCNPHY_ADCQAcc_31_16_ADCQAcc_31_16_MASK	(0xffff << LCNPHY_ADCQAcc_31_16_ADCQAcc_31_16_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlCmd */
#define LCNPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT	15
#define LCNPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK	(0x1 << LCNPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT)
#define LCNPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT	14
#define LCNPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK	(0x1 << LCNPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT)
#define LCNPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT	13
#define LCNPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK	(0x1 << LCNPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT)
#define LCNPHY_TxPwrCtrlCmd_txPwrCtrl_swap_iq_SHIFT	12
#define LCNPHY_TxPwrCtrlCmd_txPwrCtrl_swap_iq_MASK	(0x1 << LCNPHY_TxPwrCtrlCmd_txPwrCtrl_swap_iq_SHIFT)
#define	LCNPHY_TxPwrCtrlCmd_posTssiPwrSlope_SHIFT 11
#define LCNPHY_TxPwrCtrlCmd_posTssiPwrSlope_MASK	(1 << LCNPHY_TxPwrCtrlCmd_invertTssiSamples_SHIFT)
#define	LCNPHY_TxPwrCtrlCmd_invertTssiSamples_SHIFT 10
#define LCNPHY_TxPwrCtrlCmd_invertTssiSamples_MASK	(0x1 << LCNPHY_TxPwrCtrlCmd_invertTssiSamples_SHIFT)
#define LCNPHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT	0
#define LCNPHY_TxPwrCtrlCmd_pwrIndex_init_MASK	(0x1ff << LCNPHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlNnum */
#define LCNPHY_TxPwrCtrlNnum_Ntssi_intg_log2_SHIFT	12
#define LCNPHY_TxPwrCtrlNnum_Ntssi_intg_log2_MASK	(0x7 << LCNPHY_TxPwrCtrlNnum_Ntssi_intg_log2_SHIFT)
#define LCNPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT	8
#define LCNPHY_TxPwrCtrlNnum_Npt_intg_log2_MASK	(0x7 << LCNPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT)
#define LCNPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT	0
#define LCNPHY_TxPwrCtrlNnum_Ntssi_delay_MASK	(0xff << LCNPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlIdleTssi */
#define LCNPHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT	15
#define LCNPHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_MASK	(0x1 << LCNPHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT)
#define LCNPHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT	0
#define LCNPHY_TxPwrCtrlIdleTssi_idleTssi0_MASK	(0x1ff << LCNPHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlTargetPwr */
#define LCNPHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT	8
#define LCNPHY_TxPwrCtrlTargetPwr_targetPwr1_MASK	(0xff << LCNPHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT)
#define LCNPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT	0
#define LCNPHY_TxPwrCtrlTargetPwr_targetPwr0_MASK	(0xff << LCNPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlDeltaPwrLimit */
#define LCNPHY_TxPwrCtrlDeltaPwrLimit_DeltaPwrLimit_SHIFT	0
#define LCNPHY_TxPwrCtrlDeltaPwrLimit_DeltaPwrLimit_MASK	(0xff << LCNPHY_TxPwrCtrlDeltaPwrLimit_DeltaPwrLimit_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlBaseIndex */
#define LCNPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT	15
#define LCNPHY_TxPwrCtrlBaseIndex_loadBaseIndex_MASK	(0x1 << LCNPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT)
#define LCNPHY_TxPwrCtrlBaseIndex_uC_baseIndex0_SHIFT	0
#define LCNPHY_TxPwrCtrlBaseIndex_uC_baseIndex0_MASK	(0x1ff << LCNPHY_TxPwrCtrlBaseIndex_uC_baseIndex0_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlPwrIndex */
#define LCNPHY_TxPwrCtrlPwrIndex_loadPwrIndex_SHIFT	15
#define LCNPHY_TxPwrCtrlPwrIndex_loadPwrIndex_MASK	(0x1 << LCNPHY_TxPwrCtrlPwrIndex_loadPwrIndex_SHIFT)
#define LCNPHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_SHIFT	0
#define LCNPHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_MASK	(0x1ff << LCNPHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatus */
#define LCNPHY_TxPwrCtrlStatus_estPwrValid_SHIFT	15
#define LCNPHY_TxPwrCtrlStatus_estPwrValid_MASK	(0x1 << LCNPHY_TxPwrCtrlStatus_estPwrValid_SHIFT)
#define LCNPHY_TxPwrCtrlStatus_estPwr_SHIFT	0
#define LCNPHY_TxPwrCtrlStatus_estPwr_MASK	(0x1ff << LCNPHY_TxPwrCtrlStatus_estPwr_SHIFT)

/* Bits in LCNPHY_lprfsignallut */
#define LCNPHY_lprfsignallut_gmode_tx_pu_lut_SHIFT	0
#define LCNPHY_lprfsignallut_gmode_tx_pu_lut_MASK	(0x1 << LCNPHY_lprfsignallut_gmode_tx_pu_lut_SHIFT)
#define LCNPHY_lprfsignallut_gmode_rx_pu_lut_SHIFT	1
#define LCNPHY_lprfsignallut_gmode_rx_pu_lut_MASK	(0x1 << LCNPHY_lprfsignallut_gmode_rx_pu_lut_SHIFT)
#define LCNPHY_lprfsignallut_amode_tx_pu_lut_SHIFT	2
#define LCNPHY_lprfsignallut_amode_tx_pu_lut_MASK	(0x1 << LCNPHY_lprfsignallut_amode_tx_pu_lut_SHIFT)
#define LCNPHY_lprfsignallut_amode_rx_pu_lut_SHIFT	3
#define LCNPHY_lprfsignallut_amode_rx_pu_lut_MASK	(0x1 << LCNPHY_lprfsignallut_amode_rx_pu_lut_SHIFT)
#define LCNPHY_lprfsignallut_internalrftxpu_lut_SHIFT	4
#define LCNPHY_lprfsignallut_internalrftxpu_lut_MASK	(0x1 << LCNPHY_lprfsignallut_internalrftxpu_lut_SHIFT)
#define LCNPHY_lprfsignallut_internalrfrxpu_lut_SHIFT	5
#define LCNPHY_lprfsignallut_internalrfrxpu_lut_MASK	(0x1 << LCNPHY_lprfsignallut_internalrfrxpu_lut_SHIFT)
#define LCNPHY_lprfsignallut_lpf_sel_tx_rx_lut_SHIFT	6
#define LCNPHY_lprfsignallut_lpf_sel_tx_rx_lut_MASK	(0x1 << LCNPHY_lprfsignallut_lpf_sel_tx_rx_lut_SHIFT)
#define LCNPHY_lprfsignallut_lpf_buf_pwrup_lut_SHIFT	7
#define LCNPHY_lprfsignallut_lpf_buf_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut_lpf_buf_pwrup_lut_SHIFT)
#define LCNPHY_lprfsignallut_lpf_tx_buf_pwrup_lut_SHIFT	8
#define LCNPHY_lprfsignallut_lpf_tx_buf_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut_lpf_tx_buf_pwrup_lut_SHIFT)
#define LCNPHY_lprfsignallut_lpf_dc1_pwrup_lut_SHIFT	9
#define LCNPHY_lprfsignallut_lpf_dc1_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut_lpf_dc1_pwrup_lut_SHIFT)
#define LCNPHY_lprfsignallut_lpf_byp_dc_lut_SHIFT	10
#define LCNPHY_lprfsignallut_lpf_byp_dc_lut_MASK	(0x1 << LCNPHY_lprfsignallut_lpf_byp_dc_lut_SHIFT)
#define LCNPHY_lprfsignallut_lpf_byp_rx_lut_SHIFT	11
#define LCNPHY_lprfsignallut_lpf_byp_rx_lut_MASK	(0x1 << LCNPHY_lprfsignallut_lpf_byp_rx_lut_SHIFT)
#define LCNPHY_lprfsignallut_lpf_byp_tx_lut_SHIFT	12
#define LCNPHY_lprfsignallut_lpf_byp_tx_lut_MASK	(0x1 << LCNPHY_lprfsignallut_lpf_byp_tx_lut_SHIFT)
#define LCNPHY_lprfsignallut_lpf_byp_dac_buf_lut_SHIFT	13
#define LCNPHY_lprfsignallut_lpf_byp_dac_buf_lut_MASK	(0x1 << LCNPHY_lprfsignallut_lpf_byp_dac_buf_lut_SHIFT)
#define LCNPHY_lprfsignallut_lpf_pwrup_lut_SHIFT	14
#define LCNPHY_lprfsignallut_lpf_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut_lpf_pwrup_lut_SHIFT)

/* Bits in LCNPHY_RxRadioControlFltrState */
#define LCNPHY_RxRadioControlFltrState_rx_flt_high_start_state_SHIFT	0
#define LCNPHY_RxRadioControlFltrState_rx_flt_high_start_state_MASK	(0xf << LCNPHY_RxRadioControlFltrState_rx_flt_high_start_state_SHIFT)
#define LCNPHY_RxRadioControlFltrState_rx_flt_high_hold_state_SHIFT	4
#define LCNPHY_RxRadioControlFltrState_rx_flt_high_hold_state_MASK	(0xf << LCNPHY_RxRadioControlFltrState_rx_flt_high_hold_state_SHIFT)
#define LCNPHY_RxRadioControlFltrState_rx_flt_low_start_state_SHIFT	8
#define LCNPHY_RxRadioControlFltrState_rx_flt_low_start_state_MASK	(0xf << LCNPHY_RxRadioControlFltrState_rx_flt_low_start_state_SHIFT)
#define LCNPHY_RxRadioControlFltrState_rx_flt_pga_start_state_SHIFT	12
#define LCNPHY_RxRadioControlFltrState_rx_flt_pga_start_state_MASK	(0xf << LCNPHY_RxRadioControlFltrState_rx_flt_pga_start_state_SHIFT)

/* Bits in LCNPHY_RxRadioControl */
#define LCNPHY_RxRadioControl_fine_gain_SHIFT	0
#define LCNPHY_RxRadioControl_fine_gain_MASK	(0x1 << LCNPHY_RxRadioControl_fine_gain_SHIFT)
#define LCNPHY_RxRadioControl_board_switch_arch_SHIFT	1
#define LCNPHY_RxRadioControl_board_switch_arch_MASK	(0x3 << LCNPHY_RxRadioControl_board_switch_arch_SHIFT)
#define LCNPHY_RxRadioControl_board_main_lna_SHIFT	3
#define LCNPHY_RxRadioControl_board_main_lna_MASK	(0x1 << LCNPHY_RxRadioControl_board_main_lna_SHIFT)
#define LCNPHY_RxRadioControl_ps_train_suppress_other_lna_SHIFT	4
#define LCNPHY_RxRadioControl_ps_train_suppress_other_lna_MASK	(0x1 << LCNPHY_RxRadioControl_ps_train_suppress_other_lna_SHIFT)
#define LCNPHY_RxRadioControl_ps_train_hold_fltr_ctrl_SHIFT	5
#define LCNPHY_RxRadioControl_ps_train_hold_fltr_ctrl_MASK	(0x1 << LCNPHY_RxRadioControl_ps_train_hold_fltr_ctrl_SHIFT)
#define LCNPHY_RxRadioControl_ps_fine_gain_SHIFT	6
#define LCNPHY_RxRadioControl_ps_fine_gain_MASK	(0x1 << LCNPHY_RxRadioControl_ps_fine_gain_SHIFT)
#define LCNPHY_RxRadioControl_dsss_stop_SHIFT	8
#define LCNPHY_RxRadioControl_dsss_stop_MASK	(0xf << LCNPHY_RxRadioControl_dsss_stop_SHIFT)
#define LCNPHY_RxRadioControl_ofdm_stop_SHIFT	12
#define LCNPHY_RxRadioControl_ofdm_stop_MASK	(0xf << LCNPHY_RxRadioControl_ofdm_stop_SHIFT)
#define LCNPHY_RxRadioControl_digi_offset_ovr_SHIFT	8
#define LCNPHY_RxRadioControl_digi_offset_ovr_MASK	(0x1 << LCNPHY_RxRadioControl_digi_offset_ovr_SHIFT)
#define LCNPHY_RxRadioControl_digi_gain_ovr_SHIFT	9
#define LCNPHY_RxRadioControl_digi_gain_ovr_MASK	(0x1 << LCNPHY_RxRadioControl_digi_gain_ovr_SHIFT)
#define LCNPHY_RxRadioControl_digi_offset_ovr_val_SHIFT	10
#define LCNPHY_RxRadioControl_digi_offset_ovr_val_MASK	(0x1 << LCNPHY_RxRadioControl_digi_offset_ovr_val_SHIFT)
#define LCNPHY_RxRadioControl_digi_gain_ovr_val_SHIFT	12
#define LCNPHY_RxRadioControl_digi_gain_ovr_val_MASK	(0xf << LCNPHY_RxRadioControl_digi_gain_ovr_val_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlBaseIndex1 */
#define LCNPHY_TxPwrCtrlBaseIndex1_uC_baseIndex1_SHIFT	0
#define LCNPHY_TxPwrCtrlBaseIndex1_uC_baseIndex1_MASK	(0x7f << LCNPHY_TxPwrCtrlBaseIndex1_uC_baseIndex1_SHIFT)
#define LCNPHY_TxPwrCtrlBaseIndex1_uC_pwrIndex1_SHIFT	8
#define LCNPHY_TxPwrCtrlBaseIndex1_uC_pwrIndex1_MASK	(0x7f << LCNPHY_TxPwrCtrlBaseIndex1_uC_pwrIndex1_SHIFT)

/* Bits in LCNPHY_rfoverride2 */
#define LCNPHY_rfoverride2_hpf1_ctrl_ovr_SHIFT	0
#define LCNPHY_rfoverride2_hpf1_ctrl_ovr_MASK	(0x1 << LCNPHY_rfoverride2_hpf1_ctrl_ovr_SHIFT)
#define LCNPHY_rfoverride2_hpf2_ctrl_ovr_SHIFT	1
#define LCNPHY_rfoverride2_hpf2_ctrl_ovr_MASK	(0x1 << LCNPHY_rfoverride2_hpf2_ctrl_ovr_SHIFT)
#define LCNPHY_rfoverride2_lpf_lq_ovr_SHIFT	2
#define LCNPHY_rfoverride2_lpf_lq_ovr_MASK	(0x1 << LCNPHY_rfoverride2_lpf_lq_ovr_SHIFT)
#define LCNPHY_rfoverride2_lna_pu_ovr_SHIFT	3
#define LCNPHY_rfoverride2_lna_pu_ovr_MASK	(0x1 << LCNPHY_rfoverride2_lna_pu_ovr_SHIFT)
#define LCNPHY_rfoverride2_ps_ctrl_ovr_SHIFT	4
#define LCNPHY_rfoverride2_ps_ctrl_ovr_MASK	(0x1 << LCNPHY_rfoverride2_ps_ctrl_ovr_SHIFT)
#define LCNPHY_rfoverride2_gmode_ext_lna_gain_ovr_SHIFT	5
#define LCNPHY_rfoverride2_gmode_ext_lna_gain_ovr_MASK	(0x1 << LCNPHY_rfoverride2_gmode_ext_lna_gain_ovr_SHIFT)
#define LCNPHY_rfoverride2_ext_lna_gain_ovr_SHIFT	5
#define LCNPHY_rfoverride2_ext_lna_gain_ovr_MASK	(0x1 << LCNPHY_rfoverride2_ext_lna_gain_ovr_SHIFT)
#define LCNPHY_rfoverride2_amode_ext_lna_gain_ovr_SHIFT	6
#define LCNPHY_rfoverride2_amode_ext_lna_gain_ovr_MASK	(0x1 << LCNPHY_rfoverride2_amode_ext_lna_gain_ovr_SHIFT)
#define LCNPHY_rfoverride2_txgainctrl_ovr_SHIFT	7
#define LCNPHY_rfoverride2_txgainctrl_ovr_MASK	(0x1 << LCNPHY_rfoverride2_txgainctrl_ovr_SHIFT)
#define LCNPHY_rfoverride2_rxgainctrl_ovr_SHIFT	8
#define LCNPHY_rfoverride2_rxgainctrl_ovr_MASK	(0x1 << LCNPHY_rfoverride2_rxgainctrl_ovr_SHIFT)
#define LCNPHY_rfoverride2_slna_gain_ctrl_ovr_SHIFT	10
#define LCNPHY_rfoverride2_slna_gain_ctrl_ovr_MASK	(0x1 << LCNPHY_rfoverride2_slna_gain_ctrl_ovr_SHIFT)
#define LCNPHY_rfoverride2_slna_pu_ovr_SHIFT	11
#define LCNPHY_rfoverride2_slna_pu_ovr_MASK	(0x1 << LCNPHY_rfoverride2_slna_pu_ovr_SHIFT)
#define LCNPHY_rfoverride2_gmode_ext_lna_pu_ovr_SHIFT	12
#define LCNPHY_rfoverride2_gmode_ext_lna_pu_ovr_MASK	(0x1 << LCNPHY_rfoverride2_gmode_ext_lna_pu_ovr_SHIFT)
#define LCNPHY_rfoverride2_slna_byp_ovr_SHIFT	12
#define LCNPHY_rfoverride2_slna_byp_ovr_MASK	(0x1 << LCNPHY_rfoverride2_slna_byp_ovr_SHIFT)
#define LCNPHY_rfoverride2_slna_mode_ovr_SHIFT	13
#define LCNPHY_rfoverride2_slna_mode_ovr_MASK	(0x1 << LCNPHY_rfoverride2_slna_mode_ovr_SHIFT)
#define LCNPHY_rfoverride2_amode_ext_lna_pu_ovr_SHIFT	13
#define LCNPHY_rfoverride2_amode_ext_lna_pu_ovr_MASK	(0x1 << LCNPHY_rfoverride2_amode_ext_lna_pu_ovr_SHIFT)
#define LCNPHY_rfoverride2_stxtxgainctrl_ovr_SHIFT	14
#define LCNPHY_rfoverride2_stxtxgainctrl_ovr_MASK	(0x1 << LCNPHY_rfoverride2_stxtxgainctrl_ovr_SHIFT)

/* Bits in LCNPHY_rfoverride2val */
#define LCNPHY_rfoverride2val_hpf1_ctrl_ovr_val_SHIFT	0
#define LCNPHY_rfoverride2val_hpf1_ctrl_ovr_val_MASK	(0x7 << LCNPHY_rfoverride2val_hpf1_ctrl_ovr_val_SHIFT)
#define LCNPHY_rfoverride2val_hpf2_ctrl_ovr_val_SHIFT	3
#define LCNPHY_rfoverride2val_hpf2_ctrl_ovr_val_MASK	(0x7 << LCNPHY_rfoverride2val_hpf2_ctrl_ovr_val_SHIFT)
#define LCNPHY_rfoverride2val_lpf_lq_ovr_val_SHIFT	6
#define LCNPHY_rfoverride2val_lpf_lq_ovr_val_MASK	(0x7 << LCNPHY_rfoverride2val_lpf_lq_ovr_val_SHIFT)
#define LCNPHY_rfoverride2val_gmode_ext_lna_gain_ovr_val_SHIFT	9
#define LCNPHY_rfoverride2val_gmode_ext_lna_gain_ovr_val_MASK	(0x1 << LCNPHY_rfoverride2val_gmode_ext_lna_gain_ovr_val_SHIFT)
#define LCNPHY_rfoverride2val_ext_lna_gain_ovr_val_SHIFT	9
#define LCNPHY_rfoverride2val_ext_lna_gain_ovr_val_MASK	(0x1 << LCNPHY_rfoverride2val_ext_lna_gain_ovr_val_SHIFT)
#define LCNPHY_rfoverride2val_amode_ext_lna_gain_ovr_val_SHIFT	10
#define LCNPHY_rfoverride2val_amode_ext_lna_gain_ovr_val_MASK	(0x1 << LCNPHY_rfoverride2val_amode_ext_lna_gain_ovr_val_SHIFT)
#define LCNPHY_rfoverride2val_slna_mode_ovr_val_SHIFT	10
#define LCNPHY_rfoverride2val_slna_mode_ovr_val_MASK	(0x1 << LCNPHY_rfoverride2val_slna_mode_ovr_val_SHIFT)
#define LCNPHY_rfoverride2val_slna_gain_ctrl_ovr_val_SHIFT	11
#define LCNPHY_rfoverride2val_slna_gain_ctrl_ovr_val_MASK	(0x3 << LCNPHY_rfoverride2val_slna_gain_ctrl_ovr_val_SHIFT)
#define LCNPHY_rfoverride2val_slna_gain_ctrl_ovr_val_rev_ge2_SHIFT	11
#define LCNPHY_rfoverride2val_slna_gain_ctrl_ovr_val_rev_ge2_MASK	(0x7 << LCNPHY_rfoverride2val_slna_gain_ctrl_ovr_val_rev_ge2_SHIFT)
#define LCNPHY_rfoverride2val_slna_pu_ovr_val_SHIFT	13
#define LCNPHY_rfoverride2val_slna_pu_ovr_val_MASK	(0x1 << LCNPHY_rfoverride2val_slna_pu_ovr_val_SHIFT)
#define LCNPHY_rfoverride2val_gmode_ext_lna_pu_ovr_val_SHIFT	14
#define LCNPHY_rfoverride2val_gmode_ext_lna_pu_ovr_val_MASK	(0x1 << LCNPHY_rfoverride2val_gmode_ext_lna_pu_ovr_val_SHIFT)
#define LCNPHY_rfoverride2val_amode_ext_lna_pu_ovr_val_SHIFT	15
#define LCNPHY_rfoverride2val_amode_ext_lna_pu_ovr_val_MASK	(0x1 << LCNPHY_rfoverride2val_amode_ext_lna_pu_ovr_val_SHIFT)
#define LCNPHY_rfoverride2val_slna_byp_ovr_val_SHIFT	15
#define LCNPHY_rfoverride2val_slna_byp_ovr_val_MASK	(0x1 << LCNPHY_rfoverride2val_slna_byp_ovr_val_SHIFT)

/* Bits in LCNPHY_psctrlovrval0 */
#define LCNPHY_psctrlovrval0_ps_ctrl_ovr_val0_SHIFT	0
#define LCNPHY_psctrlovrval0_ps_ctrl_ovr_val0_MASK	(0xffff << LCNPHY_psctrlovrval0_ps_ctrl_ovr_val0_SHIFT)

/* Bits in LCNPHY_psctrlovrval1 */
#define LCNPHY_psctrlovrval1_ps_ctrl_ovr_val1_SHIFT	0
#define LCNPHY_psctrlovrval1_ps_ctrl_ovr_val1_MASK	(0xffff << LCNPHY_psctrlovrval1_ps_ctrl_ovr_val1_SHIFT)

/* Bits in LCNPHY_psctrlovrval2 */
#define LCNPHY_psctrlovrval2_ps_ctrl_ovr_val2_SHIFT	0
#define LCNPHY_psctrlovrval2_ps_ctrl_ovr_val2_MASK	(0x3f << LCNPHY_psctrlovrval2_ps_ctrl_ovr_val2_SHIFT)

/* Bits in LCNPHY_txgainctrlovrval0 */
#define LCNPHY_txgainctrlovrval0_txgainctrl_ovr_val0_SHIFT	0
#define LCNPHY_txgainctrlovrval0_txgainctrl_ovr_val0_MASK	(0xffff << LCNPHY_txgainctrlovrval0_txgainctrl_ovr_val0_SHIFT)

/* Bits in LCNPHY_rxgainctrl0ovrval */
#define LCNPHY_rxgainctrl0ovrval_rxgainctrl_ovr_val0_SHIFT	0
#define LCNPHY_rxgainctrl0ovrval_rxgainctrl_ovr_val0_MASK	(0xffff << LCNPHY_rxgainctrl0ovrval_rxgainctrl_ovr_val0_SHIFT)

/* Bits in LCNPHY_rxlnaandgainctrl1ovrval */
#define LCNPHY_rxlnaandgainctrl1ovrval_rxgainctrl_ovr_val1_SHIFT	0
#define LCNPHY_rxlnaandgainctrl1ovrval_rxgainctrl_ovr_val1_MASK	(0xf << LCNPHY_rxlnaandgainctrl1ovrval_rxgainctrl_ovr_val1_SHIFT)
#define LCNPHY_rxlnaandgainctrl1ovrval_lnapuovr_Val_SHIFT	8
#define LCNPHY_rxlnaandgainctrl1ovrval_lnapuovr_Val_MASK	(0x7f << LCNPHY_rxlnaandgainctrl1ovrval_lnapuovr_Val_SHIFT)

/* Bits in LCNPHY_crsidletimeOutReg */
#define LCNPHY_crsidletimeOutReg_crsidletimeout_SHIFT	0
#define LCNPHY_crsidletimeOutReg_crsidletimeout_MASK	(0xff << LCNPHY_crsidletimeOutReg_crsidletimeout_SHIFT)

/* Bits in LCNPHY_mrcNoiseReduction */
#define LCNPHY_mrcNoiseReduction_mrcnoiseReduction_SHIFT	0
#define LCNPHY_mrcNoiseReduction_mrcnoiseReduction_MASK	(0xff << LCNPHY_mrcNoiseReduction_mrcnoiseReduction_SHIFT)

/* Bits in LCNPHY_TRLookup3 */
#define LCNPHY_TRLookup3_TRLut4_SHIFT	0
#define LCNPHY_TRLookup3_TRLut4_MASK	(0x3f << LCNPHY_TRLookup3_TRLut4_SHIFT)
#define LCNPHY_TRLookup3_TRLut5_SHIFT	8
#define LCNPHY_TRLookup3_TRLut5_MASK	(0x3f << LCNPHY_TRLookup3_TRLut5_SHIFT)

/* Bits in LCNPHY_TRLookup4 */
#define LCNPHY_TRLookup4_TRLut6_SHIFT	0
#define LCNPHY_TRLookup4_TRLut6_MASK	(0x3f << LCNPHY_TRLookup4_TRLut6_SHIFT)
#define LCNPHY_TRLookup4_TRLut7_SHIFT	8
#define LCNPHY_TRLookup4_TRLut7_MASK	(0x3f << LCNPHY_TRLookup4_TRLut7_SHIFT)

/* Bits in LCNPHY_RadarFifoStatus */
#define LCNPHY_RadarFifoStatus_radar_recordcnt_SHIFT	0
#define LCNPHY_RadarFifoStatus_radar_recordcnt_MASK	(0x1ff << LCNPHY_RadarFifoStatus_radar_recordcnt_SHIFT)
#define LCNPHY_RadarFifoStatus_radar_fifo_overflow_SHIFT	9
#define LCNPHY_RadarFifoStatus_radar_fifo_overflow_MASK	(0x1 << LCNPHY_RadarFifoStatus_radar_fifo_overflow_SHIFT)

/* Bits in LCNPHY_gpioOutEn */
#define LCNPHY_gpioOutEn_gpioHiOutEn_SHIFT	0
#define LCNPHY_gpioOutEn_gpioHiOutEn_MASK	(0xffff << LCNPHY_gpioOutEn_gpioHiOutEn_SHIFT)

/* Bits in LCNPHY_gpioSel */
#define LCNPHY_gpioSel_gpioSel_SHIFT	0
#define LCNPHY_gpioSel_gpioSel_MASK	(0xff << LCNPHY_gpioSel_gpioSel_SHIFT)
#define LCNPHY_gpioSel_gpioclk2pt5phase_SHIFT	8
#define LCNPHY_gpioSel_gpioclk2pt5phase_MASK	(0x3f << LCNPHY_gpioSel_gpioclk2pt5phase_SHIFT)

/* Bits in LCNPHY_gpioOut */
#define LCNPHY_gpioOut_gpioOut_SHIFT	0
#define LCNPHY_gpioOut_gpioOut_MASK	(0xffff << LCNPHY_gpioOut_gpioOut_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlRangeCmd */
#define LCNPHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable_SHIFT	0
#define LCNPHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable_MASK	(0x1 << LCNPHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable_SHIFT)
#define LCNPHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable2_SHIFT	1
#define LCNPHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable2_MASK	(0x1 << LCNPHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable2_SHIFT)
#define LCNPHY_TxPwrCtrlRangeCmd_interpol_en_SHIFT	2
#define LCNPHY_TxPwrCtrlRangeCmd_interpol_en_MASK	(0x1 << LCNPHY_TxPwrCtrlRangeCmd_interpol_en_SHIFT)
#define LCNPHY_TxPwrCtrlRangeCmd_interpol_en1_SHIFT	3
#define LCNPHY_TxPwrCtrlRangeCmd_interpol_en1_MASK	(0x1 << LCNPHY_TxPwrCtrlRangeCmd_interpol_en1_SHIFT)
#define LCNPHY_TxPwrCtrlRangeCmd_txGainTable_mode_SHIFT	4
#define LCNPHY_TxPwrCtrlRangeCmd_txGainTable_mode_MASK	(0x1 << LCNPHY_TxPwrCtrlRangeCmd_txGainTable_mode_SHIFT)
#define LCNPHY_TxPwrCtrlRangeCmd_force_vbatTemp_SHIFT	5
#define LCNPHY_TxPwrCtrlRangeCmd_force_vbatTemp_MASK	(0x1 << LCNPHY_TxPwrCtrlRangeCmd_force_vbatTemp_SHIFT)
#define LCNPHY_TxPwrCtrlRangeCmd_cckPwrOffset_SHIFT	6
#define LCNPHY_TxPwrCtrlRangeCmd_cckPwrOffset_MASK	(0x1ff << LCNPHY_TxPwrCtrlRangeCmd_cckPwrOffset_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlPwrRange2 */
#define LCNPHY_TxPwrCtrlPwrRange2_pwrMin_range2_SHIFT	0
#define LCNPHY_TxPwrCtrlPwrRange2_pwrMin_range2_MASK	(0xff << LCNPHY_TxPwrCtrlPwrRange2_pwrMin_range2_SHIFT)
#define LCNPHY_TxPwrCtrlPwrRange2_pwrMax_range2_SHIFT	8
#define LCNPHY_TxPwrCtrlPwrRange2_pwrMax_range2_MASK	(0xff << LCNPHY_TxPwrCtrlPwrRange2_pwrMax_range2_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlPwrMinMaxVal2 */
#define LCNPHY_TxPwrCtrlPwrMinMaxVal2_pwrMinVal2_SHIFT	0
#define LCNPHY_TxPwrCtrlPwrMinMaxVal2_pwrMinVal2_MASK	(0xff << LCNPHY_TxPwrCtrlPwrMinMaxVal2_pwrMinVal2_SHIFT)
#define LCNPHY_TxPwrCtrlPwrMinMaxVal2_pwrMaxVal2_SHIFT	8
#define LCNPHY_TxPwrCtrlPwrMinMaxVal2_pwrMaxVal2_MASK	(0xff << LCNPHY_TxPwrCtrlPwrMinMaxVal2_pwrMaxVal2_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlPwrMinMaxVal */
#define LCNPHY_TxPwrCtrlPwrMinMaxVal_pwrMinVal_SHIFT	0
#define LCNPHY_TxPwrCtrlPwrMinMaxVal_pwrMinVal_MASK	(0xff << LCNPHY_TxPwrCtrlPwrMinMaxVal_pwrMinVal_SHIFT)
#define LCNPHY_TxPwrCtrlPwrMinMaxVal_pwrMaxVal_SHIFT	8
#define LCNPHY_TxPwrCtrlPwrMinMaxVal_pwrMaxVal_MASK	(0xff << LCNPHY_TxPwrCtrlPwrMinMaxVal_pwrMaxVal_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlRfCtrlOverride0 */
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverride_SHIFT	0
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverride_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverride_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverride_SHIFT	1
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverride_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverride_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverride_SHIFT	2
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverride_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverride_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverride_SHIFT	3
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverride_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverride_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverride_SHIFT	4
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverride_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverride_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverrideVal_SHIFT	6
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverrideVal_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverrideVal_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverrideVal_SHIFT	7
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverrideVal_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverrideVal_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverrideVal_SHIFT	8
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverrideVal_MASK	(0xf << LCNPHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverrideVal_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverrideVal_SHIFT	12
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverrideVal_MASK	(0x7 << LCNPHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverrideVal_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverrideVal_SHIFT	15
#define LCNPHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverrideVal_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverrideVal_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlRfCtrlOverride1 */
#define LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_SHIFT	0
#define LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_SHIFT	1
#define LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverrideVal_SHIFT	2
#define LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverrideVal_MASK	(0x3ff << LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverrideVal_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverrideVal_SHIFT	12
#define LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverrideVal_MASK	(0x7 << LCNPHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverrideVal_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlRfCtrl0 */
#define LCNPHY_TxPwrCtrlRfCtrl0_tssiRangeVal0_SHIFT	0
#define LCNPHY_TxPwrCtrlRfCtrl0_tssiRangeVal0_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrl0_tssiRangeVal0_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl0_tssiRangeVal1_SHIFT	1
#define LCNPHY_TxPwrCtrlRfCtrl0_tssiRangeVal1_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrl0_tssiRangeVal1_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl0_tssiSelVal0_SHIFT	2
#define LCNPHY_TxPwrCtrlRfCtrl0_tssiSelVal0_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrl0_tssiSelVal0_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl0_tssiSelVal1_SHIFT	3
#define LCNPHY_TxPwrCtrlRfCtrl0_tssiSelVal1_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrl0_tssiSelVal1_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl0_amuxSelPortVal0_SHIFT	4
#define LCNPHY_TxPwrCtrlRfCtrl0_amuxSelPortVal0_MASK	(0x7 << LCNPHY_TxPwrCtrlRfCtrl0_amuxSelPortVal0_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl0_amuxSelPortVal1_SHIFT	8
#define LCNPHY_TxPwrCtrlRfCtrl0_amuxSelPortVal1_MASK	(0x7 << LCNPHY_TxPwrCtrlRfCtrl0_amuxSelPortVal1_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl0_amuxSelPortVal2_SHIFT	12
#define LCNPHY_TxPwrCtrlRfCtrl0_amuxSelPortVal2_MASK	(0x7 << LCNPHY_TxPwrCtrlRfCtrl0_amuxSelPortVal2_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlRfCtrl1 */
#define LCNPHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_SHIFT	0
#define LCNPHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_MASK	(0xf << LCNPHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_SHIFT	4
#define LCNPHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_MASK	(0xf << LCNPHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_SHIFT	8
#define LCNPHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_MASK	(0xf << LCNPHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_SHIFT	12
#define LCNPHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_SHIFT	13
#define LCNPHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_MASK	(0x1 << LCNPHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlRfCtrl2 */
#define LCNPHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelVmidVal0_SHIFT	0
#define LCNPHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelVmidVal0_MASK	(0x3ff << LCNPHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelVmidVal0_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelGainVal0_SHIFT	12
#define LCNPHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelGainVal0_MASK	(0x7 << LCNPHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelGainVal0_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlRfCtrl3 */
#define LCNPHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelVmidVal1_SHIFT	0
#define LCNPHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelVmidVal1_MASK	(0x3ff << LCNPHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelVmidVal1_SHIFT)
#define LCNPHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelGainVal1_SHIFT	12
#define LCNPHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelGainVal1_MASK	(0x7 << LCNPHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelGainVal1_SHIFT)

/* Bits in LCNPHY_radioCtrl */
#define LCNPHY_radioCtrl_internalRadioSharingEn_SHIFT	14
#define LCNPHY_radioCtrl_internalRadioSharingEn_MASK	(0x1 << LCNPHY_radioCtrl_internalRadioSharingEn_SHIFT)
#define LCNPHY_radioCtrl_rndctrl_SHIFT	12
#define LCNPHY_radioCtrl_rndctrl_MASK	(0x1 << LCNPHY_radioCtrl_rndctrl_SHIFT)
#define LCNPHY_radioCtrl_triggeren_SHIFT	10
#define LCNPHY_radioCtrl_triggeren_MASK	(0x3 << LCNPHY_radioCtrl_triggeren_SHIFT)
#define LCNPHY_radioCtrl_preferredAntShlnaNMax_SHIFT	9
#define LCNPHY_radioCtrl_preferredAntShlnaNMax_MASK	(0x1 << LCNPHY_radioCtrl_preferredAntShlnaNMax_SHIFT)
#define LCNPHY_radioCtrl_extlnamaxgainSetting_SHIFT	6
#define LCNPHY_radioCtrl_extlnamaxgainSetting_MASK	(0x1 << LCNPHY_radioCtrl_extlnamaxgainSetting_SHIFT)
#define LCNPHY_radioCtrl_slnamaxgainSetting_SHIFT	4
#define LCNPHY_radioCtrl_slnamaxgainSetting_MASK	(0x3 << LCNPHY_radioCtrl_slnamaxgainSetting_SHIFT)
#define LCNPHY_radioCtrl_extlnaen_SHIFT	3
#define LCNPHY_radioCtrl_extlnaen_MASK	(0x1 << LCNPHY_radioCtrl_extlnaen_SHIFT)
#define LCNPHY_radioCtrl_extlnaexclusiveCtrl_SHIFT	2
#define LCNPHY_radioCtrl_extlnaexclusiveCtrl_MASK	(0x1 << LCNPHY_radioCtrl_extlnaexclusiveCtrl_SHIFT)
#define LCNPHY_radioCtrl_extlnagainSelect_SHIFT	1
#define LCNPHY_radioCtrl_extlnagainSelect_MASK	(0x1 << LCNPHY_radioCtrl_extlnagainSelect_SHIFT)
#define LCNPHY_radioCtrl_auxgaintblEn_SHIFT	0
#define LCNPHY_radioCtrl_auxgaintblEn_MASK	(0x1 << LCNPHY_radioCtrl_auxgaintblEn_SHIFT)
#define LCNPHY_radioCtrl_blockerEn_SHIFT	13
#define LCNPHY_radioCtrl_blockerEn_MASK	(0x1 << LCNPHY_radioCtrl_blockerEn_SHIFT)

/* Bits in LCNPHY_gainidxoffset */
#define LCNPHY_gainidxoffset_dsssgainidxtableoffset_SHIFT	8
#define LCNPHY_gainidxoffset_dsssgainidxtableoffset_MASK	(0xff << LCNPHY_gainidxoffset_dsssgainidxtableoffset_SHIFT)
#define LCNPHY_gainidxoffset_ofdmgainidxtableoffset_SHIFT	0
#define LCNPHY_gainidxoffset_ofdmgainidxtableoffset_MASK	(0xff << LCNPHY_gainidxoffset_ofdmgainidxtableoffset_SHIFT)

/* Bits in LCNPHY_auxgainidxoffset */
#define LCNPHY_auxgainidxoffset_dsssauxgainidxtableoffset_SHIFT	8
#define LCNPHY_auxgainidxoffset_dsssauxgainidxtableoffset_MASK	(0x1f << LCNPHY_auxgainidxoffset_dsssauxgainidxtableoffset_SHIFT)
#define LCNPHY_auxgainidxoffset_ofdmauxgainidxtableoffset_SHIFT	0
#define LCNPHY_auxgainidxoffset_ofdmauxgainidxtableoffset_MASK	(0x1f << LCNPHY_auxgainidxoffset_ofdmauxgainidxtableoffset_SHIFT)

/* Bits in LCNPHY_extlnagainvalue0 */
#define LCNPHY_extlnagainvalue0_extlnagain1_SHIFT	8
#define LCNPHY_extlnagainvalue0_extlnagain1_MASK	(0x7f << LCNPHY_extlnagainvalue0_extlnagain1_SHIFT)
#define LCNPHY_extlnagainvalue0_extlnagain0_SHIFT	0
#define LCNPHY_extlnagainvalue0_extlnagain0_MASK	(0x7f << LCNPHY_extlnagainvalue0_extlnagain0_SHIFT)

/* Bits in LCNPHY_slna_tbl_sel */
#define LCNPHY_slna_tbl_sel_slna_0_sel_SHIFT	0
#define LCNPHY_slna_tbl_sel_slna_0_sel_MASK	(0x3 << LCNPHY_slna_tbl_sel_slna_0_sel_SHIFT)
#define LCNPHY_slna_tbl_sel_slna_1_sel_SHIFT	2
#define LCNPHY_slna_tbl_sel_slna_1_sel_MASK	(0x3 << LCNPHY_slna_tbl_sel_slna_1_sel_SHIFT)
#define LCNPHY_slna_tbl_sel_slna_2_sel_SHIFT	4
#define LCNPHY_slna_tbl_sel_slna_2_sel_MASK	(0x3 << LCNPHY_slna_tbl_sel_slna_2_sel_SHIFT)
#define LCNPHY_slna_tbl_sel_slna_3_sel_SHIFT	6
#define LCNPHY_slna_tbl_sel_slna_3_sel_MASK	(0x3 << LCNPHY_slna_tbl_sel_slna_3_sel_SHIFT)
#define LCNPHY_slna_tbl_sel_slna_4_sel_SHIFT	8
#define LCNPHY_slna_tbl_sel_slna_4_sel_MASK	(0x3 << LCNPHY_slna_tbl_sel_slna_4_sel_SHIFT)
#define LCNPHY_slna_tbl_sel_slna_5_sel_SHIFT	10
#define LCNPHY_slna_tbl_sel_slna_5_sel_MASK	(0x3 << LCNPHY_slna_tbl_sel_slna_5_sel_SHIFT)
#define LCNPHY_slna_tbl_sel_slna_byp_SHIFT	12
#define LCNPHY_slna_tbl_sel_slna_byp_MASK	(0x1 << LCNPHY_slna_tbl_sel_slna_byp_SHIFT)
#define LCNPHY_slna_tbl_sel_slna_mode_SHIFT	13
#define LCNPHY_slna_tbl_sel_slna_mode_MASK	(0x1 << LCNPHY_slna_tbl_sel_slna_mode_SHIFT)
#define LCNPHY_slna_tbl_sel_mux_slna_byp_SHIFT	14
#define LCNPHY_slna_tbl_sel_mux_slna_byp_MASK	(0x1 << LCNPHY_slna_tbl_sel_mux_slna_byp_SHIFT)
#define LCNPHY_slna_tbl_sel_mux_slna_mode_SHIFT	15
#define LCNPHY_slna_tbl_sel_mux_slna_mode_MASK	(0x1 << LCNPHY_slna_tbl_sel_mux_slna_mode_SHIFT)

/* Bits in LCNPHY_sw_ctrl_confi */
#define LCNPHY_swctrlconfig_swctrlmask_SHIFT  0
#define LCNPHY_swctrlconfig_swctrlmask_MASK   (0xff << LCNPHY_swctrlconfig_swctrlmask_SHIFT)
#define	LCNPHY_swctrlconfig_swCtrlinputmuxextlnagain_SHIFT 8
#define	LCNPHY_swctrlconfig_swCtrlinputmuxextlnagain_MASK  (1 << LCNPHY_swctrlconfig_swCtrlinputmuxextlnagain_SHIFT)
#define	LCNPHY_swctrlconfig_swCtrlinputmuxercxprisel_SHIFT 9
#define	LCNPHY_swctrlconfig_swCtrlinputmuxercxprisel_MASK  (1 << LCNPHY_swctrlconfig_swCtrlinputmuxercxprisel_SHIFT)
#define	LCNPHY_swctrlconfig_antennasharingen_SHIFT 10
#define	LCNPHY_swctrlconfig_antennasharingen_MASK  (1 << LCNPHY_swctrlconfig_antennasharingen_SHIFT)

/* Bits in LCNPHY_lnaputable */
#define LCNPHY_lnaputable_lnaputbl7_SHIFT	14
#define LCNPHY_lnaputable_lnaputbl7_MASK	(0x3 << LCNPHY_lnaputable_lnaputbl7_SHIFT)
#define LCNPHY_lnaputable_lnaputbl6_SHIFT	12
#define LCNPHY_lnaputable_lnaputbl6_MASK	(0x3 << LCNPHY_lnaputable_lnaputbl6_SHIFT)
#define LCNPHY_lnaputable_lnaputbl5_SHIFT	10
#define LCNPHY_lnaputable_lnaputbl5_MASK	(0x3 << LCNPHY_lnaputable_lnaputbl5_SHIFT)
#define LCNPHY_lnaputable_lnaputbl4_SHIFT	8
#define LCNPHY_lnaputable_lnaputbl4_MASK	(0x3 << LCNPHY_lnaputable_lnaputbl4_SHIFT)
#define LCNPHY_lnaputable_lnaputbl3_SHIFT	6
#define LCNPHY_lnaputable_lnaputbl3_MASK	(0x3 << LCNPHY_lnaputable_lnaputbl3_SHIFT)
#define LCNPHY_lnaputable_lnaputbl2_SHIFT	4
#define LCNPHY_lnaputable_lnaputbl2_MASK	(0x3 << LCNPHY_lnaputable_lnaputbl2_SHIFT)
#define LCNPHY_lnaputable_lnaputbl1_SHIFT	2
#define LCNPHY_lnaputable_lnaputbl1_MASK	(0x3 << LCNPHY_lnaputable_lnaputbl1_SHIFT)
#define LCNPHY_lnaputable_lnaputbl0_SHIFT	0
#define LCNPHY_lnaputable_lnaputbl0_MASK	(0x3 << LCNPHY_lnaputable_lnaputbl0_SHIFT)

/* Bits in LCNPHY_nftrAdj */
#define LCNPHY_nftrAdj_nftrAdj_SHIFT	0
#define LCNPHY_nftrAdj_nftrAdj_MASK	(0xff << LCNPHY_nftrAdj_nftrAdj_SHIFT)
#define LCNPHY_nftrAdj_bt_gain_tbl_offset_SHIFT	8
#define LCNPHY_nftrAdj_bt_gain_tbl_offset_MASK	(0xff << LCNPHY_nftrAdj_bt_gain_tbl_offset_SHIFT)

/* Bits in LCNPHY_RFinputOverride */
#define LCNPHY_RFinputOverride_ercx_prisel_ovr_SHIFT	7
#define LCNPHY_RFinputOverride_ercx_prisel_ovr_MASK	(0x1 << LCNPHY_RFinputOverride_ercx_prisel_ovr_SHIFT)
#define LCNPHY_RFinputOverride_wlslnapu_ovr_SHIFT	6
#define LCNPHY_RFinputOverride_wlslnapu_ovr_MASK	(0x1 << LCNPHY_RFinputOverride_wlslnapu_ovr_SHIFT)
#define LCNPHY_RFinputOverride_wlextlnagainctrl_g_ovr_SHIFT	5
#define LCNPHY_RFinputOverride_wlextlnagainctrl_g_ovr_MASK	(0x1 << LCNPHY_RFinputOverride_wlextlnagainctrl_g_ovr_SHIFT)
#define LCNPHY_RFinputOverride_wlextlnapu_g_ovr_SHIFT	4
#define LCNPHY_RFinputOverride_wlextlnapu_g_ovr_MASK	(0x1 << LCNPHY_RFinputOverride_wlextlnapu_g_ovr_SHIFT)
#define LCNPHY_RFinputOverride_wlslnagainctrl_ovr_SHIFT	3
#define LCNPHY_RFinputOverride_wlslnagainctrl_ovr_MASK	(0x1 << LCNPHY_RFinputOverride_wlslnagainctrl_ovr_SHIFT)
#define LCNPHY_RFinputOverride_bttx_ovr_SHIFT	2
#define LCNPHY_RFinputOverride_bttx_ovr_MASK	(0x1 << LCNPHY_RFinputOverride_bttx_ovr_SHIFT)
#define LCNPHY_RFinputOverride_extlna_SHIFT	1
#define LCNPHY_RFinputOverride_extlna_MASK	(0x1 << LCNPHY_RFinputOverride_extlna_SHIFT)
#define LCNPHY_RFinputOverride_BTPriority_ovr_SHIFT	0
#define LCNPHY_RFinputOverride_BTPriority_ovr_MASK	(0x1 << LCNPHY_RFinputOverride_BTPriority_ovr_SHIFT)

/* Bits in LCNPHY_RFinputOverrideVal */
#define LCNPHY_RFinputOverrideVal_ercx_prisel_ovr_val_SHIFT	8
#define LCNPHY_RFinputOverrideVal_ercx_prisel_ovr_val_MASK	(0x1 << LCNPHY_RFinputOverrideVal_ercx_prisel_ovr_val_SHIFT)
#define LCNPHY_RFinputOverrideVal_wlslnapu_ovr_val_SHIFT	7
#define LCNPHY_RFinputOverrideVal_wlslnapu_ovr_val_MASK	(0x1 << LCNPHY_RFinputOverrideVal_wlslnapu_ovr_val_SHIFT)
#define LCNPHY_RFinputOverrideVal_wlextlnagainctrl_g_ovr_val_SHIFT	6
#define LCNPHY_RFinputOverrideVal_wlextlnagainctrl_g_ovr_val_MASK	(0x1 << LCNPHY_RFinputOverrideVal_wlextlnagainctrl_g_ovr_val_SHIFT)
#define LCNPHY_RFinputOverrideVal_wlextlnapu_g_ovr_val_SHIFT	5
#define LCNPHY_RFinputOverrideVal_wlextlnapu_g_ovr_val_MASK	(0x1 << LCNPHY_RFinputOverrideVal_wlextlnapu_g_ovr_val_SHIFT)
#define LCNPHY_RFinputOverrideVal_wlslnagainctrl_ovr_val_SHIFT	3
#define LCNPHY_RFinputOverrideVal_wlslnagainctrl_ovr_val_MASK	(0x3 << LCNPHY_RFinputOverrideVal_wlslnagainctrl_ovr_val_SHIFT)
#define LCNPHY_RFinputOverrideVal_bttx_ovr_val_SHIFT	2
#define LCNPHY_RFinputOverrideVal_bttx_ovr_val_MASK	(0x1 << LCNPHY_RFinputOverrideVal_bttx_ovr_val_SHIFT)
#define LCNPHY_RFinputOverrideVal_gmoderxpu_ovr_val_SHIFT	1
#define LCNPHY_RFinputOverrideVal_gmoderxpu_ovr_val_MASK	(0x1 << LCNPHY_RFinputOverrideVal_gmoderxpu_ovr_val_SHIFT)
#define LCNPHY_RFinputOverrideVal_BTPriority_ovr_val_SHIFT	0
#define LCNPHY_RFinputOverrideVal_BTPriority_ovr_val_MASK	(0x1 << LCNPHY_RFinputOverrideVal_BTPriority_ovr_val_SHIFT)

/* Bits in LCNPHY_afe_ddfs */
#define LCNPHY_afe_ddfs_squareWaveEn_SHIFT	0
#define LCNPHY_afe_ddfs_squareWaveEn_MASK	(0x1 << LCNPHY_afe_ddfs_squareWaveEn_SHIFT)
#define LCNPHY_afe_ddfs_playoutEn_SHIFT	1
#define LCNPHY_afe_ddfs_playoutEn_MASK	(0x1 << LCNPHY_afe_ddfs_playoutEn_SHIFT)
#define LCNPHY_afe_ddfs_twoToneEn_SHIFT	2
#define LCNPHY_afe_ddfs_twoToneEn_MASK	(0x1 << LCNPHY_afe_ddfs_twoToneEn_SHIFT)
#define LCNPHY_afe_ddfs_chanIEn_SHIFT	3
#define LCNPHY_afe_ddfs_chanIEn_MASK	(0x1 << LCNPHY_afe_ddfs_chanIEn_SHIFT)
#define LCNPHY_afe_ddfs_chanQEn_SHIFT	4
#define LCNPHY_afe_ddfs_chanQEn_MASK	(0x1 << LCNPHY_afe_ddfs_chanQEn_SHIFT)
#define LCNPHY_afe_ddfs_scaleIndex_SHIFT	5
#define LCNPHY_afe_ddfs_scaleIndex_MASK	(0x3 << LCNPHY_afe_ddfs_scaleIndex_SHIFT)

/* Bits in LCNPHY_afe_ddfs_pointer_init */
#define LCNPHY_afe_ddfs_pointer_init_lutPointer1Init_SHIFT	0
#define LCNPHY_afe_ddfs_pointer_init_lutPointer1Init_MASK	(0x7f << LCNPHY_afe_ddfs_pointer_init_lutPointer1Init_SHIFT)
#define LCNPHY_afe_ddfs_pointer_init_lutPointer2Init_SHIFT	8
#define LCNPHY_afe_ddfs_pointer_init_lutPointer2Init_MASK	(0x7f << LCNPHY_afe_ddfs_pointer_init_lutPointer2Init_SHIFT)

/* Bits in LCNPHY_afe_ddfs_incr_init */
#define LCNPHY_afe_ddfs_incr_init_lutIncr1Init_SHIFT	0
#define LCNPHY_afe_ddfs_incr_init_lutIncr1Init_MASK	(0x7f << LCNPHY_afe_ddfs_incr_init_lutIncr1Init_SHIFT)
#define LCNPHY_afe_ddfs_incr_init_lutIncr2Init_SHIFT	8
#define LCNPHY_afe_ddfs_incr_init_lutIncr2Init_MASK	(0x7f << LCNPHY_afe_ddfs_incr_init_lutIncr2Init_SHIFT)

/* Bits in LCNPHY_lpfbwlutreg0 */
#define LCNPHY_lpfbwlutreg0_lpfbwlut0_SHIFT	0
#define LCNPHY_lpfbwlutreg0_lpfbwlut0_MASK	(0x7 << LCNPHY_lpfbwlutreg0_lpfbwlut0_SHIFT)
#define LCNPHY_lpfbwlutreg0_lpfbwlut1_SHIFT	3
#define LCNPHY_lpfbwlutreg0_lpfbwlut1_MASK	(0x7 << LCNPHY_lpfbwlutreg0_lpfbwlut1_SHIFT)
#define LCNPHY_lpfbwlutreg0_lpfbwlut2_SHIFT	6
#define LCNPHY_lpfbwlutreg0_lpfbwlut2_MASK	(0x7 << LCNPHY_lpfbwlutreg0_lpfbwlut2_SHIFT)
#define LCNPHY_lpfbwlutreg0_lpfbwlut3_SHIFT	9
#define LCNPHY_lpfbwlutreg0_lpfbwlut3_MASK	(0x7 << LCNPHY_lpfbwlutreg0_lpfbwlut3_SHIFT)
#define LCNPHY_lpfbwlutreg0_lpfbwlut4_SHIFT	12
#define LCNPHY_lpfbwlutreg0_lpfbwlut4_MASK	(0x7 << LCNPHY_lpfbwlutreg0_lpfbwlut4_SHIFT)

/* Bits in LCNPHY_lpfbwlutreg1 */
#define LCNPHY_lpfbwlutreg1_lpf_ofdm_tx_bw_SHIFT	0
#define LCNPHY_lpfbwlutreg1_lpf_ofdm_tx_bw_MASK	(0x7 << LCNPHY_lpfbwlutreg1_lpf_ofdm_tx_bw_SHIFT)
#define LCNPHY_lpfbwlutreg1_lpf_cck_tx_bw_SHIFT	3
#define LCNPHY_lpfbwlutreg1_lpf_cck_tx_bw_MASK	(0x7 << LCNPHY_lpfbwlutreg1_lpf_cck_tx_bw_SHIFT)
#define LCNPHY_lpfbwlutreg1_lpf_rx_bw_SHIFT	6
#define LCNPHY_lpfbwlutreg1_lpf_rx_bw_MASK	(0x7 << LCNPHY_lpfbwlutreg1_lpf_rx_bw_SHIFT)
#define LCNPHY_lpfbwlutreg1_lpf_ofdm_tx_byp_SHIFT	9
#define LCNPHY_lpfbwlutreg1_lpf_ofdm_tx_byp_MASK	(0x1 << LCNPHY_lpfbwlutreg1_lpf_ofdm_tx_byp_SHIFT)
#define LCNPHY_lpfbwlutreg1_lpf_cck_tx_byp_SHIFT	10
#define LCNPHY_lpfbwlutreg1_lpf_cck_tx_byp_MASK	(0x1 << LCNPHY_lpfbwlutreg1_lpf_cck_tx_byp_SHIFT)
#define LCNPHY_lpfbwlutreg1_lpf_rx_byp_SHIFT	11
#define LCNPHY_lpfbwlutreg1_lpf_rx_byp_MASK	(0x1 << LCNPHY_lpfbwlutreg1_lpf_rx_byp_SHIFT)
#define LCNPHY_lpfbwlutreg1_ofdm_dac_buf_byp_SHIFT	12
#define LCNPHY_lpfbwlutreg1_ofdm_dac_buf_byp_MASK	(0x1 << LCNPHY_lpfbwlutreg1_ofdm_dac_buf_byp_SHIFT)
#define LCNPHY_lpfbwlutreg1_cck_dac_buf_byp_SHIFT	13
#define LCNPHY_lpfbwlutreg1_cck_dac_buf_byp_MASK	(0x1 << LCNPHY_lpfbwlutreg1_cck_dac_buf_byp_SHIFT)

/* Bits in LCNPHY_slnanoisetblreg0 */
#define LCNPHY_slnanoisetblreg0_slnanoisetbl0_SHIFT	0
#define LCNPHY_slnanoisetblreg0_slnanoisetbl0_MASK	(0x1f << LCNPHY_slnanoisetblreg0_slnanoisetbl0_SHIFT)
#define LCNPHY_slnanoisetblreg0_slnanoisetbl1_SHIFT	5
#define LCNPHY_slnanoisetblreg0_slnanoisetbl1_MASK	(0x1f << LCNPHY_slnanoisetblreg0_slnanoisetbl1_SHIFT)
#define LCNPHY_slnanoisetblreg0_slnanoisetbl2_SHIFT	10
#define LCNPHY_slnanoisetblreg0_slnanoisetbl2_MASK	(0x1f << LCNPHY_slnanoisetblreg0_slnanoisetbl2_SHIFT)

/* Bits in LCNPHY_slnanoisetblreg1 */
#define LCNPHY_slnanoisetblreg1_slnanoisetbl3_SHIFT	0
#define LCNPHY_slnanoisetblreg1_slnanoisetbl3_MASK	(0x1f << LCNPHY_slnanoisetblreg1_slnanoisetbl3_SHIFT)
#define LCNPHY_slnanoisetblreg1_slnanoisetbl4_SHIFT	5
#define LCNPHY_slnanoisetblreg1_slnanoisetbl4_MASK	(0x1f << LCNPHY_slnanoisetblreg1_slnanoisetbl4_SHIFT)
#define LCNPHY_slnanoisetblreg1_slnanoisetbl5_SHIFT	10
#define LCNPHY_slnanoisetblreg1_slnanoisetbl5_MASK	(0x1f << LCNPHY_slnanoisetblreg1_slnanoisetbl5_SHIFT)

/* Bits in LCNPHY_slnanoisetblreg2 */
#define LCNPHY_slnanoisetblreg2_slnanoisetbl6_SHIFT	0
#define LCNPHY_slnanoisetblreg2_slnanoisetbl6_MASK	(0x1f << LCNPHY_slnanoisetblreg2_slnanoisetbl6_SHIFT)
#define LCNPHY_slnanoisetblreg2_slnanoisetbl7_SHIFT	5
#define LCNPHY_slnanoisetblreg2_slnanoisetbl7_MASK	(0x1f << LCNPHY_slnanoisetblreg2_slnanoisetbl7_SHIFT)

/* Bits in LCNPHY_extslnactrl0 */
#define LCNPHY_extslnactrl0_extslnactrl0_SHIFT	0
#define LCNPHY_extslnactrl0_extslnactrl0_MASK	(0xffff << LCNPHY_extslnactrl0_extslnactrl0_SHIFT)
#define LCNPHY_extslnactrl0_slna_bias_SHIFT	0
#define LCNPHY_extslnactrl0_slna_bias_MASK	(0x7f << LCNPHY_extslnactrl0_slna_bias_SHIFT)
#define LCNPHY_extslnactrl0_slna_freq_tune_SHIFT	8
#define LCNPHY_extslnactrl0_slna_freq_tune_MASK	(0xf << LCNPHY_extslnactrl0_slna_freq_tune_SHIFT)

/* Bits in LCNPHY_extslnactrl1 */
#define LCNPHY_extslnactrl1_extslnactrl1_SHIFT	0
#define LCNPHY_extslnactrl1_extslnactrl1_MASK	(0xff << LCNPHY_extslnactrl1_extslnactrl1_SHIFT)

/* Bits in LCNPHY_lpfgainlutreg */
/*#define LCNPHY_extslnactrl1_extslnactrl1_SHIFT	0
#define LCNPHY_extslnactrl1_extslnactrl1_MASK	(0xff << LCNPHY_extslnactrl1_extslnactrl1_SHIFT) */
#define LCNPHY_lpfgainlutreg_lpf_ofdm_tx_biq1_gain_SHIFT	0
#define LCNPHY_lpfgainlutreg_lpf_ofdm_tx_biq1_gain_MASK  (0xf << LCNPHY_lpfgainlutreg_lpf_ofdm_tx_biq1_gain_SHIFT)
#define LCNPHY_lpfgainlutreg_lpf_ofdm_tx_biq2_gain_SHIFT	4
#define LCNPHY_lpfgainlutreg_lpf_ofdm_tx_biq2_gain_MASK  (0xf << LCNPHY_lpfgainlutreg_lpf_ofdm_tx_biq2_gain_SHIFT)
#define LCNPHY_lpfgainlutreg_lpf_cck_tx_biq1_gain_SHIFT	8
#define LCNPHY_lpfgainlutreg_lpf_cck_tx_biq1_gain_MASK  (0xf << LCNPHY_lpfgainlutreg_lpf_cck_tx_biq1_gain_SHIFT)
#define LCNPHY_lpfgainlutreg_lpf_cck_tx_biq2_gain_SHIFT	12
#define LCNPHY_lpfgainlutreg_lpf_cck_tx_biq2_gain_MASK  (0xf << LCNPHY_lpfgainlutreg_lpf_cck_tx_biq2_gain_SHIFT)

/* Bits in LCNPHY_lpfofdmhtlutreg */
#define LCNPHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq1_gain_SHIFT	0
#define LCNPHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq1_gain_MASK  (0xf << LCNPHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq1_gain_SHIFT)
#define LCNPHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq2_gain_SHIFT	4
#define LCNPHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq2_gain_MASK  (0xf << LCNPHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_biq2_gain_SHIFT)
#define LCNPHY_lpfofdmhtlutreg_lpf_ofdm_tx_ht_bw_SHIFT	8
#define LCNPHY_lpfofdmhtlutreg_lpf_ofdm_tx_ht_bw_MASK  (0x7 << LCNPHY_lpfofdmhtlutreg_lpf_ofdm_tx_ht_bw_SHIFT)
#define LCNPHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_q_SHIFT	11
#define LCNPHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_q_MASK  (0x1 << LCNPHY_lpfofdmhtlutreg_lpf_ofdm_ht_tx_q_SHIFT)

/* Bits in LCNPHY_extstxctrl1 */
#define LCNPHY_extstxctrl1_extstxctrl1_SHIFT	0
#define LCNPHY_extstxctrl1_extstxctrl1_MASK	(0xffff << LCNPHY_extstxctrl1_extstxctrl1_SHIFT)

/* Bits in LCNPHY_extstxctrl2 */
#define LCNPHY_extstxctrl2_extstxctrl2_SHIFT	0
#define LCNPHY_extstxctrl2_extstxctrl2_MASK	(0xffff << LCNPHY_extstxctrl2_extstxctrl2_SHIFT)

/* Bits in LCNPHY_extstxctrl3 */
#define LCNPHY_extstxctrl3_extstxctrl3_SHIFT	0
#define LCNPHY_extstxctrl3_extstxctrl3_MASK	(0xffff << LCNPHY_extstxctrl3_extstxctrl3_SHIFT)

/* Bits in LCNPHY_extstxctrl4 */
#define LCNPHY_extstxctrl4_extstxctrl4_SHIFT	0
#define LCNPHY_extstxctrl4_extstxctrl4_MASK	(0xffff << LCNPHY_extstxctrl4_extstxctrl4_SHIFT)

/* Bits in LCNPHY_extstxctrl5 */
#define LCNPHY_extstxctrl5_extstxctrl5_SHIFT	0
#define LCNPHY_extstxctrl5_extstxctrl5_MASK	(0xffff << LCNPHY_extstxctrl5_extstxctrl5_SHIFT)

/* Bits in LCNPHY_extstxctrl6 */
#define LCNPHY_extstxctrl6_extstxctrl6_SHIFT	0
#define LCNPHY_extstxctrl6_extstxctrl6_MASK	(0xffff << LCNPHY_extstxctrl6_extstxctrl6_SHIFT)

/* Bits in LCNPHY_rfoverride3 */
#define LCNPHY_rfoverride3_stxpapu_ovr_SHIFT	0
#define LCNPHY_rfoverride3_stxpapu_ovr_MASK	(0x1 << LCNPHY_rfoverride3_stxpapu_ovr_SHIFT)
#define LCNPHY_rfoverride3_stxpadpu2g_ovr_SHIFT	1
#define LCNPHY_rfoverride3_stxpadpu2g_ovr_MASK	(0x1 << LCNPHY_rfoverride3_stxpadpu2g_ovr_SHIFT)
#define LCNPHY_rfoverride3_stxpapu2g_ovr_SHIFT	2
#define LCNPHY_rfoverride3_stxpapu2g_ovr_MASK	(0x1 << LCNPHY_rfoverride3_stxpapu2g_ovr_SHIFT)
#define LCNPHY_rfoverride3_rfactive_ovr_SHIFT	3
#define LCNPHY_rfoverride3_rfactive_ovr_MASK	(0x1 << LCNPHY_rfoverride3_rfactive_ovr_SHIFT)
#define LCNPHY_rfoverride3_rxfilbyp_ovr_SHIFT	4
#define LCNPHY_rfoverride3_rxfilbyp_ovr_MASK	(0x1 << LCNPHY_rfoverride3_rxfilbyp_ovr_SHIFT)
#define LCNPHY_rfoverride3_txfilbyp_ovr_SHIFT	5
#define LCNPHY_rfoverride3_txfilbyp_ovr_MASK	(0x1 << LCNPHY_rfoverride3_txfilbyp_ovr_SHIFT)
#define LCNPHY_rfoverride3_rfpllbyp_ovr_SHIFT	6
#define LCNPHY_rfoverride3_rfpllbyp_ovr_MASK	(0x1 << LCNPHY_rfoverride3_rfpllbyp_ovr_SHIFT)

/* Bits in LCNPHY_rfoverride3_val */
#define LCNPHY_rfoverride3_val_stxpapu_ovr_val_SHIFT	0
#define LCNPHY_rfoverride3_val_stxpapu_ovr_val_MASK	(0x1 << LCNPHY_rfoverride3_val_stxpapu_ovr_val_SHIFT)
#define LCNPHY_rfoverride3_val_stxpadpu2g_ovr_val_SHIFT	1
#define LCNPHY_rfoverride3_val_stxpadpu2g_ovr_val_MASK	(0x1 << LCNPHY_rfoverride3_val_stxpadpu2g_ovr_val_SHIFT)
#define LCNPHY_rfoverride3_val_stxpapu2g_ovr_val_SHIFT	2
#define LCNPHY_rfoverride3_val_stxpapu2g_ovr_val_MASK	(0x1 << LCNPHY_rfoverride3_val_stxpapu2g_ovr_val_SHIFT)
#define LCNPHY_rfoverride3_val_rfactive_ovr_val_SHIFT	3
#define LCNPHY_rfoverride3_val_rfactive_ovr_val_MASK	(0x1 << LCNPHY_rfoverride3_val_rfactive_ovr_val_SHIFT)
#define LCNPHY_rfoverride3_val_rxfilbyp_ovr_val_SHIFT	5
#define LCNPHY_rfoverride3_val_rxfilbyp_ovr_val_MASK	(0x1 << LCNPHY_rfoverride3_val_rxfilbyp_ovr_val_SHIFT)
#define LCNPHY_rfoverride3_val_txfilbyp_ovr_val_SHIFT	6
#define LCNPHY_rfoverride3_val_txfilbyp_ovr_val_MASK	(0x1 << LCNPHY_rfoverride3_val_txfilbyp_ovr_val_SHIFT)
#define LCNPHY_rfoverride3_val_rfpllbyp_ovr_val_SHIFT	7
#define LCNPHY_rfoverride3_val_rfpllbyp_ovr_val_MASK	(0x1 << LCNPHY_rfoverride3_val_rfpllbyp_ovr_val_SHIFT)

/* Bits in LCNPHY_txgainctrlovrval1 */
#define LCNPHY_txgainctrlovrval1_txgainctrl_ovr_val1_SHIFT	0
#define LCNPHY_txgainctrlovrval1_txgainctrl_ovr_val1_MASK	(0x7fff << LCNPHY_txgainctrlovrval1_txgainctrl_ovr_val1_SHIFT)

/* Bits in LCNPHY_stxtxgainctrlovrval0 */
#define LCNPHY_stxtxgainctrlovrval0_stxtxgainctrl_ovr_val0_SHIFT	0
#define LCNPHY_stxtxgainctrlovrval0_stxtxgainctrl_ovr_val0_MASK	(0xffff << LCNPHY_stxtxgainctrlovrval0_stxtxgainctrl_ovr_val0_SHIFT)

/* Bits in LCNPHY_stxtxgainctrlovrval1 */
#define LCNPHY_stxtxgainctrlovrval1_stxtxgainctrl_ovr_val1_SHIFT	0
#define LCNPHY_stxtxgainctrlovrval1_stxtxgainctrl_ovr_val1_MASK	(0x7fff << LCNPHY_stxtxgainctrlovrval1_stxtxgainctrl_ovr_val1_SHIFT)

/* Bits in LCNPHY_clipCtrThreshLowGainEx */
#define LCNPHY_clipCtrThreshLowGainEx_clipCtrThreshLoGain2_SHIFT	0
#define LCNPHY_clipCtrThreshLowGainEx_clipCtrThreshLoGain2_MASK	(0x1f << LCNPHY_clipCtrThreshLowGainEx_clipCtrThreshLoGain2_SHIFT)
#define LCNPHY_clipCtrThreshLowGainEx_clipCtrThreshLoGain3_SHIFT	5
#define LCNPHY_clipCtrThreshLowGainEx_clipCtrThreshLoGain3_MASK	(0x1f << LCNPHY_clipCtrThreshLowGainEx_clipCtrThreshLoGain3_SHIFT)

/* Bits in LCNPHY_gainMismatchMedGainEx */
#define LCNPHY_gainMismatchMedGainEx_gainMismatchMedGain2_SHIFT	0
#define LCNPHY_gainMismatchMedGainEx_gainMismatchMedGain2_MASK	(0x1f << LCNPHY_gainMismatchMedGainEx_gainMismatchMedGain2_SHIFT)
#define LCNPHY_gainMismatchMedGainEx_gainMismatchMedGain3_SHIFT	5
#define LCNPHY_gainMismatchMedGainEx_gainMismatchMedGain3_MASK	(0x1f << LCNPHY_gainMismatchMedGainEx_gainMismatchMedGain3_SHIFT)
#define LCNPHY_gainMismatchMedGainEx_medHiGainDirectMismatchOFDMDet_SHIFT	10
#define LCNPHY_gainMismatchMedGainEx_medHiGainDirectMismatchOFDMDet_MASK	(0x3f << LCNPHY_gainMismatchMedGainEx_medHiGainDirectMismatchOFDMDet_SHIFT)

/* Bits in LCNPHY_veryLowGainEx */
#define LCNPHY_veryLowGainEx_veryLowGain_2DB_SHIFT	0
#define LCNPHY_veryLowGainEx_veryLowGain_2DB_MASK	(0xff << LCNPHY_veryLowGainEx_veryLowGain_2DB_SHIFT)
#define LCNPHY_veryLowGainEx_veryLowGain_3DB_SHIFT	8
#define LCNPHY_veryLowGainEx_veryLowGain_3DB_MASK	(0xff << LCNPHY_veryLowGainEx_veryLowGain_3DB_SHIFT)

/* Bits in LCNPHY_NfxOverride */
#define LCNPHY_NfxOverride_nfxoverrideEn_SHIFT	0
#define LCNPHY_NfxOverride_nfxoverrideEn_MASK	(0x1 << LCNPHY_NfxOverride_nfxoverrideEn_SHIFT)
#define LCNPHY_NfxOverride_nfxoverrideVal_SHIFT	1
#define LCNPHY_NfxOverride_nfxoverrideVal_MASK	(0x3fff << LCNPHY_NfxOverride_nfxoverrideVal_SHIFT)

/* Bits in LCNPHY_radioctrlgpiodbg */
#define LCNPHY_radioctrlgpiodbg_start_state_SHIFT	0
#define LCNPHY_radioctrlgpiodbg_start_state_MASK	(0xf << LCNPHY_radioctrlgpiodbg_start_state_SHIFT)
#define LCNPHY_radioctrlgpiodbg_end_state_SHIFT	4
#define LCNPHY_radioctrlgpiodbg_end_state_MASK	(0xf << LCNPHY_radioctrlgpiodbg_end_state_SHIFT)
#define LCNPHY_radioctrlgpiodbg_hold_end_state_SHIFT	8
#define LCNPHY_radioctrlgpiodbg_hold_end_state_MASK	(0x1 << LCNPHY_radioctrlgpiodbg_hold_end_state_SHIFT)
#define LCNPHY_radioctrlgpiodbg_trig_SHIFT	10
#define LCNPHY_radioctrlgpiodbg_trig_MASK	(0x1 << LCNPHY_radioctrlgpiodbg_trig_SHIFT)

/* Bits in LCNPHY_auxadcCtrl */
#define LCNPHY_auxadcCtrl_rssifiltEn_SHIFT	0
#define LCNPHY_auxadcCtrl_rssifiltEn_MASK	(0x1 << LCNPHY_auxadcCtrl_rssifiltEn_SHIFT)
#define LCNPHY_auxadcCtrl_flipauxadcEn_SHIFT	1
#define LCNPHY_auxadcCtrl_flipauxadcEn_MASK	(0x1 << LCNPHY_auxadcCtrl_flipauxadcEn_SHIFT)
#define LCNPHY_auxadcCtrl_rssiFormatConvEn_SHIFT	2
#define LCNPHY_auxadcCtrl_rssiFormatConvEn_MASK	(0x1 << LCNPHY_auxadcCtrl_rssiFormatConvEn_SHIFT)
#define LCNPHY_auxadcCtrl_iqlocalEn_SHIFT	3
#define LCNPHY_auxadcCtrl_iqlocalEn_MASK	(0x1 << LCNPHY_auxadcCtrl_iqlocalEn_SHIFT)
#define LCNPHY_auxadcCtrl_txpwrctrlEn_SHIFT	4
#define LCNPHY_auxadcCtrl_txpwrctrlEn_MASK	(0x1 << LCNPHY_auxadcCtrl_txpwrctrlEn_SHIFT)
#define LCNPHY_auxadcCtrl_rssiestStart_SHIFT	5
#define LCNPHY_auxadcCtrl_rssiestStart_MASK	(0x1 << LCNPHY_auxadcCtrl_rssiestStart_SHIFT)
#define LCNPHY_auxadcCtrl_auxadc2iqlocalfiltEn_SHIFT	6
#define LCNPHY_auxadcCtrl_auxadc2iqlocalfiltEn_MASK	(0x1 << LCNPHY_auxadcCtrl_auxadc2iqlocalfiltEn_SHIFT)
#define LCNPHY_auxadcCtrl_auxadc2txpwrctrlfiltEn_SHIFT	7
#define LCNPHY_auxadcCtrl_auxadc2txpwrctrlfiltEn_MASK	(0x1 << LCNPHY_auxadcCtrl_auxadc2txpwrctrlfiltEn_SHIFT)
#define LCNPHY_auxadcCtrl_auxadc2rssiestfiltEn_SHIFT	8
#define LCNPHY_auxadcCtrl_auxadc2rssiestfiltEn_MASK	(0x1 << LCNPHY_auxadcCtrl_auxadc2rssiestfiltEn_SHIFT)
#define LCNPHY_auxadcCtrl_auxadcreset_SHIFT	9
#define LCNPHY_auxadcCtrl_auxadcreset_MASK	(0x1 << LCNPHY_auxadcCtrl_auxadcreset_SHIFT)

/* Bits in LCNPHY_rssiwaittime */
#define LCNPHY_rssiwaittime_rssiwaittimeValue_SHIFT	0
#define LCNPHY_rssiwaittime_rssiwaittimeValue_MASK	(0xffff << LCNPHY_rssiwaittime_rssiwaittimeValue_SHIFT)

/* Bits in LCNPHY_NumrssiSamples */
#define LCNPHY_NumrssiSamples_numrssisamples_SHIFT	0
#define LCNPHY_NumrssiSamples_numrssisamples_MASK	(0xffff << LCNPHY_NumrssiSamples_numrssisamples_SHIFT)

/* Bits in LCNPHY_radioTRCtrl */
#define LCNPHY_radioTRCtrl_gainrequestTRAttnOnEn_SHIFT	0
#define LCNPHY_radioTRCtrl_gainrequestTRAttnOnEn_MASK	(0x1 << LCNPHY_radioTRCtrl_gainrequestTRAttnOnEn_SHIFT)
#define LCNPHY_radioTRCtrl_gainrequestTRAttnOnOffset_SHIFT	1
#define LCNPHY_radioTRCtrl_gainrequestTRAttnOnOffset_MASK	(0x7f << LCNPHY_radioTRCtrl_gainrequestTRAttnOnOffset_SHIFT)

/* Bits in LCNPHY_clbcbgCtrl */
#define LCNPHY_clbcbgCtrl_cbg_filter_SHIFT	0
#define LCNPHY_clbcbgCtrl_cbg_filter_MASK	(0x3 << LCNPHY_clbcbgCtrl_cbg_filter_SHIFT)
#define LCNPHY_clbcbgCtrl_cbg_idac_SHIFT	2
#define LCNPHY_clbcbgCtrl_cbg_idac_MASK	(0xf << LCNPHY_clbcbgCtrl_cbg_idac_SHIFT)

/* Bits in LCNPHY_TempSenseCorrection */
#define LCNPHY_TempSenseCorrection_tempsenseCorr_SHIFT	0
#define LCNPHY_TempSenseCorrection_tempsenseCorr_MASK	(0x1ff << LCNPHY_TempSenseCorrection_tempsenseCorr_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatus1 */
#define LCNPHY_TxPwrCtrlStatus1_estPwrTempSense_SHIFT	0
#define LCNPHY_TxPwrCtrlStatus1_estPwrTempSense_MASK	(0x3ff << LCNPHY_TxPwrCtrlStatus1_estPwrTempSense_SHIFT)

/* Bits in LCNPHY_radioTRCtrlCrs1 */
#define LCNPHY_radioTRCtrlCrs1_gainReqTrAttOnEnByCrs_SHIFT	0
#define LCNPHY_radioTRCtrlCrs1_gainReqTrAttOnEnByCrs_MASK	(0x1 << LCNPHY_radioTRCtrlCrs1_gainReqTrAttOnEnByCrs_SHIFT)
#define LCNPHY_radioTRCtrlCrs1_trGainThresh_SHIFT	1
#define LCNPHY_radioTRCtrlCrs1_trGainThresh_MASK	(0xff << LCNPHY_radioTRCtrlCrs1_trGainThresh_SHIFT)
#define LCNPHY_radioTRCtrlCrs1_trTransAddrLmtBlocker_SHIFT	9
#define LCNPHY_radioTRCtrlCrs1_trTransAddrLmtBlocker_MASK	(0x7f << LCNPHY_radioTRCtrlCrs1_trTransAddrLmtBlocker_SHIFT)

/* Bits in LCNPHY_radioTRCtrlCrs2 */
#define LCNPHY_radioTRCtrlCrs2_trTransAddrLmtOfdm_SHIFT	0
#define LCNPHY_radioTRCtrlCrs2_trTransAddrLmtOfdm_MASK	(0x7f << LCNPHY_radioTRCtrlCrs2_trTransAddrLmtOfdm_SHIFT)
#define LCNPHY_radioTRCtrlCrs2_trTransAddrLmtDsss_SHIFT	7
#define LCNPHY_radioTRCtrlCrs2_trTransAddrLmtDsss_MASK	(0x7f << LCNPHY_radioTRCtrlCrs2_trTransAddrLmtDsss_SHIFT)

/* Bits in LCNPHY_radioTRCtrlCrs3 */
#define LCNPHY_radioTRCtrlCrs3_trTransAddrLmtOfdmAux_SHIFT	0
#define LCNPHY_radioTRCtrlCrs3_trTransAddrLmtOfdmAux_MASK	(0x3f << LCNPHY_radioTRCtrlCrs3_trTransAddrLmtOfdmAux_SHIFT)
#define LCNPHY_radioTRCtrlCrs3_trTransAddrLmtDsssAux_SHIFT	6
#define LCNPHY_radioTRCtrlCrs3_trTransAddrLmtDsssAux_MASK	(0x3f << LCNPHY_radioTRCtrlCrs3_trTransAddrLmtDsssAux_SHIFT)

/* Bits in LCNPHY_radioAuxTblCtrl */
#define LCNPHY_radioAuxTblCtrl_auxTblSizeBy2_SHIFT	0
#define LCNPHY_radioAuxTblCtrl_auxTblSizeBy2_MASK	(0x3f << LCNPHY_radioAuxTblCtrl_auxTblSizeBy2_SHIFT)

/* Bits in LCNPHY_TempSenseCorrection1 */
#define LCNPHY_TempSenseCorrection1_tempsenseCorr1_SHIFT	0
#define LCNPHY_TempSenseCorrection1_tempsenseCorr1_MASK	(0x1ff << LCNPHY_TempSenseCorrection1_tempsenseCorr1_SHIFT)

/* Bits in LCNPHY_diggainOffset */
#define LCNPHY_diggainOffset_offsetI_SHIFT	8
#define LCNPHY_diggainOffset_offsetI_MASK	(0xff << LCNPHY_diggainOffset_offsetI_SHIFT)
#define LCNPHY_diggainOffset_offsetQ_SHIFT	0
#define LCNPHY_diggainOffset_offsetQ_MASK	(0xff << LCNPHY_diggainOffset_offsetQ_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData0 */
#define LCNPHY_RadioRegWriteData0_legLowerQAMreg0_SHIFT	8
#define LCNPHY_RadioRegWriteData0_legLowerQAMreg0_MASK	(0xff << LCNPHY_RadioRegWriteData0_legLowerQAMreg0_SHIFT)
#define LCNPHY_RadioRegWriteData0_legLowerQAMreg1_SHIFT	0
#define LCNPHY_RadioRegWriteData0_legLowerQAMreg1_MASK	(0xff << LCNPHY_RadioRegWriteData0_legLowerQAMreg1_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData1 */
#define LCNPHY_RadioRegWriteData1_legLowerQAMreg2_SHIFT	8
#define LCNPHY_RadioRegWriteData1_legLowerQAMreg2_MASK	(0xff << LCNPHY_RadioRegWriteData1_legLowerQAMreg2_SHIFT)
#define LCNPHY_RadioRegWriteData1_legLowerQAMreg3_SHIFT	0
#define LCNPHY_RadioRegWriteData1_legLowerQAMreg3_MASK	(0xff << LCNPHY_RadioRegWriteData1_legLowerQAMreg3_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData2 */
#define LCNPHY_RadioRegWriteData2_legLowerQAMreg4_SHIFT	8
#define LCNPHY_RadioRegWriteData2_legLowerQAMreg4_MASK	(0xff << LCNPHY_RadioRegWriteData2_legLowerQAMreg4_SHIFT)
#define LCNPHY_RadioRegWriteData2_legLowerQAMreg5_SHIFT	0
#define LCNPHY_RadioRegWriteData2_legLowerQAMreg5_MASK	(0xff << LCNPHY_RadioRegWriteData2_legLowerQAMreg5_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData3 */
#define LCNPHY_RadioRegWriteData3_legHigherQAMreg0_SHIFT	8
#define LCNPHY_RadioRegWriteData3_legHigherQAMreg0_MASK	(0xff << LCNPHY_RadioRegWriteData3_legHigherQAMreg0_SHIFT)
#define LCNPHY_RadioRegWriteData3_legHigherQAMreg1_SHIFT	0
#define LCNPHY_RadioRegWriteData3_legHigherQAMreg1_MASK	(0xff << LCNPHY_RadioRegWriteData3_legHigherQAMreg1_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData4 */
#define LCNPHY_RadioRegWriteData4_legHigherQAMreg2_SHIFT	8
#define LCNPHY_RadioRegWriteData4_legHigherQAMreg2_MASK	(0xff << LCNPHY_RadioRegWriteData4_legHigherQAMreg2_SHIFT)
#define LCNPHY_RadioRegWriteData4_legHigherQAMreg3_SHIFT	0
#define LCNPHY_RadioRegWriteData4_legHigherQAMreg3_MASK	(0xff << LCNPHY_RadioRegWriteData4_legHigherQAMreg3_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData5 */
#define LCNPHY_RadioRegWriteData5_legHigherQAMreg4_SHIFT	8
#define LCNPHY_RadioRegWriteData5_legHigherQAMreg4_MASK	(0xff << LCNPHY_RadioRegWriteData5_legHigherQAMreg4_SHIFT)
#define LCNPHY_RadioRegWriteData5_legHigherQAMreg5_SHIFT	0
#define LCNPHY_RadioRegWriteData5_legHigherQAMreg5_MASK	(0xff << LCNPHY_RadioRegWriteData5_legHigherQAMreg5_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData6 */
#define LCNPHY_RadioRegWriteData6_HTLowerQAMreg0_SHIFT	8
#define LCNPHY_RadioRegWriteData6_HTLowerQAMreg0_MASK	(0xff << LCNPHY_RadioRegWriteData6_HTLowerQAMreg0_SHIFT)
#define LCNPHY_RadioRegWriteData6_HTLowerQAMreg1_SHIFT	0
#define LCNPHY_RadioRegWriteData6_HTLowerQAMreg1_MASK	(0xff << LCNPHY_RadioRegWriteData6_HTLowerQAMreg1_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData7 */
#define LCNPHY_RadioRegWriteData7_HTLowerQAMreg2_SHIFT	8
#define LCNPHY_RadioRegWriteData7_HTLowerQAMreg2_MASK	(0xff << LCNPHY_RadioRegWriteData7_HTLowerQAMreg2_SHIFT)
#define LCNPHY_RadioRegWriteData7_HTLowerQAMreg3_SHIFT	0
#define LCNPHY_RadioRegWriteData7_HTLowerQAMreg3_MASK	(0xff << LCNPHY_RadioRegWriteData7_HTLowerQAMreg3_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData8 */
#define LCNPHY_RadioRegWriteData8_HTLowerQAMreg4_SHIFT	8
#define LCNPHY_RadioRegWriteData8_HTLowerQAMreg4_MASK	(0xff << LCNPHY_RadioRegWriteData8_HTLowerQAMreg4_SHIFT)
#define LCNPHY_RadioRegWriteData8_HTLowerQAMreg5_SHIFT	0
#define LCNPHY_RadioRegWriteData8_HTLowerQAMreg5_MASK	(0xff << LCNPHY_RadioRegWriteData8_HTLowerQAMreg5_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData9 */
#define LCNPHY_RadioRegWriteData9_HTHigherQAMreg0_SHIFT	8
#define LCNPHY_RadioRegWriteData9_HTHigherQAMreg0_MASK	(0xff << LCNPHY_RadioRegWriteData9_HTHigherQAMreg0_SHIFT)
#define LCNPHY_RadioRegWriteData9_HTHigherQAMreg1_SHIFT	0
#define LCNPHY_RadioRegWriteData9_HTHigherQAMreg1_MASK	(0xff << LCNPHY_RadioRegWriteData9_HTHigherQAMreg1_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData10 */
#define LCNPHY_RadioRegWriteData10_HTHigherQAMreg2_SHIFT	8
#define LCNPHY_RadioRegWriteData10_HTHigherQAMreg2_MASK	(0xff << LCNPHY_RadioRegWriteData10_HTHigherQAMreg2_SHIFT)
#define LCNPHY_RadioRegWriteData10_HTHigherQAMreg3_SHIFT	0
#define LCNPHY_RadioRegWriteData10_HTHigherQAMreg3_MASK	(0xff << LCNPHY_RadioRegWriteData10_HTHigherQAMreg3_SHIFT)

/* Bits in LCNPHY_RadioRegWriteData11 */
#define LCNPHY_RadioRegWriteData11_HTHigherQAMreg4_SHIFT	8
#define LCNPHY_RadioRegWriteData11_HTHigherQAMreg4_MASK	(0xff << LCNPHY_RadioRegWriteData11_HTHigherQAMreg4_SHIFT)
#define LCNPHY_RadioRegWriteData11_HTHigherQAMreg5_SHIFT	0
#define LCNPHY_RadioRegWriteData11_HTHigherQAMreg5_MASK	(0xff << LCNPHY_RadioRegWriteData11_HTHigherQAMreg5_SHIFT)

/* Bits in LCNPHY_RadioRegWriteAdd0 */
#define LCNPHY_RadioRegWriteAdd0_regWaddr0_SHIFT	0
#define LCNPHY_RadioRegWriteAdd0_regWaddr0_MASK	(0xfff << LCNPHY_RadioRegWriteAdd0_regWaddr0_SHIFT)
#define LCNPHY_RadioRegWriteAdd0_regWaddr1_lower_SHIFT	12
#define LCNPHY_RadioRegWriteAdd0_regWaddr1_lower_MASK	(0xf << LCNPHY_RadioRegWriteAdd0_regWaddr1_lower_SHIFT)

/* Bits in LCNPHY_RadioRegWriteAdd1 */
#define LCNPHY_RadioRegWriteAdd1_regWaddr1_upper_SHIFT	0
#define LCNPHY_RadioRegWriteAdd1_regWaddr1_upper_MASK	(0xff << LCNPHY_RadioRegWriteAdd1_regWaddr1_upper_SHIFT)
#define LCNPHY_RadioRegWriteAdd1_regWaddr2_lower_SHIFT	8
#define LCNPHY_RadioRegWriteAdd1_regWaddr2_lower_MASK	(0xff << LCNPHY_RadioRegWriteAdd1_regWaddr2_lower_SHIFT)

/* Bits in LCNPHY_RadioRegWriteAdd2 */
#define LCNPHY_RadioRegWriteAdd2_regWaddr2_upper_SHIFT	0
#define LCNPHY_RadioRegWriteAdd2_regWaddr2_upper_MASK	(0xf << LCNPHY_RadioRegWriteAdd2_regWaddr2_upper_SHIFT)
#define LCNPHY_RadioRegWriteAdd2_regWaddr3_SHIFT	4
#define LCNPHY_RadioRegWriteAdd2_regWaddr3_MASK	(0xfff << LCNPHY_RadioRegWriteAdd2_regWaddr3_SHIFT)

/* Bits in LCNPHY_RadioRegWriteAdd3 */
#define LCNPHY_RadioRegWriteAdd3_regWaddr4_SHIFT	0
#define LCNPHY_RadioRegWriteAdd3_regWaddr4_MASK	(0xfff << LCNPHY_RadioRegWriteAdd3_regWaddr4_SHIFT)
#define LCNPHY_RadioRegWriteAdd3_regWaddr5_lower_SHIFT	12
#define LCNPHY_RadioRegWriteAdd3_regWaddr5_lower_MASK	(0xf << LCNPHY_RadioRegWriteAdd3_regWaddr5_lower_SHIFT)

/* Bits in LCNPHY_RadioRegWriteAdd4 */
#define LCNPHY_RadioRegWriteAdd4_regWaddr5_upper_SHIFT	0
#define LCNPHY_RadioRegWriteAdd4_regWaddr5_upper_MASK	(0xff << LCNPHY_RadioRegWriteAdd4_regWaddr5_upper_SHIFT)
#define LCNPHY_RadioRegWriteAdd4_HigherQAMOverrideRegWrite_SHIFT	8
#define LCNPHY_RadioRegWriteAdd4_HigherQAMOverrideRegWrite_MASK	(0x1 << LCNPHY_RadioRegWriteAdd4_HigherQAMOverrideRegWrite_SHIFT)
#define LCNPHY_RadioRegWriteAdd4_StandardOverrideRegWrite_SHIFT	9
#define LCNPHY_RadioRegWriteAdd4_StandardOverrideRegWrite_MASK	(0x1 << LCNPHY_RadioRegWriteAdd4_StandardOverrideRegWrite_SHIFT)
#define LCNPHY_RadioRegWriteAdd4_txctrlwordOverrideEnRegWrite_SHIFT	10
#define LCNPHY_RadioRegWriteAdd4_txctrlwordOverrideEnRegWrite_MASK	(0x1 << LCNPHY_RadioRegWriteAdd4_txctrlwordOverrideEnRegWrite_SHIFT)
#define LCNPHY_RadioRegWriteAdd4_registerWrdisable_SHIFT	11
#define LCNPHY_RadioRegWriteAdd4_registerWrdisable_MASK	(0x1 << LCNPHY_RadioRegWriteAdd4_registerWrdisable_SHIFT)
#define LCNPHY_RadioRegWriteAdd4_HigherQAMOverridepwrCtrlOff_SHIFT	12
#define LCNPHY_RadioRegWriteAdd4_HigherQAMOverridepwrCtrlOff_MASK	(0x1 << LCNPHY_RadioRegWriteAdd4_HigherQAMOverridepwrCtrlOff_SHIFT)
#define LCNPHY_RadioRegWriteAdd4_StandardOverridepwrctrlOff_SHIFT	13
#define LCNPHY_RadioRegWriteAdd4_StandardOverridepwrctrlOff_MASK	(0x1 << LCNPHY_RadioRegWriteAdd4_StandardOverridepwrctrlOff_SHIFT)
#define LCNPHY_RadioRegWriteAdd4_txctrlwordOverridepwrctrlOff_SHIFT	14
#define LCNPHY_RadioRegWriteAdd4_txctrlwordOverridepwrctrlOff_MASK	(0x1 << LCNPHY_RadioRegWriteAdd4_txctrlwordOverridepwrctrlOff_SHIFT)
#define LCNPHY_RadioRegWriteAdd4_GlobalDisable_SHIFT	15
#define LCNPHY_RadioRegWriteAdd4_GlobalDisable_MASK	(0x1 << LCNPHY_RadioRegWriteAdd4_GlobalDisable_SHIFT)

/* Bits in LCNPHY_PapdDupLutCtrl */
#define LCNPHY_PapdDupLutCtrl_txgainidxThreshold_SHIFT	0
#define LCNPHY_PapdDupLutCtrl_txgainidxThreshold_MASK	(0xff << LCNPHY_PapdDupLutCtrl_txgainidxThreshold_SHIFT)
#define LCNPHY_PapdDupLutCtrl_PapdLutSel0_SHIFT	8
#define LCNPHY_PapdDupLutCtrl_PapdLutSel0_MASK	(0x1 << LCNPHY_PapdDupLutCtrl_PapdLutSel0_SHIFT)
#define LCNPHY_PapdDupLutCtrl_PapdLutSel1_SHIFT	9
#define LCNPHY_PapdDupLutCtrl_PapdLutSel1_MASK	(0x1 << LCNPHY_PapdDupLutCtrl_PapdLutSel1_SHIFT)
#define LCNPHY_PapdDupLutCtrl_PapdLutSel2_SHIFT	10
#define LCNPHY_PapdDupLutCtrl_PapdLutSel2_MASK	(0x1 << LCNPHY_PapdDupLutCtrl_PapdLutSel2_SHIFT)
#define LCNPHY_PapdDupLutCtrl_PapdLutSel3_SHIFT	11
#define LCNPHY_PapdDupLutCtrl_PapdLutSel3_MASK	(0x1 << LCNPHY_PapdDupLutCtrl_PapdLutSel3_SHIFT)
#define LCNPHY_PapdDupLutCtrl_HigherQAMOverridepapdLutswap_SHIFT	12
#define LCNPHY_PapdDupLutCtrl_HigherQAMOverridepapdLutswap_MASK	(0x1 << LCNPHY_PapdDupLutCtrl_HigherQAMOverridepapdLutswap_SHIFT)
#define LCNPHY_PapdDupLutCtrl_StandardOverridepapdLutswap_SHIFT	13
#define LCNPHY_PapdDupLutCtrl_StandardOverridepapdLutswap_MASK	(0x1 << LCNPHY_PapdDupLutCtrl_StandardOverridepapdLutswap_SHIFT)
#define LCNPHY_PapdDupLutCtrl_txctrlwordOverridePapdLutswap_SHIFT	14
#define LCNPHY_PapdDupLutCtrl_txctrlwordOverridePapdLutswap_MASK	(0x1 << LCNPHY_PapdDupLutCtrl_txctrlwordOverridePapdLutswap_SHIFT)
#define LCNPHY_PapdDupLutCtrl_gainbasedSelect_SHIFT	15
#define LCNPHY_PapdDupLutCtrl_gainbasedSelect_MASK	(0x1 << LCNPHY_PapdDupLutCtrl_gainbasedSelect_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlOffset0 */
#define LCNPHY_TxPwrCtrlOffset0_txpwroffCorr0_SHIFT	0
#define LCNPHY_TxPwrCtrlOffset0_txpwroffCorr0_MASK	(0xff << LCNPHY_TxPwrCtrlOffset0_txpwroffCorr0_SHIFT)
#define LCNPHY_TxPwrCtrlOffset0_txpwroffCorr1_SHIFT	8
#define LCNPHY_TxPwrCtrlOffset0_txpwroffCorr1_MASK	(0xff << LCNPHY_TxPwrCtrlOffset0_txpwroffCorr1_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlOffset1 */
#define LCNPHY_TxPwrCtrlOffset1_txpwroffCorr2_SHIFT	0
#define LCNPHY_TxPwrCtrlOffset1_txpwroffCorr2_MASK	(0xff << LCNPHY_TxPwrCtrlOffset1_txpwroffCorr2_SHIFT)
#define LCNPHY_TxPwrCtrlOffset1_txpwroffCorr3_SHIFT	8
#define LCNPHY_TxPwrCtrlOffset1_txpwroffCorr3_MASK	(0xff << LCNPHY_TxPwrCtrlOffset1_txpwroffCorr3_SHIFT)

/* Bits in LCNPHY_ofdmDetCond1Thresh */
#define LCNPHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh0_SHIFT	0
#define LCNPHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh0_MASK	(0xff << LCNPHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh0_SHIFT)
#define LCNPHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh1_SHIFT	8
#define LCNPHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh1_MASK	(0xff << LCNPHY_ofdmDetCond1Thresh_ofdmDetCond1Thresh1_SHIFT)

/* Bits in LCNPHY_DCOffsetTransient2 */
#define LCNPHY_DCOffsetTransient2_dcOffEstShiftSlow20U_SHIFT	0
#define LCNPHY_DCOffsetTransient2_dcOffEstShiftSlow20U_MASK	(0x3 << LCNPHY_DCOffsetTransient2_dcOffEstShiftSlow20U_SHIFT)
#define LCNPHY_DCOffsetTransient2_dcOffEstShiftFast20U_SHIFT	2
#define LCNPHY_DCOffsetTransient2_dcOffEstShiftFast20U_MASK	(0x3 << LCNPHY_DCOffsetTransient2_dcOffEstShiftFast20U_SHIFT)
#define LCNPHY_DCOffsetTransient2_dcOffEstShiftSlow40L_SHIFT	4
#define LCNPHY_DCOffsetTransient2_dcOffEstShiftSlow40L_MASK	(0x7 << LCNPHY_DCOffsetTransient2_dcOffEstShiftSlow40L_SHIFT)
#define LCNPHY_DCOffsetTransient2_dcOffEstShiftFast40L_SHIFT	7
#define LCNPHY_DCOffsetTransient2_dcOffEstShiftFast40L_MASK	(0x7 << LCNPHY_DCOffsetTransient2_dcOffEstShiftFast40L_SHIFT)

/* Bits in LCNPHY_ClipCtrDefThresh */
#define LCNPHY_ClipCtrDefThresh_clipCtrThresh_SHIFT	0
#define LCNPHY_ClipCtrDefThresh_clipCtrThresh_MASK	(0xff << LCNPHY_ClipCtrDefThresh_clipCtrThresh_SHIFT)

/* Bits in LCNPHY_phaseshiftControl2 */
#define LCNPHY_phaseshiftControl2_phaseshiftblankinginterval40L_SHIFT	0
#define LCNPHY_phaseshiftControl2_phaseshiftblankinginterval40L_MASK	(0x7f << LCNPHY_phaseshiftControl2_phaseshiftblankinginterval40L_SHIFT)

/* Bits in LCNPHY_crsTimingCtrl */
#define LCNPHY_crsTimingCtrl_gainThrsh4Timing_SHIFT	0
#define LCNPHY_crsTimingCtrl_gainThrsh4Timing_MASK	(0xff << LCNPHY_crsTimingCtrl_gainThrsh4Timing_SHIFT)
#define LCNPHY_crsTimingCtrl_gainThrsh4MF_SHIFT	8
#define LCNPHY_crsTimingCtrl_gainThrsh4MF_MASK	(0xff << LCNPHY_crsTimingCtrl_gainThrsh4MF_SHIFT)

/* Bits in LCNPHY_mfParam */
#define LCNPHY_mfParam_pkSrchStrtOffset_SHIFT	0
#define LCNPHY_mfParam_pkSrchStrtOffset_MASK	(0xf << LCNPHY_mfParam_pkSrchStrtOffset_SHIFT)
#define LCNPHY_mfParam_pkSrchStrtIdx_SHIFT	4
#define LCNPHY_mfParam_pkSrchStrtIdx_MASK	(0xf << LCNPHY_mfParam_pkSrchStrtIdx_SHIFT)
#define LCNPHY_mfParam_pkSrchEndIdx_SHIFT	8
#define LCNPHY_mfParam_pkSrchEndIdx_MASK	(0xf << LCNPHY_mfParam_pkSrchEndIdx_SHIFT)
#define LCNPHY_mfParam_pkposAdjst_SHIFT	12
#define LCNPHY_mfParam_pkposAdjst_MASK	(0xf << LCNPHY_mfParam_pkposAdjst_SHIFT)

/* Bits in LCNPHY_mfAcPwrMult40L */
#define LCNPHY_mfAcPwrMult40L_acPwrMult_SHIFT	0
#define LCNPHY_mfAcPwrMult40L_acPwrMult_MASK	(0xffff << LCNPHY_mfAcPwrMult40L_acPwrMult_SHIFT)

/* Bits in LCNPHY_gainBackOffVal */
#define LCNPHY_gainBackOffVal_genGainBkOff_SHIFT	0
#define LCNPHY_gainBackOffVal_genGainBkOff_MASK	(0xf << LCNPHY_gainBackOffVal_genGainBkOff_SHIFT)
#define LCNPHY_gainBackOffVal_loGainDataModeBkOff_SHIFT	4
#define LCNPHY_gainBackOffVal_loGainDataModeBkOff_MASK	(0xf << LCNPHY_gainBackOffVal_loGainDataModeBkOff_SHIFT)
#define LCNPHY_gainBackOffVal_hiGainDataModeBkOff_SHIFT	8
#define LCNPHY_gainBackOffVal_hiGainDataModeBkOff_MASK	(0xf << LCNPHY_gainBackOffVal_hiGainDataModeBkOff_SHIFT)
#define LCNPHY_gainBackOffVal_mrcGainBkOff_SHIFT	12
#define LCNPHY_gainBackOffVal_mrcGainBkOff_MASK	(0xf << LCNPHY_gainBackOffVal_mrcGainBkOff_SHIFT)

/* Bits in LCNPHY_lpParam1 */
#define LCNPHY_lpParam1_syncCtrLimitSmplCnt_SHIFT	0
#define LCNPHY_lpParam1_syncCtrLimitSmplCnt_MASK	(0xff << LCNPHY_lpParam1_syncCtrLimitSmplCnt_SHIFT)
#define LCNPHY_lpParam1_lpGuardSmplCnt_SHIFT	8
#define LCNPHY_lpParam1_lpGuardSmplCnt_MASK	(0xff << LCNPHY_lpParam1_lpGuardSmplCnt_SHIFT)

/* Bits in LCNPHY_lpParam2 */
#define LCNPHY_lpParam2_gainSettleDlySmplCnt_SHIFT	0
#define LCNPHY_lpParam2_gainSettleDlySmplCnt_MASK	(0xff << LCNPHY_lpParam2_gainSettleDlySmplCnt_SHIFT)

/* Bits in LCNPHY_crsMiscCtrl0 */
#define LCNPHY_crsMiscCtrl0_usePreFiltPwr_SHIFT	0
#define LCNPHY_crsMiscCtrl0_usePreFiltPwr_MASK	(0x1 << LCNPHY_crsMiscCtrl0_usePreFiltPwr_SHIFT)
#define LCNPHY_crsMiscCtrl0_htMMAgc_SHIFT	1
#define LCNPHY_crsMiscCtrl0_htMMAgc_MASK	(0x1 << LCNPHY_crsMiscCtrl0_htMMAgc_SHIFT)
#define LCNPHY_crsMiscCtrl0_dsblDlyLneEn_SHIFT	2
#define LCNPHY_crsMiscCtrl0_dsblDlyLneEn_MASK	(0x1 << LCNPHY_crsMiscCtrl0_dsblDlyLneEn_SHIFT)
#define LCNPHY_crsMiscCtrl0_condtnlDetOverRide_SHIFT	3
#define LCNPHY_crsMiscCtrl0_condtnlDetOverRide_MASK	(0x1 << LCNPHY_crsMiscCtrl0_condtnlDetOverRide_SHIFT)
#define LCNPHY_crsMiscCtrl0_matchFiltEn_SHIFT	4
#define LCNPHY_crsMiscCtrl0_matchFiltEn_MASK	(0x1 << LCNPHY_crsMiscCtrl0_matchFiltEn_SHIFT)
#define LCNPHY_crsMiscCtrl0_cfoCalcEn_SHIFT	5
#define LCNPHY_crsMiscCtrl0_cfoCalcEn_MASK	(0x1 << LCNPHY_crsMiscCtrl0_cfoCalcEn_SHIFT)
#define LCNPHY_crsMiscCtrl0_cfoUpdtEn_SHIFT	6
#define LCNPHY_crsMiscCtrl0_cfoUpdtEn_MASK	(0x1 << LCNPHY_crsMiscCtrl0_cfoUpdtEn_SHIFT)
#define LCNPHY_crsMiscCtrl0_eghtSmplFstPwrOvrRd_SHIFT	7
#define LCNPHY_crsMiscCtrl0_eghtSmplFstPwrOvrRd_MASK	(0x1 << LCNPHY_crsMiscCtrl0_eghtSmplFstPwrOvrRd_SHIFT)
#define LCNPHY_crsMiscCtrl0_gainInAccCompBypass_SHIFT	8
#define LCNPHY_crsMiscCtrl0_gainInAccCompBypass_MASK	(0x1 << LCNPHY_crsMiscCtrl0_gainInAccCompBypass_SHIFT)
#define LCNPHY_crsMiscCtrl0_trigSoftReset_SHIFT	9
#define LCNPHY_crsMiscCtrl0_trigSoftReset_MASK	(0x1 << LCNPHY_crsMiscCtrl0_trigSoftReset_SHIFT)
#define LCNPHY_crsMiscCtrl0_crsTrigOnState_SHIFT	10
#define LCNPHY_crsMiscCtrl0_crsTrigOnState_MASK	(0xf << LCNPHY_crsMiscCtrl0_crsTrigOnState_SHIFT)
#define LCNPHY_crsMiscCtrl0_detCond0AsOr_SHIFT	14
#define LCNPHY_crsMiscCtrl0_detCond0AsOr_MASK	(0x1 << LCNPHY_crsMiscCtrl0_detCond0AsOr_SHIFT)

/* Bits in LCNPHY_aciThreshVal */
#define LCNPHY_aciThreshVal_aciThresh_SHIFT	0
#define LCNPHY_aciThreshVal_aciThresh_MASK	(0xff << LCNPHY_aciThreshVal_aciThresh_SHIFT)

/* Bits in LCNPHY_nfSubtractVal */
#define LCNPHY_nfSubtractVal_nfSubVal_SHIFT	0
#define LCNPHY_nfSubtractVal_nfSubVal_MASK	(0x3ff << LCNPHY_nfSubtractVal_nfSubVal_SHIFT)

/* Bits in LCNPHY_crsMiscCtrl1 */
#define LCNPHY_crsMiscCtrl1_ffoCalcEn_SHIFT	0
#define LCNPHY_crsMiscCtrl1_ffoCalcEn_MASK	(0x1 << LCNPHY_crsMiscCtrl1_ffoCalcEn_SHIFT)
#define LCNPHY_crsMiscCtrl1_pktRxAbortEn_SHIFT	1
#define LCNPHY_crsMiscCtrl1_pktRxAbortEn_MASK	(0x1 << LCNPHY_crsMiscCtrl1_pktRxAbortEn_SHIFT)

/* Bits in LCNPHY_lnsrOfParam1 */
#define LCNPHY_lnsrOfParam1_ofdmSyncConfirmAdjst_SHIFT	0
#define LCNPHY_lnsrOfParam1_ofdmSyncConfirmAdjst_MASK	(0x1f << LCNPHY_lnsrOfParam1_ofdmSyncConfirmAdjst_SHIFT)
#define LCNPHY_lnsrOfParam1_holdOnSyncCtrVal_SHIFT	5
#define LCNPHY_lnsrOfParam1_holdOnSyncCtrVal_MASK	(0x3f << LCNPHY_lnsrOfParam1_holdOnSyncCtrVal_SHIFT)

/* Bits in LCNPHY_lnsrOfParam2 */
#define LCNPHY_lnsrOfParam2_hiGainOfMaxCtrThresh_SHIFT	0
#define LCNPHY_lnsrOfParam2_hiGainOfMaxCtrThresh_MASK	(0x3f << LCNPHY_lnsrOfParam2_hiGainOfMaxCtrThresh_SHIFT)
#define LCNPHY_lnsrOfParam2_loGainOfMaxCtrThresh_SHIFT	6
#define LCNPHY_lnsrOfParam2_loGainOfMaxCtrThresh_MASK	(0x3f << LCNPHY_lnsrOfParam2_loGainOfMaxCtrThresh_SHIFT)

/* Bits in LCNPHY_lnsrOfParam3 */
#define LCNPHY_lnsrOfParam3_oFiltStepMult_SHIFT	0
#define LCNPHY_lnsrOfParam3_oFiltStepMult_MASK	(0x1f << LCNPHY_lnsrOfParam3_oFiltStepMult_SHIFT)
#define LCNPHY_lnsrOfParam3_oFiltStepShft_SHIFT	5
#define LCNPHY_lnsrOfParam3_oFiltStepShft_MASK	(0x7 << LCNPHY_lnsrOfParam3_oFiltStepShft_SHIFT)
#define LCNPHY_lnsrOfParam3_oFiltMaxPrsntMult_SHIFT	8
#define LCNPHY_lnsrOfParam3_oFiltMaxPrsntMult_MASK	(0x1f << LCNPHY_lnsrOfParam3_oFiltMaxPrsntMult_SHIFT)
#define LCNPHY_lnsrOfParam3_oFiltMaxPrsntShft_SHIFT	13
#define LCNPHY_lnsrOfParam3_oFiltMaxPrsntShft_MASK	(0x7 << LCNPHY_lnsrOfParam3_oFiltMaxPrsntShft_SHIFT)

/* Bits in LCNPHY_triggerConfiguration */
#define LCNPHY_triggerConfiguration_trig1Config_SHIFT	0
#define LCNPHY_triggerConfiguration_trig1Config_MASK	(0x1f << LCNPHY_triggerConfiguration_trig1Config_SHIFT)
#define LCNPHY_triggerConfiguration_trig2Config_SHIFT	5
#define LCNPHY_triggerConfiguration_trig2Config_MASK	(0x1f << LCNPHY_triggerConfiguration_trig2Config_SHIFT)
#define LCNPHY_triggerConfiguration_trig3Config_SHIFT	10
#define LCNPHY_triggerConfiguration_trig3Config_MASK	(0x1f << LCNPHY_triggerConfiguration_trig3Config_SHIFT)

/* Bits in LCNPHY_gpioTriggerConfig */
#define LCNPHY_gpioTriggerConfig_swTrig_SHIFT	0
#define LCNPHY_gpioTriggerConfig_swTrig_MASK	(0x1 << LCNPHY_gpioTriggerConfig_swTrig_SHIFT)
#define LCNPHY_gpioTriggerConfig_gpioTrigConfig_SHIFT	1
#define LCNPHY_gpioTriggerConfig_gpioTrigConfig_MASK	(0x1f << LCNPHY_gpioTriggerConfig_gpioTrigConfig_SHIFT)
#define LCNPHY_gpioTriggerConfig_crsTrigOnState1_SHIFT	6
#define LCNPHY_gpioTriggerConfig_crsTrigOnState1_MASK	(0xf << LCNPHY_gpioTriggerConfig_crsTrigOnState1_SHIFT)

/* Bits in LCNPHY_gpioDlyConfig */
#define LCNPHY_gpioDlyConfig_trig1Dly_SHIFT	0
#define LCNPHY_gpioDlyConfig_trig1Dly_MASK	(0x7 << LCNPHY_gpioDlyConfig_trig1Dly_SHIFT)
#define LCNPHY_gpioDlyConfig_trig2Dly_SHIFT	3
#define LCNPHY_gpioDlyConfig_trig2Dly_MASK	(0x7 << LCNPHY_gpioDlyConfig_trig2Dly_SHIFT)
#define LCNPHY_gpioDlyConfig_trig3Dly_SHIFT	6
#define LCNPHY_gpioDlyConfig_trig3Dly_MASK	(0x7 << LCNPHY_gpioDlyConfig_trig3Dly_SHIFT)
#define LCNPHY_gpioDlyConfig_trig4Dly_SHIFT	9
#define LCNPHY_gpioDlyConfig_trig4Dly_MASK	(0x7 << LCNPHY_gpioDlyConfig_trig4Dly_SHIFT)

/* Bits in LCNPHY_crsMiscParams */
#define LCNPHY_crsMiscParams_aphyidleSyncVal_SHIFT	0
#define LCNPHY_crsMiscParams_aphyidleSyncVal_MASK	(0xff << LCNPHY_crsMiscParams_aphyidleSyncVal_SHIFT)
#define LCNPHY_crsMiscParams_incSyncCntVal_SHIFT	8
#define LCNPHY_crsMiscParams_incSyncCntVal_MASK	(0xf << LCNPHY_crsMiscParams_incSyncCntVal_SHIFT)
#define LCNPHY_crsMiscParams_lpSkipIncEn_SHIFT	12
#define LCNPHY_crsMiscParams_lpSkipIncEn_MASK	(0x1 << LCNPHY_crsMiscParams_lpSkipIncEn_SHIFT)

/* Bits in LCNPHY_crsDebugReg1 */
#define LCNPHY_crsDebugReg1_syncCtr_SHIFT	0
#define LCNPHY_crsDebugReg1_syncCtr_MASK	(0xffff << LCNPHY_crsDebugReg1_syncCtr_SHIFT)

/* Bits in LCNPHY_crsMiscCtrl2 */
#define LCNPHY_crsMiscCtrl2_fastPwrDlyAdjustmentOffset_SHIFT	0
#define LCNPHY_crsMiscCtrl2_fastPwrDlyAdjustmentOffset_MASK	(0x7 << LCNPHY_crsMiscCtrl2_fastPwrDlyAdjustmentOffset_SHIFT)
#define LCNPHY_crsMiscCtrl2_eghtSmplFstPwrLogicEn_SHIFT	3
#define LCNPHY_crsMiscCtrl2_eghtSmplFstPwrLogicEn_MASK	(0x1 << LCNPHY_crsMiscCtrl2_eghtSmplFstPwrLogicEn_SHIFT)
#define LCNPHY_crsMiscCtrl2_medGain3PathDetCntCtrl_SHIFT	4
#define LCNPHY_crsMiscCtrl2_medGain3PathDetCntCtrl_MASK	(0x1 << LCNPHY_crsMiscCtrl2_medGain3PathDetCntCtrl_SHIFT)
#define LCNPHY_crsMiscCtrl2_ofdmDivGainResumeSrchThr_SHIFT	5
#define LCNPHY_crsMiscCtrl2_ofdmDivGainResumeSrchThr_MASK	(0xf << LCNPHY_crsMiscCtrl2_ofdmDivGainResumeSrchThr_SHIFT)

/* Bits in LCNPHY_crsDetFailCtr */
#define LCNPHY_crsDetFailCtr_detCnfrmFailCtr_SHIFT	0
#define LCNPHY_crsDetFailCtr_detCnfrmFailCtr_MASK	(0xffff << LCNPHY_crsDetFailCtr_detCnfrmFailCtr_SHIFT)

/* Bits in LCNPHY_crsSyncFailCtr */
#define LCNPHY_crsSyncFailCtr_detSyncFailCtr_SHIFT	0
#define LCNPHY_crsSyncFailCtr_detSyncFailCtr_MASK	(0xffff << LCNPHY_crsSyncFailCtr_detSyncFailCtr_SHIFT)

/* Bits in LCNPHY_failCtrCtrl */
#define LCNPHY_failCtrCtrl_clearFailCounters_SHIFT	0
#define LCNPHY_failCtrCtrl_clearFailCounters_MASK	(0x1 << LCNPHY_failCtrCtrl_clearFailCounters_SHIFT)
#define LCNPHY_failCtrCtrl_failCtrResetDisable_SHIFT	1
#define LCNPHY_failCtrCtrl_failCtrResetDisable_MASK	(0x1 << LCNPHY_failCtrCtrl_failCtrResetDisable_SHIFT)
#define LCNPHY_failCtrCtrl_clearAbrtCount_SHIFT	2
#define LCNPHY_failCtrCtrl_clearAbrtCount_MASK	(0x1 << LCNPHY_failCtrCtrl_clearAbrtCount_SHIFT)

/* Bits in LCNPHY_failCtrGain */
#define LCNPHY_failCtrGain_failCtrGainThresh_SHIFT	0
#define LCNPHY_failCtrGain_failCtrGainThresh_MASK	(0xff << LCNPHY_failCtrGain_failCtrGainThresh_SHIFT)

/* Bits in LCNPHY_crsGainRespVal */
#define LCNPHY_crsGainRespVal_crsGainVal_SHIFT	0
#define LCNPHY_crsGainRespVal_crsGainVal_MASK	(0xff << LCNPHY_crsGainRespVal_crsGainVal_SHIFT)
#define LCNPHY_crsGainRespVal_bandWidth_SHIFT	8
#define LCNPHY_crsGainRespVal_bandWidth_MASK	(0x3 << LCNPHY_crsGainRespVal_bandWidth_SHIFT)

/* Bits in LCNPHY_dcBlockInit */
#define LCNPHY_dcBlockInit_crsDcBlkShortInit_SHIFT	0
#define LCNPHY_dcBlockInit_crsDcBlkShortInit_MASK	(0x1 << LCNPHY_dcBlockInit_crsDcBlkShortInit_SHIFT)
#define LCNPHY_dcBlockInit_crsDcBlkLongInit_SHIFT	1
#define LCNPHY_dcBlockInit_crsDcBlkLongInit_MASK	(0x1 << LCNPHY_dcBlockInit_crsDcBlkLongInit_SHIFT)
#define LCNPHY_dcBlockInit_crsDcBlkSoftReset_SHIFT	2
#define LCNPHY_dcBlockInit_crsDcBlkSoftReset_MASK	(0x1 << LCNPHY_dcBlockInit_crsDcBlkSoftReset_SHIFT)
#define LCNPHY_dcBlockInit_clipMuxSel_SHIFT	3
#define LCNPHY_dcBlockInit_clipMuxSel_MASK	(0x3 << LCNPHY_dcBlockInit_clipMuxSel_SHIFT)
#define LCNPHY_dcBlockInit_pktGainOverride_SHIFT	5
#define LCNPHY_dcBlockInit_pktGainOverride_MASK	(0x1 << LCNPHY_dcBlockInit_pktGainOverride_SHIFT)
#define LCNPHY_dcBlockInit_pktGainOverRideVal_SHIFT	8
#define LCNPHY_dcBlockInit_pktGainOverRideVal_MASK	(0xff << LCNPHY_dcBlockInit_pktGainOverRideVal_SHIFT)

/* Bits in LCNPHY_crsStConditions1 */
#define LCNPHY_crsStConditions1_crsSmConditions1_SHIFT	0
#define LCNPHY_crsStConditions1_crsSmConditions1_MASK	(0xffff << LCNPHY_crsStConditions1_crsSmConditions1_SHIFT)

/* Bits in LCNPHY_crsStConditions2 */
#define LCNPHY_crsStConditions2_crsSmConditions2_SHIFT	0
#define LCNPHY_crsStConditions2_crsSmConditions2_MASK	(0xffff << LCNPHY_crsStConditions2_crsSmConditions2_SHIFT)

/* Bits in LCNPHY_crsStConditions3 */
#define LCNPHY_crsStConditions3_crsSmConditions3_SHIFT	0
#define LCNPHY_crsStConditions3_crsSmConditions3_MASK	(0xffff << LCNPHY_crsStConditions3_crsSmConditions3_SHIFT)

/* Bits in LCNPHY_crsStConditions4 */
#define LCNPHY_crsStConditions4_crsSmConditions4_SHIFT	0
#define LCNPHY_crsStConditions4_crsSmConditions4_MASK	(0xffff << LCNPHY_crsStConditions4_crsSmConditions4_SHIFT)

/* Bits in LCNPHY_crsStTransitions */
#define LCNPHY_crsStTransitions_crsSmTransitions_SHIFT	0
#define LCNPHY_crsStTransitions_crsSmTransitions_MASK	(0x7ff << LCNPHY_crsStTransitions_crsSmTransitions_SHIFT)

/* Bits in LCNPHY_abortCnt */
#define LCNPHY_abortCnt_abortCount_SHIFT	0
#define LCNPHY_abortCnt_abortCount_MASK	(0xffff << LCNPHY_abortCnt_abortCount_SHIFT)

/* Bits in LCNPHY_nomStTimeOutParams */
#define LCNPHY_nomStTimeOutParams_enNominalStTimeOut_SHIFT	0
#define LCNPHY_nomStTimeOutParams_enNominalStTimeOut_MASK	(0x1 << LCNPHY_nomStTimeOutParams_enNominalStTimeOut_SHIFT)
#define LCNPHY_nomStTimeOutParams_bypassGainMMCond_SHIFT	1
#define LCNPHY_nomStTimeOutParams_bypassGainMMCond_MASK	(0x1 << LCNPHY_nomStTimeOutParams_bypassGainMMCond_SHIFT)
#define LCNPHY_nomStTimeOutParams_NominalStTimeOut_SHIFT	8
#define LCNPHY_nomStTimeOutParams_NominalStTimeOut_MASK	(0xff << LCNPHY_nomStTimeOutParams_NominalStTimeOut_SHIFT)

/* Bits in LCNPHY_lnsrOfParam4 */
#define LCNPHY_lnsrOfParam4_oFiltSyncCtrMult_SHIFT	0
#define LCNPHY_lnsrOfParam4_oFiltSyncCtrMult_MASK	(0x7 << LCNPHY_lnsrOfParam4_oFiltSyncCtrMult_SHIFT)
#define LCNPHY_lnsrOfParam4_oFiltSyncCtrShft_SHIFT	3
#define LCNPHY_lnsrOfParam4_oFiltSyncCtrShft_MASK	(0x3 << LCNPHY_lnsrOfParam4_oFiltSyncCtrShft_SHIFT)
#define LCNPHY_lnsrOfParam4_ofMaxPThrUpdtThresh_SHIFT	5
#define LCNPHY_lnsrOfParam4_ofMaxPThrUpdtThresh_MASK	(0x3f << LCNPHY_lnsrOfParam4_ofMaxPThrUpdtThresh_SHIFT)

/* Bits in LCNPHY_dbg_samp_coll_ctrl */
#define LCNPHY_dbg_samp_coll_ctrl_samp_coll_en_SHIFT	0
#define LCNPHY_dbg_samp_coll_ctrl_samp_coll_en_MASK	(0x1 << LCNPHY_dbg_samp_coll_ctrl_samp_coll_en_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl_samp_coll_mode_SHIFT	1
#define LCNPHY_dbg_samp_coll_ctrl_samp_coll_mode_MASK	(0x7 << LCNPHY_dbg_samp_coll_ctrl_samp_coll_mode_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl_start_trig_mode_SHIFT	4
#define LCNPHY_dbg_samp_coll_ctrl_start_trig_mode_MASK	(0x1 << LCNPHY_dbg_samp_coll_ctrl_start_trig_mode_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl_start_mac_xfer_trig_mode_SHIFT	5
#define LCNPHY_dbg_samp_coll_ctrl_start_mac_xfer_trig_mode_MASK	(0x1 << LCNPHY_dbg_samp_coll_ctrl_start_mac_xfer_trig_mode_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl_end_mac_xfer_trig_mode_SHIFT	6
#define LCNPHY_dbg_samp_coll_ctrl_end_mac_xfer_trig_mode_MASK	(0x1 << LCNPHY_dbg_samp_coll_ctrl_end_mac_xfer_trig_mode_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl_sync_with_clken_SHIFT	7
#define LCNPHY_dbg_samp_coll_ctrl_sync_with_clken_MASK	(0x1 << LCNPHY_dbg_samp_coll_ctrl_sync_with_clken_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl_send_data2maconly_SHIFT	8
#define LCNPHY_dbg_samp_coll_ctrl_send_data2maconly_MASK	(0x1 << LCNPHY_dbg_samp_coll_ctrl_send_data2maconly_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl_samp_rate_SHIFT	9
#define LCNPHY_dbg_samp_coll_ctrl_samp_rate_MASK	(0x1 << LCNPHY_dbg_samp_coll_ctrl_samp_rate_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl_mac_phy_xfer_rate_SHIFT	10
#define LCNPHY_dbg_samp_coll_ctrl_mac_phy_xfer_rate_MASK	(0x1 << LCNPHY_dbg_samp_coll_ctrl_mac_phy_xfer_rate_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl_bytes_sel_40mbps_SHIFT	11
#define LCNPHY_dbg_samp_coll_ctrl_bytes_sel_40mbps_MASK	(0x7 << LCNPHY_dbg_samp_coll_ctrl_bytes_sel_40mbps_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl_wraparoundspb_SHIFT	14
#define LCNPHY_dbg_samp_coll_ctrl_wraparoundspb_MASK	(0x1 << LCNPHY_dbg_samp_coll_ctrl_wraparoundspb_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl_conv_vld_frm40_2_80_SHIFT	15
#define LCNPHY_dbg_samp_coll_ctrl_conv_vld_frm40_2_80_MASK	(0x1 << LCNPHY_dbg_samp_coll_ctrl_conv_vld_frm40_2_80_SHIFT)

/* Bits in LCNPHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0 */
#define LCNPHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_SHIFT	0
#define LCNPHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_MASK	(0xffff << LCNPHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_SHIFT)

/* Bits in LCNPHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16 */
#define LCNPHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_SHIFT	0
#define LCNPHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_MASK	(0xffff << LCNPHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_SHIFT)

/* Bits in LCNPHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0 */
#define LCNPHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_SHIFT	0
#define LCNPHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_MASK	(0xffff << LCNPHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_SHIFT)

/* Bits in LCNPHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16 */
#define LCNPHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_SHIFT	0
#define LCNPHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_MASK	(0xffff << LCNPHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_SHIFT)

/* Bits in LCNPHY_dbg_samp_coll_mux_sel */
#define LCNPHY_dbg_samp_coll_mux_sel_phyCrs_a_SHIFT	0
#define LCNPHY_dbg_samp_coll_mux_sel_phyCrs_a_MASK	(0x1 << LCNPHY_dbg_samp_coll_mux_sel_phyCrs_a_SHIFT)
#define LCNPHY_dbg_samp_coll_mux_sel_RxPacketDone_a_SHIFT	1
#define LCNPHY_dbg_samp_coll_mux_sel_RxPacketDone_a_MASK	(0x1 << LCNPHY_dbg_samp_coll_mux_sel_RxPacketDone_a_SHIFT)
#define LCNPHY_dbg_samp_coll_mux_sel_rxFrameType_a_SHIFT	2
#define LCNPHY_dbg_samp_coll_mux_sel_rxFrameType_a_MASK	(0x1 << LCNPHY_dbg_samp_coll_mux_sel_rxFrameType_a_SHIFT)
#define LCNPHY_dbg_samp_coll_mux_sel_mac_phy_protocol_a_SHIFT	3
#define LCNPHY_dbg_samp_coll_mux_sel_mac_phy_protocol_a_MASK	(0x1 << LCNPHY_dbg_samp_coll_mux_sel_mac_phy_protocol_a_SHIFT)
#define LCNPHY_dbg_samp_coll_mux_sel_mac_phy_info_a_SHIFT	4
#define LCNPHY_dbg_samp_coll_mux_sel_mac_phy_info_a_MASK	(0x1 << LCNPHY_dbg_samp_coll_mux_sel_mac_phy_info_a_SHIFT)

/* Bits in LCNPHY_dbg_reset_sts */
#define LCNPHY_dbg_reset_sts_reset_stats_SHIFT	0
#define LCNPHY_dbg_reset_sts_reset_stats_MASK	(0x1 << LCNPHY_dbg_reset_sts_reset_stats_SHIFT)

/* Bits in LCNPHY_force_adc_lsb_zero */
#define LCNPHY_force_adc_lsb_zero_force_adc_lsb_zero_SHIFT	0
#define LCNPHY_force_adc_lsb_zero_force_adc_lsb_zero_MASK	(0x1 << LCNPHY_force_adc_lsb_zero_force_adc_lsb_zero_SHIFT)

/* Bits in LCNPHY_dbg_samp_coll_ctrl2 */
#define LCNPHY_dbg_samp_coll_ctrl2_force_valid_sel_SHIFT	0
#define LCNPHY_dbg_samp_coll_ctrl2_force_valid_sel_MASK	(0x7 << LCNPHY_dbg_samp_coll_ctrl2_force_valid_sel_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl2_dbgrxframetype_SHIFT	3
#define LCNPHY_dbg_samp_coll_ctrl2_dbgrxframetype_MASK	(0xf << LCNPHY_dbg_samp_coll_ctrl2_dbgrxframetype_SHIFT)
#define LCNPHY_dbg_samp_coll_ctrl2_update_reload_state_during_mac_xfer_SHIFT	7
#define LCNPHY_dbg_samp_coll_ctrl2_update_reload_state_during_mac_xfer_MASK	(0x1 << LCNPHY_dbg_samp_coll_ctrl2_update_reload_state_during_mac_xfer_SHIFT)

/* Bits in LCNPHY_dbg_samp_coll_sts */
#define LCNPHY_dbg_samp_coll_sts_samp_coll_done_SHIFT	0
#define LCNPHY_dbg_samp_coll_sts_samp_coll_done_MASK	(0x1 << LCNPHY_dbg_samp_coll_sts_samp_coll_done_SHIFT)
#define LCNPHY_dbg_samp_coll_sts_msb_first20mhzsamples_SHIFT	1
#define LCNPHY_dbg_samp_coll_sts_msb_first20mhzsamples_MASK	(0x1 << LCNPHY_dbg_samp_coll_sts_msb_first20mhzsamples_SHIFT)

/* Bits in LCNPHY_dbg_sts_wrap_cnt */
#define LCNPHY_dbg_sts_wrap_cnt_dbg_sts_wrap_cnt_SHIFT	0
#define LCNPHY_dbg_sts_wrap_cnt_dbg_sts_wrap_cnt_MASK	(0xffff << LCNPHY_dbg_sts_wrap_cnt_dbg_sts_wrap_cnt_SHIFT)

/* Bits in LCNPHY_dbg_sts_spb_last_wr_add */
#define LCNPHY_dbg_sts_spb_last_wr_add_dbg_sts_spb_last_wr_add_SHIFT	0
#define LCNPHY_dbg_sts_spb_last_wr_add_dbg_sts_spb_last_wr_add_MASK	(0xff << LCNPHY_dbg_sts_spb_last_wr_add_dbg_sts_spb_last_wr_add_SHIFT)

/* Bits in LCNPHY_dbgcrs_state1 */
#define LCNPHY_dbgcrs_state1_dbgcrs_state1_SHIFT	0
#define LCNPHY_dbgcrs_state1_dbgcrs_state1_MASK	(0xffff << LCNPHY_dbgcrs_state1_dbgcrs_state1_SHIFT)

/* Bits in LCNPHY_dbgcrs_state1_old */
#define LCNPHY_dbgcrs_state1_old_dbgcrs_state1_old_SHIFT	0
#define LCNPHY_dbgcrs_state1_old_dbgcrs_state1_old_MASK	(0xffff << LCNPHY_dbgcrs_state1_old_dbgcrs_state1_old_SHIFT)

/* Bits in LCNPHY_dbgcrs_state2 */
#define LCNPHY_dbgcrs_state2_dbgcrs_state2_SHIFT	0
#define LCNPHY_dbgcrs_state2_dbgcrs_state2_MASK	(0xffff << LCNPHY_dbgcrs_state2_dbgcrs_state2_SHIFT)

/* Bits in LCNPHY_dbgcrs_state2_old */
#define LCNPHY_dbgcrs_state2_old_dbgcrs_state2_old_SHIFT	0
#define LCNPHY_dbgcrs_state2_old_dbgcrs_state2_old_MASK	(0xffff << LCNPHY_dbgcrs_state2_old_dbgcrs_state2_old_SHIFT)

/* Bits in LCNPHY_dbgclk2pt5phasecnt */
#define LCNPHY_dbgclk2pt5phasecnt_dbgclk2pt5phasecnt_SHIFT	0
#define LCNPHY_dbgclk2pt5phasecnt_dbgclk2pt5phasecnt_MASK	(0x3f << LCNPHY_dbgclk2pt5phasecnt_dbgclk2pt5phasecnt_SHIFT)

/* Bits in LCNPHY_dbgclk2pt5phasecnt_old */
#define LCNPHY_dbgclk2pt5phasecnt_old_dbgclk2pt5phasecnt_old_SHIFT	0
#define LCNPHY_dbgclk2pt5phasecnt_old_dbgclk2pt5phasecnt_old_MASK	(0x3f << LCNPHY_dbgclk2pt5phasecnt_old_dbgclk2pt5phasecnt_old_SHIFT)

/* Bits in LCNPHY_dbgdcstate_i0 */
#define LCNPHY_dbgdcstate_i0_dbgdcstate_i0_SHIFT	0
#define LCNPHY_dbgdcstate_i0_dbgdcstate_i0_MASK	(0xffff << LCNPHY_dbgdcstate_i0_dbgdcstate_i0_SHIFT)

/* Bits in LCNPHY_dbgdcstate_i0_old */
#define LCNPHY_dbgdcstate_i0_old_dbgdcstate_i0_old_SHIFT	0
#define LCNPHY_dbgdcstate_i0_old_dbgdcstate_i0_old_MASK	(0xffff << LCNPHY_dbgdcstate_i0_old_dbgdcstate_i0_old_SHIFT)

/* Bits in LCNPHY_dbgdcstate_i1 */
#define LCNPHY_dbgdcstate_i1_dbgdcstate_i1_SHIFT	0
#define LCNPHY_dbgdcstate_i1_dbgdcstate_i1_MASK	(0x7 << LCNPHY_dbgdcstate_i1_dbgdcstate_i1_SHIFT)

/* Bits in LCNPHY_dbgdcstate_i1_old */
#define LCNPHY_dbgdcstate_i1_old_dbgdcstate_i1_old_SHIFT	0
#define LCNPHY_dbgdcstate_i1_old_dbgdcstate_i1_old_MASK	(0x7 << LCNPHY_dbgdcstate_i1_old_dbgdcstate_i1_old_SHIFT)

/* Bits in LCNPHY_dbgdcstate_q0 */
#define LCNPHY_dbgdcstate_q0_dbgdcstate_q0_SHIFT	0
#define LCNPHY_dbgdcstate_q0_dbgdcstate_q0_MASK	(0xffff << LCNPHY_dbgdcstate_q0_dbgdcstate_q0_SHIFT)

/* Bits in LCNPHY_dbgdcstate_q0_old */
#define LCNPHY_dbgdcstate_q0_old_dbgdcstate_q0_old_SHIFT	0
#define LCNPHY_dbgdcstate_q0_old_dbgdcstate_q0_old_MASK	(0xffff << LCNPHY_dbgdcstate_q0_old_dbgdcstate_q0_old_SHIFT)

/* Bits in LCNPHY_dbgdcstate_q1 */
#define LCNPHY_dbgdcstate_q1_dbgdcstate_q1_SHIFT	0
#define LCNPHY_dbgdcstate_q1_dbgdcstate_q1_MASK	(0x7 << LCNPHY_dbgdcstate_q1_dbgdcstate_q1_SHIFT)

/* Bits in LCNPHY_dbgdcstate_q1_old */
#define LCNPHY_dbgdcstate_q1_old_dbgdcstate_q1_old_SHIFT	0
#define LCNPHY_dbgdcstate_q1_old_dbgdcstate_q1_old_MASK	(0x7 << LCNPHY_dbgdcstate_q1_old_dbgdcstate_q1_old_SHIFT)

/* Bits in LCNPHY_sslpnphy_gpio_sel */
#define LCNPHY_sslpnphy_gpio_sel_gpio_ping_pong_1_SHIFT	0
#define LCNPHY_sslpnphy_gpio_sel_gpio_ping_pong_1_MASK	(0x3f << LCNPHY_sslpnphy_gpio_sel_gpio_ping_pong_1_SHIFT)
#define LCNPHY_sslpnphy_gpio_sel_gpio_ping_pong_2_SHIFT	6
#define LCNPHY_sslpnphy_gpio_sel_gpio_ping_pong_2_MASK	(0x3f << LCNPHY_sslpnphy_gpio_sel_gpio_ping_pong_2_SHIFT)

/* Bits in LCNPHY_sslpnphy_gpio_out_en_15_0 */
#define LCNPHY_sslpnphy_gpio_out_en_15_0_sslpnphy_gpio_out_en_15_0_SHIFT	0
#define LCNPHY_sslpnphy_gpio_out_en_15_0_sslpnphy_gpio_out_en_15_0_MASK	(0xffff << LCNPHY_sslpnphy_gpio_out_en_15_0_sslpnphy_gpio_out_en_15_0_SHIFT)

/* Bits in LCNPHY_sslpnphy_gpio_out_en_31_16 */
#define LCNPHY_sslpnphy_gpio_out_en_31_16_sslpnphy_gpio_out_en_31_16_SHIFT	0
#define LCNPHY_sslpnphy_gpio_out_en_31_16_sslpnphy_gpio_out_en_31_16_MASK	(0xffff << LCNPHY_sslpnphy_gpio_out_en_31_16_sslpnphy_gpio_out_en_31_16_SHIFT)

/* Bits in LCNPHY_sslpnphy_gpio_out_en_34_32 */
#define LCNPHY_sslpnphy_gpio_out_en_34_32_sslpnphy_gpio_out_en_34_32_SHIFT	0
#define LCNPHY_sslpnphy_gpio_out_en_34_32_sslpnphy_gpio_out_en_34_32_MASK	(0x7 << LCNPHY_sslpnphy_gpio_out_en_34_32_sslpnphy_gpio_out_en_34_32_SHIFT)

/* Bits in LCNPHY_sslpnphy_gpio_ctrl */
#define LCNPHY_sslpnphy_gpio_ctrl_gpio_en_SHIFT	0
#define LCNPHY_sslpnphy_gpio_ctrl_gpio_en_MASK	(0x1 << LCNPHY_sslpnphy_gpio_ctrl_gpio_en_SHIFT)
#define LCNPHY_sslpnphy_gpio_ctrl_sel_lpphy_gpio_SHIFT	1
#define LCNPHY_sslpnphy_gpio_ctrl_sel_lpphy_gpio_MASK	(0x1 << LCNPHY_sslpnphy_gpio_ctrl_sel_lpphy_gpio_SHIFT)
#define LCNPHY_sslpnphy_gpio_ctrl_gpio_clk_rate_SHIFT	2
#define LCNPHY_sslpnphy_gpio_ctrl_gpio_clk_rate_MASK	(0x1 << LCNPHY_sslpnphy_gpio_ctrl_gpio_clk_rate_SHIFT)
#define LCNPHY_sslpnphy_gpio_ctrl_gpio_gen_out_phase_SHIFT	3
#define LCNPHY_sslpnphy_gpio_ctrl_gpio_gen_out_phase_MASK	(0x1 << LCNPHY_sslpnphy_gpio_ctrl_gpio_gen_out_phase_SHIFT)
#define LCNPHY_sslpnphy_gpio_ctrl_sel_40mhz_en_SHIFT	4
#define LCNPHY_sslpnphy_gpio_ctrl_sel_40mhz_en_MASK	(0x1 << LCNPHY_sslpnphy_gpio_ctrl_sel_40mhz_en_SHIFT)
#define LCNPHY_sslpnphy_gpio_ctrl_stretch_gpio_trig_SHIFT	5
#define LCNPHY_sslpnphy_gpio_ctrl_stretch_gpio_trig_MASK	(0x1 << LCNPHY_sslpnphy_gpio_ctrl_stretch_gpio_trig_SHIFT)

/* Bits in LCNPHY_sslpnphy_gpio_out_34_1 */
#define LCNPHY_sslpnphy_gpio_out_34_1_sslpnphy_gpio_out_34_1_SHIFT	0
#define LCNPHY_sslpnphy_gpio_out_34_1_sslpnphy_gpio_out_34_1_MASK	(0x3 << LCNPHY_sslpnphy_gpio_out_34_1_sslpnphy_gpio_out_34_1_SHIFT)

/* Bits in LCNPHY_sslpnphy_gpio_out_33_18 */
#define LCNPHY_sslpnphy_gpio_out_33_18_sslpnphy_gpio_out_33_18_SHIFT	0
#define LCNPHY_sslpnphy_gpio_out_33_18_sslpnphy_gpio_out_33_18_MASK	(0xffff << LCNPHY_sslpnphy_gpio_out_33_18_sslpnphy_gpio_out_33_18_SHIFT)

/* Bits in LCNPHY_sslpnphy_gpio_out_17_2 */
#define LCNPHY_sslpnphy_gpio_out_17_2_sslpnphy_gpio_out_17_2_SHIFT	0
#define LCNPHY_sslpnphy_gpio_out_17_2_sslpnphy_gpio_out_17_2_MASK	(0xffff << LCNPHY_sslpnphy_gpio_out_17_2_sslpnphy_gpio_out_17_2_SHIFT)

/* Bits in LCNPHY_sslpnphy_gpio_test_reg_17_2 */
#define LCNPHY_sslpnphy_gpio_test_reg_17_2_sslpnphy_gpio_test_reg_17_2_SHIFT	0
#define LCNPHY_sslpnphy_gpio_test_reg_17_2_sslpnphy_gpio_test_reg_17_2_MASK	(0xffff << LCNPHY_sslpnphy_gpio_test_reg_17_2_sslpnphy_gpio_test_reg_17_2_SHIFT)

/* Bits in LCNPHY_sslpnphy_gpio_test_reg_33_18 */
#define LCNPHY_sslpnphy_gpio_test_reg_33_18_sslpnphy_gpio_test_reg_33_18_SHIFT	0
#define LCNPHY_sslpnphy_gpio_test_reg_33_18_sslpnphy_gpio_test_reg_33_18_MASK	(0xffff << LCNPHY_sslpnphy_gpio_test_reg_33_18_sslpnphy_gpio_test_reg_33_18_SHIFT)

/* Bits in LCNPHY_sslpnphy_gpio_test_reg_34_1 */
#define LCNPHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_34_SHIFT	0
#define LCNPHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_34_MASK	(0x1 << LCNPHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_34_SHIFT)
#define LCNPHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_1_SHIFT	1
#define LCNPHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_1_MASK	(0x1 << LCNPHY_sslpnphy_gpio_test_reg_34_1_sslpnphy_gpio_test_reg_1_SHIFT)

/* Bits in LCNPHY_cache_hit_count */
#define LCNPHY_cache_hit_count_cache_hit_count_SHIFT	0
#define LCNPHY_cache_hit_count_cache_hit_count_MASK	(0xffff << LCNPHY_cache_hit_count_cache_hit_count_SHIFT)

/* Bits in LCNPHY_total_tb_count */
#define LCNPHY_total_tb_count_total_tb_count_SHIFT	0
#define LCNPHY_total_tb_count_total_tb_count_MASK	(0xffff << LCNPHY_total_tb_count_total_tb_count_SHIFT)

/* Bits in LCNPHY_remainingBittb_cache_cnt */
#define LCNPHY_remainingBittb_cache_cnt_remaining_cache_cnt_SHIFT	0
#define LCNPHY_remainingBittb_cache_cnt_remaining_cache_cnt_MASK	(0xf << LCNPHY_remainingBittb_cache_cnt_remaining_cache_cnt_SHIFT)
#define LCNPHY_remainingBittb_cache_cnt_remaining_tb_cnt_SHIFT	4
#define LCNPHY_remainingBittb_cache_cnt_remaining_tb_cnt_MASK	(0xf << LCNPHY_remainingBittb_cache_cnt_remaining_tb_cnt_SHIFT)

/* Bits in LCNPHY_stMcDebugReg1 */
#define LCNPHY_stMcDebugReg1_reg1_SHIFT	0
#define LCNPHY_stMcDebugReg1_reg1_MASK	(0xffff << LCNPHY_stMcDebugReg1_reg1_SHIFT)

/* Bits in LCNPHY_stMcDebugReg2 */
#define LCNPHY_stMcDebugReg2_reg2_SHIFT	0
#define LCNPHY_stMcDebugReg2_reg2_MASK	(0xffff << LCNPHY_stMcDebugReg2_reg2_SHIFT)

/* Bits in LCNPHY_stMcDebugReg3 */
#define LCNPHY_stMcDebugReg3_reg3_SHIFT	0
#define LCNPHY_stMcDebugReg3_reg3_MASK	(0xffff << LCNPHY_stMcDebugReg3_reg3_SHIFT)

/* Bits in LCNPHY_stMcDebugReg4 */
#define LCNPHY_stMcDebugReg4_reg4_SHIFT	0
#define LCNPHY_stMcDebugReg4_reg4_MASK	(0xffff << LCNPHY_stMcDebugReg4_reg4_SHIFT)

/* Bits in LCNPHY_stMcDebugReg5 */
#define LCNPHY_stMcDebugReg5_reg5_SHIFT	0
#define LCNPHY_stMcDebugReg5_reg5_MASK	(0xffff << LCNPHY_stMcDebugReg5_reg5_SHIFT)

/* Bits in LCNPHY_stMcDebugReg6 */
#define LCNPHY_stMcDebugReg6_reg6_SHIFT	0
#define LCNPHY_stMcDebugReg6_reg6_MASK	(0xffff << LCNPHY_stMcDebugReg6_reg6_SHIFT)

/* Bits in LCNPHY_stMcDebugReg7 */
#define LCNPHY_stMcDebugReg7_reg7_SHIFT	0
#define LCNPHY_stMcDebugReg7_reg7_MASK	(0xffff << LCNPHY_stMcDebugReg7_reg7_SHIFT)

/* Bits in LCNPHY_stMcDebugReg8 */
#define LCNPHY_stMcDebugReg8_reg8_SHIFT	0
#define LCNPHY_stMcDebugReg8_reg8_MASK	(0xffff << LCNPHY_stMcDebugReg8_reg8_SHIFT)

/* Bits in LCNPHY_stMcDebugReg9 */
#define LCNPHY_stMcDebugReg9_reg9_SHIFT	0
#define LCNPHY_stMcDebugReg9_reg9_MASK	(0xffff << LCNPHY_stMcDebugReg9_reg9_SHIFT)

/* Bits in LCNPHY_stMcDebugReg10 */
#define LCNPHY_stMcDebugReg10_reg10_SHIFT	0
#define LCNPHY_stMcDebugReg10_reg10_MASK	(0xffff << LCNPHY_stMcDebugReg10_reg10_SHIFT)

/* Bits in LCNPHY_pktfsmdbg1 */
#define LCNPHY_pktfsmdbg1_pktfsmStateTransition_SHIFT	0
#define LCNPHY_pktfsmdbg1_pktfsmStateTransition_MASK	(0x1ff << LCNPHY_pktfsmdbg1_pktfsmStateTransition_SHIFT)

/* Bits in LCNPHY_pktfsmdbg2 */
#define LCNPHY_pktfsmdbg2_pktfsmStateTransH1_SHIFT	0
#define LCNPHY_pktfsmdbg2_pktfsmStateTransH1_MASK	(0x1ff << LCNPHY_pktfsmdbg2_pktfsmStateTransH1_SHIFT)

/* Bits in LCNPHY_pktfsmdbg3 */
#define LCNPHY_pktfsmdbg3_pktfsmStateTransH2_SHIFT	0
#define LCNPHY_pktfsmdbg3_pktfsmStateTransH2_MASK	(0x1ff << LCNPHY_pktfsmdbg3_pktfsmStateTransH2_SHIFT)

/* Bits in LCNPHY_pktfsmdbg4 */
#define LCNPHY_pktfsmdbg4_pktfsmStateTransH3_SHIFT	0
#define LCNPHY_pktfsmdbg4_pktfsmStateTransH3_MASK	(0x1ff << LCNPHY_pktfsmdbg4_pktfsmStateTransH3_SHIFT)

/* Bits in LCNPHY_pktfsmdbg5 */
#define LCNPHY_pktfsmdbg5_pktfsmStateTransH4_SHIFT	0
#define LCNPHY_pktfsmdbg5_pktfsmStateTransH4_MASK	(0x1ff << LCNPHY_pktfsmdbg5_pktfsmStateTransH4_SHIFT)

/* Bits in LCNPHY_pktfsmdbg6 */
#define LCNPHY_pktfsmdbg6_pktRxActiveSt_SHIFT	0
#define LCNPHY_pktfsmdbg6_pktRxActiveSt_MASK	(0xff << LCNPHY_pktfsmdbg6_pktRxActiveSt_SHIFT)

/* Bits in LCNPHY_pktfsmdbg7 */
#define LCNPHY_pktfsmdbg7_rifsDetectedSt_SHIFT	0
#define LCNPHY_pktfsmdbg7_rifsDetectedSt_MASK	(0xff << LCNPHY_pktfsmdbg7_rifsDetectedSt_SHIFT)

/* Bits in LCNPHY_pktfsmdbg8 */
#define LCNPHY_pktfsmdbg8_ofdm_selectedSt_SHIFT	0
#define LCNPHY_pktfsmdbg8_ofdm_selectedSt_MASK	(0xff << LCNPHY_pktfsmdbg8_ofdm_selectedSt_SHIFT)

/* Bits in LCNPHY_pktfsmdbg9 */
#define LCNPHY_pktfsmdbg9_bitCounter1_SHIFT	0
#define LCNPHY_pktfsmdbg9_bitCounter1_MASK	(0xffff << LCNPHY_pktfsmdbg9_bitCounter1_SHIFT)

/* Bits in LCNPHY_pktfsmdbg10 */
#define LCNPHY_pktfsmdbg10_bitCounter2_SHIFT	0
#define LCNPHY_pktfsmdbg10_bitCounter2_MASK	(0x7fff << LCNPHY_pktfsmdbg10_bitCounter2_SHIFT)

/* Bits in LCNPHY_pktfsmdbg11 */
#define LCNPHY_pktfsmdbg11_scounter_SHIFT	0
#define LCNPHY_pktfsmdbg11_scounter_MASK	(0x3f << LCNPHY_pktfsmdbg11_scounter_SHIFT)

/* Bits in LCNPHY_pktfsmdbg12 */
#define LCNPHY_pktfsmdbg12_hdrFields1_SHIFT	0
#define LCNPHY_pktfsmdbg12_hdrFields1_MASK	(0xff << LCNPHY_pktfsmdbg12_hdrFields1_SHIFT)

/* Bits in LCNPHY_pktfsmdbg13 */
#define LCNPHY_pktfsmdbg13_hdrFields2_SHIFT	0
#define LCNPHY_pktfsmdbg13_hdrFields2_MASK	(0xffff << LCNPHY_pktfsmdbg13_hdrFields2_SHIFT)

/* Bits in LCNPHY_pktfsmdbg14 */
#define LCNPHY_pktfsmdbg14_hdrFields3_SHIFT	0
#define LCNPHY_pktfsmdbg14_hdrFields3_MASK	(0xff << LCNPHY_pktfsmdbg14_hdrFields3_SHIFT)

/* Bits in LCNPHY_pktfsmdbg15 */
#define LCNPHY_pktfsmdbg15_hdrFields4_SHIFT	0
#define LCNPHY_pktfsmdbg15_hdrFields4_MASK	(0x3fff << LCNPHY_pktfsmdbg15_hdrFields4_SHIFT)

/* Bits in LCNPHY_blankadcout */
#define LCNPHY_blankadcout_blankadcout_SHIFT	0
#define LCNPHY_blankadcout_blankadcout_MASK	(0x1 << LCNPHY_blankadcout_blankadcout_SHIFT)

/* Bits in LCNPHY_gpio_data_ctrl */
#define LCNPHY_gpio_data_ctrl_gpio_mode_sel_SHIFT	0
#define LCNPHY_gpio_data_ctrl_gpio_mode_sel_MASK	(0x3 << LCNPHY_gpio_data_ctrl_gpio_mode_sel_SHIFT)
#define LCNPHY_gpio_data_ctrl_bitchunksel_SHIFT	2
#define LCNPHY_gpio_data_ctrl_bitchunksel_MASK	(0x3 << LCNPHY_gpio_data_ctrl_bitchunksel_SHIFT)

/* Bits in LCNPHY_iqlocalRadioRegAddr0 */
#define LCNPHY_iqlocalRadioRegAddr0_txrf_iqcal_gain_waddr_SHIFT 	0
#define LCNPHY_iqlocalRadioRegAddr0_txrf_iqcal_gain_waddr_MASK		(0x3ff << LCNPHY_iqlocalRadioRegAddr0_txrf_iqcal_gain_waddr_SHIFT)
#define LCNPHY_iqlocalRadioRegAddr0_txrf_vos_cncl_waddr9to4_SHIFT	10
#define LCNPHY_iqlocalRadioRegAddr0_txrf_vos_cncl_waddr9to4_MASK	(0x3f << LCNPHY_iqlocalRadioRegAddr0_txrf_vos_cncl_waddr9to4_SHIFT)

/* Bits in LCNPHY_iqlocalRadioRegAddr1 */
#define LCNPHY_iqlocalRadioRegAdd1_txrf_vos_cncl_waddr3to0_SHIFT	10
#define LCNPHY_iqlocalRadioRegAdd1_txrf_vos_cncl_waddr3to0_MASK 	(0x0f << LCNPHY_iqlocalRadioRegAdd1_txrf_vos_cncl_waddr3to0_SHIFT)
#define LCNPHY_iqlocalRadioRegAdd1_tx_vos_mxi_waddr_SHIFT			0
#define LCNPHY_iqlocalRadioRegAdd1_tx_vos_mxi_waddr_MASK			(0x3ff << LCNPHY_iqlocalRadioRegAdd1_tx_vos_mxi_waddr_SHIFT)

/* Bits in LCNPHY_iqlocalRadioRegAddr2 */
#define LCNPHY_iqlocalRadioRegAddr2_tx_vos_mxq_waddr_SHIFT			0
#define LCNPHY_iqlocalRadioRegAddr2_tx_vos_mxq_waddr_MASK			(0x3ff << LCNPHY_iqlocalRadioRegAddr2_tx_vos_mxq_waddr_SHIFT)
#define LCNPHY_iqlocalRadioRegAddr2_tx_idac_lo_rfi_waddr9to4_SHIFT	10
#define LCNPHY_iqlocalRadioRegAddr2_tx_idac_lo_rfi_waddr9to4_MASK	(0x3f << LCNPHY_iqlocalRadioRegAddr2_tx_idac_lo_rfi_waddr9to4_SHIFT)

/* Bits in LCNPHY_iqlocalRadioRegAddr3 */
#define LCNPHY_iqlocalRadioRegAdd3_tx_idac_lo_rfi_waddr3to0_SHIFT	10
#define LCNPHY_iqlocalRadioRegAdd3_tx_idac_lo_rfi_waddr3to0_MASK	(0x0f << LCNPHY_iqlocalRadioRegAdd3_tx_idac_lo_rfi_waddr3to0_SHIFT)
#define LCNPHY_iqlocalRadioRegAdd3_tx_idac_lo_rfq_waddr_SHIFT		0
#define LCNPHY_iqlocalRadioRegAdd3_tx_idac_lo_rfq_waddr_MASK		(0x3ff << LCNPHY_iqlocalRadioRegAdd3_tx_idac_lo_rfq_waddr_SHIFT)

/* Bits in LCNPHY_NsyncscramInit0 */
#define LCNPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT	0
#define LCNPHY_NsyncscramInit0_Nsyncscram0Init_MASK	(0x7f << LCNPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT)
#define LCNPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT	7
#define LCNPHY_NsyncscramInit0_Nsyncscram1Init_MASK	(0x7f << LCNPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT)

/* Bits in LCNPHY_NsyncscramInit1 */
#define LCNPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT	0
#define LCNPHY_NsyncscramInit1_Nsyncscram2Init_MASK	(0x7f << LCNPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT)
#define LCNPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT	7
#define LCNPHY_NsyncscramInit1_Nsyncscram3Init_MASK	(0x7f << LCNPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT)
#define LCNPHY_NsyncscramInit1_autoScramEn_SHIFT	14
#define LCNPHY_NsyncscramInit1_autoScramEn_MASK	(0x1 << LCNPHY_NsyncscramInit1_autoScramEn_SHIFT)

/* Bits in LCNPHY_initswizzlepattern */
#define LCNPHY_initswizzlepattern_QAM64swizpatternwise20_SHIFT	0
#define LCNPHY_initswizzlepattern_QAM64swizpatternwise20_MASK	(0x3 << LCNPHY_initswizzlepattern_QAM64swizpatternwise20_SHIFT)
#define LCNPHY_initswizzlepattern_QAM64swizpatternwise40_SHIFT	2
#define LCNPHY_initswizzlepattern_QAM64swizpatternwise40_MASK	(0x3 << LCNPHY_initswizzlepattern_QAM64swizpatternwise40_SHIFT)
#define LCNPHY_initswizzlepattern_QAM64swizpattern11ndup_SHIFT	4
#define LCNPHY_initswizzlepattern_QAM64swizpattern11ndup_MASK	(0x3 << LCNPHY_initswizzlepattern_QAM64swizpattern11ndup_SHIFT)
#define LCNPHY_initswizzlepattern_swizpatternenable_SHIFT	8
#define LCNPHY_initswizzlepattern_swizpatternenable_MASK	(0x1 << LCNPHY_initswizzlepattern_swizpatternenable_SHIFT)

/* Bits in LCNPHY_SubCarrierSpacing */
#define LCNPHY_SubCarrierSpacing_nSubCrSpacingHt40_SHIFT	0
#define LCNPHY_SubCarrierSpacing_nSubCrSpacingHt40_MASK	(0xf << LCNPHY_SubCarrierSpacing_nSubCrSpacingHt40_SHIFT)

/* Bits in LCNPHY_TxMacDelay */
#define LCNPHY_TxMacDelay_macdelay_SHIFT	0
#define LCNPHY_TxMacDelay_macdelay_MASK	(0x7ff << LCNPHY_TxMacDelay_macdelay_SHIFT)

/* Bits in LCNPHY_TxFrameDelay */
#define LCNPHY_TxFrameDelay_framedelay_SHIFT	0
#define LCNPHY_TxFrameDelay_framedelay_MASK	(0x7ff << LCNPHY_TxFrameDelay_framedelay_SHIFT)

/* Bits in LCNPHY_WwiseLengthIndex */
#define LCNPHY_WwiseLengthIndex_WwiseLengthIndexHi_SHIFT	8
#define LCNPHY_WwiseLengthIndex_WwiseLengthIndexHi_MASK	(0x3f << LCNPHY_WwiseLengthIndex_WwiseLengthIndexHi_SHIFT)
#define LCNPHY_WwiseLengthIndex_WwiseLengthIndexLo_SHIFT	0
#define LCNPHY_WwiseLengthIndex_WwiseLengthIndexLo_MASK	(0x3f << LCNPHY_WwiseLengthIndex_WwiseLengthIndexLo_SHIFT)

/* Bits in LCNPHY_NsyncLengthIndex */
#define LCNPHY_NsyncLengthIndex_NsyncLengthIndexHi_SHIFT	8
#define LCNPHY_NsyncLengthIndex_NsyncLengthIndexHi_MASK	(0x3f << LCNPHY_NsyncLengthIndex_NsyncLengthIndexHi_SHIFT)
#define LCNPHY_NsyncLengthIndex_NsyncLengthIndexLo_SHIFT	0
#define LCNPHY_NsyncLengthIndex_NsyncLengthIndexLo_MASK	(0x3f << LCNPHY_NsyncLengthIndex_NsyncLengthIndexLo_SHIFT)

/* Bits in LCNPHY_TxMacIfHoldOff */
#define LCNPHY_TxMacIfHoldOff_holdoffval_SHIFT	0
#define LCNPHY_TxMacIfHoldOff_holdoffval_MASK	(0xff << LCNPHY_TxMacIfHoldOff_holdoffval_SHIFT)

/* Bits in LCNPHY_TxServiceField */
#define LCNPHY_TxServiceField_TxServiceField_SHIFT	0
#define LCNPHY_TxServiceField_TxServiceField_MASK	(0xffff << LCNPHY_TxServiceField_TxServiceField_SHIFT)

/* Bits in LCNPHY_TxRealFrameDelay */
#define LCNPHY_TxRealFrameDelay_realframedelay_SHIFT	0
#define LCNPHY_TxRealFrameDelay_realframedelay_MASK	(0x3ff << LCNPHY_TxRealFrameDelay_realframedelay_SHIFT)

/* Bits in LCNPHY_TxRifsFrameDelay */
#define LCNPHY_TxRifsFrameDelay_rifsframedelay_SHIFT	0
#define LCNPHY_TxRifsFrameDelay_rifsframedelay_MASK	(0x3ff << LCNPHY_TxRifsFrameDelay_rifsframedelay_SHIFT)

/* Bits in LCNPHY_TxLongLengthErrTimeOut */
#define LCNPHY_TxLongLengthErrTimeOut_longLengthErrTimeOut_SHIFT	0
#define LCNPHY_TxLongLengthErrTimeOut_longLengthErrTimeOut_MASK	(0x7 << LCNPHY_TxLongLengthErrTimeOut_longLengthErrTimeOut_SHIFT)

/* Bits in LCNPHY_txTailCountValue */
#define LCNPHY_txTailCountValue_TailCountValue_SHIFT	0
#define LCNPHY_txTailCountValue_TailCountValue_MASK	(0xff << LCNPHY_txTailCountValue_TailCountValue_SHIFT)

/* Bits in LCNPHY_SmpCntValFftLastPassStart */
#define LCNPHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart64_SHIFT	0
#define LCNPHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart64_MASK	(0xff << LCNPHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart64_SHIFT)
#define LCNPHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart128_SHIFT	8
#define LCNPHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart128_MASK	(0xff << LCNPHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart128_SHIFT)

/* Bits in LCNPHY_txClipBpsk */
#define LCNPHY_txClipBpsk_txClipBpskVal_SHIFT	0
#define LCNPHY_txClipBpsk_txClipBpskVal_MASK	(0x7fff << LCNPHY_txClipBpsk_txClipBpskVal_SHIFT)

/* Bits in LCNPHY_txClipQpsk */
#define LCNPHY_txClipQpsk_txClipQpskval_SHIFT	0
#define LCNPHY_txClipQpsk_txClipQpskval_MASK	(0x7fff << LCNPHY_txClipQpsk_txClipQpskval_SHIFT)

/* Bits in LCNPHY_txClip16Qam */
#define LCNPHY_txClip16Qam_txClip16QamVal_SHIFT	0
#define LCNPHY_txClip16Qam_txClip16QamVal_MASK	(0x7fff << LCNPHY_txClip16Qam_txClip16QamVal_SHIFT)

/* Bits in LCNPHY_txClip64Qam */
#define LCNPHY_txClip64Qam_txClip64QamVal_SHIFT	0
#define LCNPHY_txClip64Qam_txClip64QamVal_MASK	(0x7fff << LCNPHY_txClip64Qam_txClip64QamVal_SHIFT)

/* Bits in LCNPHY_Core1TxControl */
#define LCNPHY_Core1TxControl_bphycckRxclk_div2_SHIFT	12
#define LCNPHY_Core1TxControl_bphycckRxclk_div2_MASK	(0x1 << LCNPHY_Core1TxControl_bphycckRxclk_div2_SHIFT)
#define LCNPHY_Core1TxControl_DAC160ModeEn_SHIFT	11
#define LCNPHY_Core1TxControl_DAC160ModeEn_MASK		(0x1 << LCNPHY_Core1TxControl_DAC160ModeEn_SHIFT)
#define LCNPHY_Core1TxControl_txcomplexfilten_SHIFT	7
#define LCNPHY_Core1TxControl_txcomplexfilten_MASK	(0x1 << LCNPHY_Core1TxControl_txcomplexfilten_SHIFT)
#define LCNPHY_Core1TxControl_txClipEnable_ofdm_SHIFT	6
#define LCNPHY_Core1TxControl_txClipEnable_ofdm_MASK	(0x1 << LCNPHY_Core1TxControl_txClipEnable_ofdm_SHIFT)
#define LCNPHY_Core1TxControl_phaseRotate_cck_SHIFT	5
#define LCNPHY_Core1TxControl_phaseRotate_cck_MASK	(0x1 << LCNPHY_Core1TxControl_phaseRotate_cck_SHIFT)
#define LCNPHY_Core1TxControl_loft_comp_en_SHIFT	4
#define LCNPHY_Core1TxControl_loft_comp_en_MASK	(0x1 << LCNPHY_Core1TxControl_loft_comp_en_SHIFT)
#define LCNPHY_Core1TxControl_iqSwapEnable_SHIFT	3
#define LCNPHY_Core1TxControl_iqSwapEnable_MASK	(0x1 << LCNPHY_Core1TxControl_iqSwapEnable_SHIFT)
#define LCNPHY_Core1TxControl_iqImbCompEnable_SHIFT	2
#define LCNPHY_Core1TxControl_iqImbCompEnable_MASK	(0x1 << LCNPHY_Core1TxControl_iqImbCompEnable_SHIFT)
#define LCNPHY_Core1TxControl_phaseRotate_ofdm_SHIFT	1
#define LCNPHY_Core1TxControl_phaseRotate_ofdm_MASK	(0x1 << LCNPHY_Core1TxControl_phaseRotate_ofdm_SHIFT)
#define LCNPHY_Core1TxControl_BphyFrqBndSelect_SHIFT	0
#define LCNPHY_Core1TxControl_BphyFrqBndSelect_MASK	(0x1 << LCNPHY_Core1TxControl_BphyFrqBndSelect_SHIFT)

/* Bits in LCNPHY_BphyControl1 */

/* Bits in LCNPHY_BphyControl3 */
#define LCNPHY_BphyControl3_bphyScale_SHIFT	0
#define LCNPHY_BphyControl3_bphyScale_MASK	(0xff << LCNPHY_BphyControl3_bphyScale_SHIFT)
#define LCNPHY_BphyControl3_bphyFrmStartCntValue_SHIFT	8
#define LCNPHY_BphyControl3_bphyFrmStartCntValue_MASK	(0xff << LCNPHY_BphyControl3_bphyFrmStartCntValue_SHIFT)

/* Bits in LCNPHY_BphyControl4 */
#define LCNPHY_BphyControl4_bphyFrmTailCntValue_SHIFT	0
#define LCNPHY_BphyControl4_bphyFrmTailCntValue_MASK	(0x3ff << LCNPHY_BphyControl4_bphyFrmTailCntValue_SHIFT)

/* Bits in LCNPHY_BphyControl5 */
#define LCNPHY_BphyControl5_bphyCrsCntLngValue_SHIFT	0
#define LCNPHY_BphyControl5_bphyCrsCntLngValue_MASK	(0xff << LCNPHY_BphyControl5_bphyCrsCntLngValue_SHIFT)
#define LCNPHY_BphyControl5_bphyCrsCntShtValue_SHIFT	8
#define LCNPHY_BphyControl5_bphyCrsCntShtValue_MASK	(0xff << LCNPHY_BphyControl5_bphyCrsCntShtValue_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlCmdNew */
#define LCNPHY_TxPwrCtrlCmdNew_txPwrCtrlScheme_SHIFT	14
#define LCNPHY_TxPwrCtrlCmdNew_txPwrCtrlScheme_MASK	(0x3 << LCNPHY_TxPwrCtrlCmdNew_txPwrCtrlScheme_SHIFT)
#define LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelScheme0Val_SHIFT	4
#define LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelScheme0Val_MASK	(0x1 << LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelScheme0Val_SHIFT)
#define LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelScheme1Val_SHIFT	2
#define LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelScheme1Val_MASK	(0x3 << LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelScheme1Val_SHIFT)
#define LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelOverrideVal_SHIFT	1
#define LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelOverrideVal_MASK	(0x1 << LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelOverrideVal_SHIFT)
#define LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelOverride_SHIFT	0
#define LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelOverride_MASK	(0x1 << LCNPHY_TxPwrCtrlCmdNew_auxadcMuxSelOverride_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlNnum1 */
#define LCNPHY_TxPwrCtrlNnum1_Ntssi_delay1_SHIFT	0
#define LCNPHY_TxPwrCtrlNnum1_Ntssi_delay1_MASK	(0xff << LCNPHY_TxPwrCtrlNnum1_Ntssi_delay1_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlAdjTssiMinMax */
#define LCNPHY_TxPwrCtrlAdjTssiMinMax_pwrIndexMinVal_SHIFT	0
#define LCNPHY_TxPwrCtrlAdjTssiMinMax_pwrIndexMinVal_MASK	(0x7f << LCNPHY_TxPwrCtrlAdjTssiMinMax_pwrIndexMinVal_SHIFT)
#define LCNPHY_TxPwrCtrlAdjTssiMinMax_pwrIndexMaxVal_SHIFT	8
#define LCNPHY_TxPwrCtrlAdjTssiMinMax_pwrIndexMaxVal_MASK	(0x7f << LCNPHY_TxPwrCtrlAdjTssiMinMax_pwrIndexMaxVal_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatusNew1Ext */
#define LCNPHY_TxPwrCtrlStatusNew1Ext_avgestPwr1_SHIFT	0
#define LCNPHY_TxPwrCtrlStatusNew1Ext_avgestPwr1_MASK	(0x1ff << LCNPHY_TxPwrCtrlStatusNew1Ext_avgestPwr1_SHIFT)
#define LCNPHY_TxPwrCtrlStatusNew1Ext_avgestPwrValid1_SHIFT	15
#define LCNPHY_TxPwrCtrlStatusNew1Ext_avgestPwrValid1_MASK	(0x1 << LCNPHY_TxPwrCtrlStatusNew1Ext_avgestPwrValid1_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatusNew1 */
#define LCNPHY_TxPwrCtrlStatusNew1_avgestPwr_SHIFT	0
#define LCNPHY_TxPwrCtrlStatusNew1_avgestPwr_MASK	(0x1ff << LCNPHY_TxPwrCtrlStatusNew1_avgestPwr_SHIFT)
#define LCNPHY_TxPwrCtrlStatusNew1_avgestPwrValid_SHIFT	15
#define LCNPHY_TxPwrCtrlStatusNew1_avgestPwrValid_MASK	(0x1 << LCNPHY_TxPwrCtrlStatusNew1_avgestPwrValid_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatusNew2 */
#define LCNPHY_TxPwrCtrlStatusNew2_estPwrValid1_SHIFT	15
#define LCNPHY_TxPwrCtrlStatusNew2_estPwrValid1_MASK	(0x1 << LCNPHY_TxPwrCtrlStatusNew2_estPwrValid1_SHIFT)
#define LCNPHY_TxPwrCtrlStatusNew2_estPwr1_SHIFT	0
#define LCNPHY_TxPwrCtrlStatusNew2_estPwr1_MASK	(0x1ff << LCNPHY_TxPwrCtrlStatusNew2_estPwr1_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatusNew3 */
#define LCNPHY_TxPwrCtrlStatusNew3_estPwrTempSense1_SHIFT	0
#define LCNPHY_TxPwrCtrlStatusNew3_estPwrTempSense1_MASK	(0x3ff << LCNPHY_TxPwrCtrlStatusNew3_estPwrTempSense1_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatusNew4 */
#define LCNPHY_TxPwrCtrlStatusNew4_avgTssi_SHIFT	0
#define LCNPHY_TxPwrCtrlStatusNew4_avgTssi_MASK	(0x1ff << LCNPHY_TxPwrCtrlStatusNew4_avgTssi_SHIFT)
#define LCNPHY_TxPwrCtrlStatusNew4_avgTssiValid_SHIFT	15
#define LCNPHY_TxPwrCtrlStatusNew4_avgTssiValid_MASK	(0x1 << LCNPHY_TxPwrCtrlStatusNew4_avgTssiValid_SHIFT)

/* Bits in LCNPHY_sampleCmd */
#define LCNPHY_sampleCmd_start_SHIFT	0
#define LCNPHY_sampleCmd_start_MASK	(0x1 << LCNPHY_sampleCmd_start_SHIFT)
#define LCNPHY_sampleCmd_stop_SHIFT	1
#define LCNPHY_sampleCmd_stop_MASK	(0x1 << LCNPHY_sampleCmd_stop_SHIFT)
#define LCNPHY_sampleCmd_DacTestMode_SHIFT	2
#define LCNPHY_sampleCmd_DacTestMode_MASK	(0x1 << LCNPHY_sampleCmd_DacTestMode_SHIFT)
#define LCNPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT	3
#define LCNPHY_sampleCmd_DisTxFrameInSampleplay_MASK	(0x1 << LCNPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT)
#define LCNPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT	4
#define LCNPHY_sampleCmd_DisTxFrameInIqlocal_MASK	(0x1 << LCNPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT)

/* Bits in LCNPHY_sampleLoopCount */
#define LCNPHY_sampleLoopCount_LoopCount_SHIFT	0
#define LCNPHY_sampleLoopCount_LoopCount_MASK	(0xffff << LCNPHY_sampleLoopCount_LoopCount_SHIFT)

/* Bits in LCNPHY_sampleInitWaitCount */
#define LCNPHY_sampleInitWaitCount_InitWaitCount_SHIFT	0
#define LCNPHY_sampleInitWaitCount_InitWaitCount_MASK	(0xffff << LCNPHY_sampleInitWaitCount_InitWaitCount_SHIFT)

/* Bits in LCNPHY_sampleDepthCount */
#define LCNPHY_sampleDepthCount_DepthCount_SHIFT	0
#define LCNPHY_sampleDepthCount_DepthCount_MASK	(0xff << LCNPHY_sampleDepthCount_DepthCount_SHIFT)

/* Bits in LCNPHY_sampleTailWaitCount */
#define LCNPHY_sampleTailWaitCount_TailWaitCount_SHIFT	0
#define LCNPHY_sampleTailWaitCount_TailWaitCount_MASK	(0xffff << LCNPHY_sampleTailWaitCount_TailWaitCount_SHIFT)

/* Bits in LCNPHY_sampleStatus */
#define LCNPHY_sampleStatus_NormalPlay_SHIFT	0
#define LCNPHY_sampleStatus_NormalPlay_MASK	(0x1 << LCNPHY_sampleStatus_NormalPlay_SHIFT)
#define LCNPHY_sampleStatus_iqlocalPlay_SHIFT	1
#define LCNPHY_sampleStatus_iqlocalPlay_MASK	(0x1 << LCNPHY_sampleStatus_iqlocalPlay_SHIFT)

/* Bits in LCNPHY_RxCompcoeffa0 */
#define LCNPHY_RxCompcoeffa0_a0_SHIFT	0
#define LCNPHY_RxCompcoeffa0_a0_MASK	(0x3ff << LCNPHY_RxCompcoeffa0_a0_SHIFT)

/* Bits in LCNPHY_RxCompcoeffb0 */
#define LCNPHY_RxCompcoeffb0_b0_SHIFT	0
#define LCNPHY_RxCompcoeffb0_b0_MASK	(0x3ff << LCNPHY_RxCompcoeffb0_b0_SHIFT)

/* Bits in LCNPHY_RxCompcoeffa1 */
#define LCNPHY_RxCompcoeffa1_a1_SHIFT	0
#define LCNPHY_RxCompcoeffa1_a1_MASK	(0x3ff << LCNPHY_RxCompcoeffa1_a1_SHIFT)

/* Bits in LCNPHY_RxCompcoeffb1 */
#define LCNPHY_RxCompcoeffb1_b1_SHIFT	0
#define LCNPHY_RxCompcoeffb1_b1_MASK	(0x3ff << LCNPHY_RxCompcoeffb1_b1_SHIFT)

/* Bits in LCNPHY_RxCompcoeffa2 */
#define LCNPHY_RxCompcoeffa2_a2_SHIFT	0
#define LCNPHY_RxCompcoeffa2_a2_MASK	(0x3ff << LCNPHY_RxCompcoeffa2_a2_SHIFT)

/* Bits in LCNPHY_RxCompcoeffb2 */
#define LCNPHY_RxCompcoeffb2_b2_SHIFT	0
#define LCNPHY_RxCompcoeffb2_b2_MASK	(0x3ff << LCNPHY_RxCompcoeffb2_b2_SHIFT)

/* Bits in LCNPHY_RxIqCoeffCtrl */
#define LCNPHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide_SHIFT	0
#define LCNPHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide_MASK	(0x1 << LCNPHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide_SHIFT)
#define LCNPHY_RxIqCoeffCtrl_RxIqCoeffSel_SHIFT	1
#define LCNPHY_RxIqCoeffCtrl_RxIqCoeffSel_MASK	(0x3 << LCNPHY_RxIqCoeffCtrl_RxIqCoeffSel_SHIFT)
#define LCNPHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide11b_SHIFT	3
#define LCNPHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide11b_MASK	(0x1 << LCNPHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide11b_SHIFT)
#define LCNPHY_RxIqCoeffCtrl_RxIqCoeffSel11b_SHIFT	4
#define LCNPHY_RxIqCoeffCtrl_RxIqCoeffSel11b_MASK	(0x3 << LCNPHY_RxIqCoeffCtrl_RxIqCoeffSel11b_SHIFT)
#define LCNPHY_RxIqCoeffCtrl_RxIqComp11bEn_SHIFT	6
#define LCNPHY_RxIqCoeffCtrl_RxIqComp11bEn_MASK	(0x1 << LCNPHY_RxIqCoeffCtrl_RxIqComp11bEn_SHIFT)

/* Bits in LCNPHY_aphyDmd */
#define LCNPHY_aphyDmd_preamWinval_SHIFT	0
#define LCNPHY_aphyDmd_preamWinval_MASK	(0xf << LCNPHY_aphyDmd_preamWinval_SHIFT)
#define LCNPHY_aphyDmd_allLms_SHIFT	4
#define LCNPHY_aphyDmd_allLms_MASK	(0x1 << LCNPHY_aphyDmd_allLms_SHIFT)
#define LCNPHY_aphyDmd_en_20_to_40_switch_SHIFT	5
#define LCNPHY_aphyDmd_en_20_to_40_switch_MASK	(0x1 << LCNPHY_aphyDmd_en_20_to_40_switch_SHIFT)
#define LCNPHY_aphyDmd_enable_zl_legacy_SHIFT	6
#define LCNPHY_aphyDmd_enable_zl_legacy_MASK	(0x1 << LCNPHY_aphyDmd_enable_zl_legacy_SHIFT)
#define LCNPHY_aphyDmd_bphysharingoverride_en_SHIFT	7
#define LCNPHY_aphyDmd_bphysharingoverride_en_MASK	(0x1 << LCNPHY_aphyDmd_bphysharingoverride_en_SHIFT)

/* Bits in LCNPHY_phaseCorralpha0 */
#define LCNPHY_phaseCorralpha0_alpha0_SHIFT	0
#define LCNPHY_phaseCorralpha0_alpha0_MASK	(0x3ff << LCNPHY_phaseCorralpha0_alpha0_SHIFT)
#define LCNPHY_phaseCorralpha0_switchsym0_SHIFT	10
#define LCNPHY_phaseCorralpha0_switchsym0_MASK	(0x3f << LCNPHY_phaseCorralpha0_switchsym0_SHIFT)

/* Bits in LCNPHY_phaseCorralpha1 */
#define LCNPHY_phaseCorralpha1_alpha1_SHIFT	0
#define LCNPHY_phaseCorralpha1_alpha1_MASK	(0x3ff << LCNPHY_phaseCorralpha1_alpha1_SHIFT)
#define LCNPHY_phaseCorralpha1_switchsym1_SHIFT	10
#define LCNPHY_phaseCorralpha1_switchsym1_MASK	(0x3f << LCNPHY_phaseCorralpha1_switchsym1_SHIFT)

/* Bits in LCNPHY_phaseCorralpha2 */
#define LCNPHY_phaseCorralpha2_alpha2_SHIFT	0
#define LCNPHY_phaseCorralpha2_alpha2_MASK	(0x3ff << LCNPHY_phaseCorralpha2_alpha2_SHIFT)

/* Bits in LCNPHY_phaseCorrbeta0 */
#define LCNPHY_phaseCorrbeta0_beta0_SHIFT	0
#define LCNPHY_phaseCorrbeta0_beta0_MASK	(0x3ff << LCNPHY_phaseCorrbeta0_beta0_SHIFT)

/* Bits in LCNPHY_phaseCorrbeta1 */
#define LCNPHY_phaseCorrbeta1_beta1_SHIFT	0
#define LCNPHY_phaseCorrbeta1_beta1_MASK	(0x3ff << LCNPHY_phaseCorrbeta1_beta1_SHIFT)

/* Bits in LCNPHY_phaseCorrbeta2 */
#define LCNPHY_phaseCorrbeta2_beta2_SHIFT	0
#define LCNPHY_phaseCorrbeta2_beta2_MASK	(0x3ff << LCNPHY_phaseCorrbeta2_beta2_SHIFT)

/* Bits in LCNPHY_allCarrierBaseCpeParams */
#define LCNPHY_allCarrierBaseCpeParams_dataWeight0_SHIFT	0
#define LCNPHY_allCarrierBaseCpeParams_dataWeight0_MASK	(0xf << LCNPHY_allCarrierBaseCpeParams_dataWeight0_SHIFT)
#define LCNPHY_allCarrierBaseCpeParams_dataWeight1_SHIFT	4
#define LCNPHY_allCarrierBaseCpeParams_dataWeight1_MASK	(0xf << LCNPHY_allCarrierBaseCpeParams_dataWeight1_SHIFT)
#define LCNPHY_allCarrierBaseCpeParams_dataWeight2_SHIFT	8
#define LCNPHY_allCarrierBaseCpeParams_dataWeight2_MASK	(0xf << LCNPHY_allCarrierBaseCpeParams_dataWeight2_SHIFT)
#define LCNPHY_allCarrierBaseCpeParams_dataWeight3_SHIFT	12
#define LCNPHY_allCarrierBaseCpeParams_dataWeight3_MASK	(0xf << LCNPHY_allCarrierBaseCpeParams_dataWeight3_SHIFT)

/* Bits in LCNPHY_CpeDisableReg */
#define LCNPHY_CpeDisableReg_cpe2_enable_SHIFT	0
#define LCNPHY_CpeDisableReg_cpe2_enable_MASK	(0x1 << LCNPHY_CpeDisableReg_cpe2_enable_SHIFT)

/* Bits in LCNPHY_channelUpdateReg */
#define LCNPHY_channelUpdateReg_vitbBasedalpha_SHIFT	0
#define LCNPHY_channelUpdateReg_vitbBasedalpha_MASK	(0xfff << LCNPHY_channelUpdateReg_vitbBasedalpha_SHIFT)
#define LCNPHY_channelUpdateReg_HardDeciBasedalpha_SHIFT	12
#define LCNPHY_channelUpdateReg_HardDeciBasedalpha_MASK	(0xf << LCNPHY_channelUpdateReg_HardDeciBasedalpha_SHIFT)

/* Bits in LCNPHY_SgiprgReg */
#define LCNPHY_SgiprgReg_sgiPrg_SHIFT	0
#define LCNPHY_SgiprgReg_sgiPrg_MASK	(0xf << LCNPHY_SgiprgReg_sgiPrg_SHIFT)

/* Bits in LCNPHY_ptcentreTs20 */
#define LCNPHY_ptcentreTs20_centreTs20_SHIFT	0
#define LCNPHY_ptcentreTs20_centreTs20_MASK	(0xfff << LCNPHY_ptcentreTs20_centreTs20_SHIFT)

/* Bits in LCNPHY_ptcentreFactor */
#define LCNPHY_ptcentreFactor_centreFactor_SHIFT	0
#define LCNPHY_ptcentreFactor_centreFactor_MASK	(0xfff << LCNPHY_ptcentreFactor_centreFactor_SHIFT)

/* Bits in LCNPHY_viterbiprg1 */
#define LCNPHY_viterbiprg1_viterbiInitVal0_SHIFT	0
#define LCNPHY_viterbiprg1_viterbiInitVal0_MASK	(0x7ff << LCNPHY_viterbiprg1_viterbiInitVal0_SHIFT)
#define LCNPHY_viterbiprg1_vitCacheEnable_SHIFT	11
#define LCNPHY_viterbiprg1_vitCacheEnable_MASK	(0x1 << LCNPHY_viterbiprg1_vitCacheEnable_SHIFT)

/* Bits in LCNPHY_viterbiprg2 */
#define LCNPHY_viterbiprg2_viterbiInitValRest_SHIFT	0
#define LCNPHY_viterbiprg2_viterbiInitValRest_MASK	(0x7ff << LCNPHY_viterbiprg2_viterbiInitValRest_SHIFT)
#define LCNPHY_viterbiprg2_statusByteprgm4_SHIFT	11
#define LCNPHY_viterbiprg2_statusByteprgm4_MASK	(0xf << LCNPHY_viterbiprg2_statusByteprgm4_SHIFT)

/* Bits in LCNPHY_PassthroCtrl */
#define LCNPHY_PassthroCtrl_sample_coresel_SHIFT	0
#define LCNPHY_PassthroCtrl_sample_coresel_MASK	(0x3 << LCNPHY_PassthroCtrl_sample_coresel_SHIFT)
#define LCNPHY_PassthroCtrl_passthrough_SHIFT	2
#define LCNPHY_PassthroCtrl_passthrough_MASK	(0x3 << LCNPHY_PassthroCtrl_passthrough_SHIFT)
#define LCNPHY_PassthroCtrl_sendLegHdr_SHIFT	4
#define LCNPHY_PassthroCtrl_sendLegHdr_MASK	(0x1 << LCNPHY_PassthroCtrl_sendLegHdr_SHIFT)

/* Bits in LCNPHY_PassthroDoneCtrl */
#define LCNPHY_PassthroDoneCtrl_passthroughDone_SHIFT	0
#define LCNPHY_PassthroDoneCtrl_passthroughDone_MASK	(0x1 << LCNPHY_PassthroDoneCtrl_passthroughDone_SHIFT)

/* Bits in LCNPHY_RxStatusWord0 */
#define LCNPHY_RxStatusWord0_DbgRxStatus_SHIFT	0
#define LCNPHY_RxStatusWord0_DbgRxStatus_MASK	(0xffff << LCNPHY_RxStatusWord0_DbgRxStatus_SHIFT)

/* Bits in LCNPHY_RxStatusWord1 */
#define LCNPHY_RxStatusWord1_DbgRxStatus_SHIFT	0
#define LCNPHY_RxStatusWord1_DbgRxStatus_MASK	(0xffff << LCNPHY_RxStatusWord1_DbgRxStatus_SHIFT)

/* Bits in LCNPHY_RxStatusWord2 */
#define LCNPHY_RxStatusWord2_DbgRxStatus_SHIFT	0
#define LCNPHY_RxStatusWord2_DbgRxStatus_MASK	(0xffff << LCNPHY_RxStatusWord2_DbgRxStatus_SHIFT)

/* Bits in LCNPHY_RxStatusWord3 */
#define LCNPHY_RxStatusWord3_DbgRxStatus_SHIFT	0
#define LCNPHY_RxStatusWord3_DbgRxStatus_MASK	(0xffff << LCNPHY_RxStatusWord3_DbgRxStatus_SHIFT)

/* Bits in LCNPHY_RxStatusLatchCtrl */
#define LCNPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT	0
#define LCNPHY_RxStatusLatchCtrl_LatchCtrl0_MASK	(0x1 << LCNPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT)
#define LCNPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT	1
#define LCNPHY_RxStatusLatchCtrl_LatchCtrl1_MASK	(0x1 << LCNPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT)

/* Bits in LCNPHY_unsup_rate_en */
#define LCNPHY_unsup_rate_en_unsup_rate_en_SHIFT	0
#define LCNPHY_unsup_rate_en_unsup_rate_en_MASK	(0x1 << LCNPHY_unsup_rate_en_unsup_rate_en_SHIFT)
#define LCNPHY_unsup_rate_en_legHdrDwnCntEn_SHIFT	1
#define LCNPHY_unsup_rate_en_legHdrDwnCntEn_MASK	(0x1 << LCNPHY_unsup_rate_en_legHdrDwnCntEn_SHIFT)

/* Bits in LCNPHY_rifsSttimeout */
#define LCNPHY_rifsSttimeout_rifsStTimeout_SHIFT	0
#define LCNPHY_rifsSttimeout_rifsStTimeout_MASK	(0xff << LCNPHY_rifsSttimeout_rifsStTimeout_SHIFT)
#define LCNPHY_rifsSttimeout_rifsGlitchCntVal_SHIFT	8
#define LCNPHY_rifsSttimeout_rifsGlitchCntVal_MASK	(0x3f << LCNPHY_rifsSttimeout_rifsGlitchCntVal_SHIFT)
#define LCNPHY_rifsSttimeout_rifsGlitchWidth_SHIFT	14
#define LCNPHY_rifsSttimeout_rifsGlitchWidth_MASK	(0x3 << LCNPHY_rifsSttimeout_rifsGlitchWidth_SHIFT)

/* Bits in LCNPHY_startRxFrameWait */
#define LCNPHY_startRxFrameWait_startRxFrameWaitVal_SHIFT	0
#define LCNPHY_startRxFrameWait_startRxFrameWaitVal_MASK	(0xff << LCNPHY_startRxFrameWait_startRxFrameWaitVal_SHIFT)

/* Bits in LCNPHY_headerLegacy0 */
#define LCNPHY_headerLegacy0_headerLegacylast2bytes_SHIFT	0
#define LCNPHY_headerLegacy0_headerLegacylast2bytes_MASK	(0xffff << LCNPHY_headerLegacy0_headerLegacylast2bytes_SHIFT)

/* Bits in LCNPHY_headerLegacy1 */
#define LCNPHY_headerLegacy1_headerLegacyfirstByte_SHIFT	0
#define LCNPHY_headerLegacy1_headerLegacyfirstByte_MASK	(0xff << LCNPHY_headerLegacy1_headerLegacyfirstByte_SHIFT)
#define LCNPHY_headerLegacy1_mm_ht_SHIFT	8
#define LCNPHY_headerLegacy1_mm_ht_MASK	(0x3 << LCNPHY_headerLegacy1_mm_ht_SHIFT)
#define LCNPHY_headerLegacy1_sq_SHIFT	10
#define LCNPHY_headerLegacy1_sq_MASK	(0xf << LCNPHY_headerLegacy1_sq_SHIFT)

/* Bits in LCNPHY_headerHT0 */
#define LCNPHY_headerHT0_headerHt0_SHIFT	0
#define LCNPHY_headerHT0_headerHt0_MASK	(0xffff << LCNPHY_headerHT0_headerHt0_SHIFT)

/* Bits in LCNPHY_headerHT1 */
#define LCNPHY_headerHT1_headerHt1_SHIFT	0
#define LCNPHY_headerHT1_headerHt1_MASK	(0xffff << LCNPHY_headerHT1_headerHt1_SHIFT)

/* Bits in LCNPHY_headerHT2 */
#define LCNPHY_headerHT2_headerHt2_SHIFT	0
#define LCNPHY_headerHT2_headerHt2_MASK	(0xffff << LCNPHY_headerHT2_headerHt2_SHIFT)

/* Bits in LCNPHY_crs2demod1 */
#define LCNPHY_crs2demod1_lpSkip_SHIFT	0
#define LCNPHY_crs2demod1_lpSkip_MASK	(0x7f << LCNPHY_crs2demod1_lpSkip_SHIFT)
#define LCNPHY_crs2demod1_topBitsAngle_SHIFT	7
#define LCNPHY_crs2demod1_topBitsAngle_MASK	(0x7 << LCNPHY_crs2demod1_topBitsAngle_SHIFT)

/* Bits in LCNPHY_crs2demod2 */
#define LCNPHY_crs2demod2_remainingBitsAngle_SHIFT	0
#define LCNPHY_crs2demod2_remainingBitsAngle_MASK	(0xffff << LCNPHY_crs2demod2_remainingBitsAngle_SHIFT)

/* Bits in LCNPHY_state_count */
#define LCNPHY_state_count_state_count_SHIFT	0
#define LCNPHY_state_count_state_count_MASK	(0xff << LCNPHY_state_count_state_count_SHIFT)

/* Bits in LCNPHY_diffOuttoDebugReg */
#define LCNPHY_diffOuttoDebugReg_diffOuttoDebugReg_SHIFT	0
#define LCNPHY_diffOuttoDebugReg_diffOuttoDebugReg_MASK	(0xffff << LCNPHY_diffOuttoDebugReg_diffOuttoDebugReg_SHIFT)

/* Bits in LCNPHY_logchPowAccOut */
#define LCNPHY_logchPowAccOut_logchPowAccOut_SHIFT	0
#define LCNPHY_logchPowAccOut_logchPowAccOut_MASK	(0xffff << LCNPHY_logchPowAccOut_logchPowAccOut_SHIFT)

/* Bits in LCNPHY_errAccOut */
#define LCNPHY_errAccOut_errAccOut_SHIFT	0
#define LCNPHY_errAccOut_errAccOut_MASK	(0xffff << LCNPHY_errAccOut_errAccOut_SHIFT)

/* Bits in LCNPHY_papd_dbm_offset */
#define LCNPHY_papd_dbm_offset_papd_dbm_offset_SHIFT	0
#define LCNPHY_papd_dbm_offset_papd_dbm_offset_MASK	(0xffff << LCNPHY_papd_dbm_offset_papd_dbm_offset_SHIFT)

/* Bits in LCNPHY_papd_tx_analog_gain_ref */
#define LCNPHY_papd_tx_analog_gain_ref_papd_tx_analog_gain_ref_SHIFT	0
#define LCNPHY_papd_tx_analog_gain_ref_papd_tx_analog_gain_ref_MASK	(0xffff << LCNPHY_papd_tx_analog_gain_ref_papd_tx_analog_gain_ref_SHIFT)

/* Bits in LCNPHY_papd_tx_temp_comp */
#define LCNPHY_papd_tx_temp_comp_papd_tx_temp_comp_SHIFT	0
#define LCNPHY_papd_tx_temp_comp_papd_tx_temp_comp_MASK	(0xffff << LCNPHY_papd_tx_temp_comp_papd_tx_temp_comp_SHIFT)

/* Bits in LCNPHY_papd_track_pa_lut_begin */
#define LCNPHY_papd_track_pa_lut_begin_papd_track_pa_lut_begin_SHIFT	0
#define LCNPHY_papd_track_pa_lut_begin_papd_track_pa_lut_begin_MASK	(0xffff << LCNPHY_papd_track_pa_lut_begin_papd_track_pa_lut_begin_SHIFT)

/* Bits in LCNPHY_papd_track_pa_lut_step */
#define LCNPHY_papd_track_pa_lut_step_papd_track_pa_lut_step_SHIFT	0
#define LCNPHY_papd_track_pa_lut_step_papd_track_pa_lut_step_MASK	(0xffff << LCNPHY_papd_track_pa_lut_step_papd_track_pa_lut_step_SHIFT)

/* Bits in LCNPHY_papd_track_pa_lut_end */
#define LCNPHY_papd_track_pa_lut_end_papd_track_pa_lut_end_SHIFT	0
#define LCNPHY_papd_track_pa_lut_end_papd_track_pa_lut_end_MASK	(0x3f << LCNPHY_papd_track_pa_lut_end_papd_track_pa_lut_end_SHIFT)

/* Bits in LCNPHY_papd_control */
#define LCNPHY_papd_control_papd_cal_run_SHIFT	0
#define LCNPHY_papd_control_papd_cal_run_MASK	(0x1 << LCNPHY_papd_control_papd_cal_run_SHIFT)
#define LCNPHY_papd_control_papd_cal_mode_SHIFT	1
#define LCNPHY_papd_control_papd_cal_mode_MASK	(0x1 << LCNPHY_papd_control_papd_cal_mode_SHIFT)
#define LCNPHY_papd_control_papd_int_est_dly_ovr_SHIFT	2
#define LCNPHY_papd_control_papd_int_est_dly_ovr_MASK	(0x1 << LCNPHY_papd_control_papd_int_est_dly_ovr_SHIFT)
#define LCNPHY_papd_control_papd_fixed_dly_by_2_SHIFT	3
#define LCNPHY_papd_control_papd_fixed_dly_by_2_MASK	(0x1 << LCNPHY_papd_control_papd_fixed_dly_by_2_SHIFT)
#define LCNPHY_papd_control_papd_pre_int_est_dly_bypass_SHIFT	4
#define LCNPHY_papd_control_papd_pre_int_est_dly_bypass_MASK	(0x1 << LCNPHY_papd_control_papd_pre_int_est_dly_bypass_SHIFT)
#define LCNPHY_papd_control_papd_int_est_dly_bypass_SHIFT	5
#define LCNPHY_papd_control_papd_int_est_dly_bypass_MASK	(0x1 << LCNPHY_papd_control_papd_int_est_dly_bypass_SHIFT)
#define LCNPHY_papd_control_forcepapdClkOn_SHIFT	6
#define LCNPHY_papd_control_forcepapdClkOn_MASK	(0x1 << LCNPHY_papd_control_forcepapdClkOn_SHIFT)
#define LCNPHY_papd_control_papdCompEn_SHIFT	7
#define LCNPHY_papd_control_papdCompEn_MASK	(0x1 << LCNPHY_papd_control_papdCompEn_SHIFT)
#define LCNPHY_papd_control_spb_papdmode_enable_SHIFT	8
#define LCNPHY_papd_control_spb_papdmode_enable_MASK	(0x1 << LCNPHY_papd_control_spb_papdmode_enable_SHIFT)
#define LCNPHY_papd_control_bypass_dccomp_ofdm_SHIFT	9
#define LCNPHY_papd_control_bypass_dccomp_ofdm_MASK	(0x1 << LCNPHY_papd_control_bypass_dccomp_ofdm_SHIFT)
#define LCNPHY_papd_control_swap_papd_in_iq_SHIFT	10
#define LCNPHY_papd_control_swap_papd_in_iq_MASK	(0x1 << LCNPHY_papd_control_swap_papd_in_iq_SHIFT)
#define LCNPHY_papd_control_papd_cw_half_freq_mode_SHIFT	11
#define LCNPHY_papd_control_papd_cw_half_freq_mode_MASK	(0x1 << LCNPHY_papd_control_papd_cw_half_freq_mode_SHIFT)
#define LCNPHY_papd_control_papd_use_pd_out4learning_SHIFT	12
#define LCNPHY_papd_control_papd_use_pd_out4learning_MASK	(0x1 << LCNPHY_papd_control_papd_use_pd_out4learning_SHIFT)
#define LCNPHY_papd_control_papd_lut_update_with_pd_in_tx_SHIFT	13
#define LCNPHY_papd_control_papd_lut_update_with_pd_in_tx_MASK	(0x1 << LCNPHY_papd_control_papd_lut_update_with_pd_in_tx_SHIFT)
#define LCNPHY_papd_control_papd_load_sync_coef_SHIFT	14
#define LCNPHY_papd_control_papd_load_sync_coef_MASK	(0x1 << LCNPHY_papd_control_papd_load_sync_coef_SHIFT)
#define LCNPHY_papd_control_papd_sync_rxgain0_mode_en_SHIFT	15
#define LCNPHY_papd_control_papd_sync_rxgain0_mode_en_MASK	(0x1 << LCNPHY_papd_control_papd_sync_rxgain0_mode_en_SHIFT)

/* Bits in LCNPHY_papd_spb_rd_address */
#define LCNPHY_papd_spb_rd_address_papd_spb_rd_address_SHIFT	0
#define LCNPHY_papd_spb_rd_address_papd_spb_rd_address_MASK	(0x7ff << LCNPHY_papd_spb_rd_address_papd_spb_rd_address_SHIFT)

/* Bits in LCNPHY_papd_rx_temp_comp_dbm */
#define LCNPHY_papd_rx_temp_comp_dbm_papd_rx_temp_comp_dbm_SHIFT	0
#define LCNPHY_papd_rx_temp_comp_dbm_papd_rx_temp_comp_dbm_MASK	(0xffff << LCNPHY_papd_rx_temp_comp_dbm_papd_rx_temp_comp_dbm_SHIFT)

/* Bits in LCNPHY_papd_rx_gain_comp_dbm */
#define LCNPHY_papd_rx_gain_comp_dbm_papd_rx_gain_comp_dbm_SHIFT	0
#define LCNPHY_papd_rx_gain_comp_dbm_papd_rx_gain_comp_dbm_MASK	(0xffff << LCNPHY_papd_rx_gain_comp_dbm_papd_rx_gain_comp_dbm_SHIFT)

/* Bits in LCNPHY_papd_variable_delay */
#define LCNPHY_papd_variable_delay_papd_pre_int_est_dly_SHIFT	0
#define LCNPHY_papd_variable_delay_papd_pre_int_est_dly_MASK	(0x7 << LCNPHY_papd_variable_delay_papd_pre_int_est_dly_SHIFT)
#define LCNPHY_papd_variable_delay_papd_int_est_ovr_or_cw_dly_SHIFT	3
#define LCNPHY_papd_variable_delay_papd_int_est_ovr_or_cw_dly_MASK	(0x3 << LCNPHY_papd_variable_delay_papd_int_est_ovr_or_cw_dly_SHIFT)

/* Bits in LCNPHY_papd_bbmult_init */
#define LCNPHY_papd_bbmult_init_papd_bbmult_init_SHIFT	0
#define LCNPHY_papd_bbmult_init_papd_bbmult_init_MASK	(0xffff << LCNPHY_papd_bbmult_init_papd_bbmult_init_SHIFT)

/* Bits in LCNPHY_papd_bbmult_step */
#define LCNPHY_papd_bbmult_step_papd_bbmult_step_SHIFT	0
#define LCNPHY_papd_bbmult_step_papd_bbmult_step_MASK	(0xffff << LCNPHY_papd_bbmult_step_papd_bbmult_step_SHIFT)

/* Bits in LCNPHY_papd_bbmult_num_symbols */
#define LCNPHY_papd_bbmult_num_symbols_papd_bbmult_num_symbols_SHIFT	0
#define LCNPHY_papd_bbmult_num_symbols_papd_bbmult_num_symbols_MASK	(0x1f << LCNPHY_papd_bbmult_num_symbols_papd_bbmult_num_symbols_SHIFT)

/* Bits in LCNPHY_papd_track_num_symbols_count */
#define LCNPHY_papd_track_num_symbols_count_papd_track_num_symbols_count_SHIFT	0
#define LCNPHY_papd_track_num_symbols_count_papd_track_num_symbols_count_MASK	(0x7ff << LCNPHY_papd_track_num_symbols_count_papd_track_num_symbols_count_SHIFT)

/* Bits in LCNPHY_papd_num_skip_count */
#define LCNPHY_papd_num_skip_count_papd_num_skip_count_SHIFT	0
#define LCNPHY_papd_num_skip_count_papd_num_skip_count_MASK	(0x3f << LCNPHY_papd_num_skip_count_papd_num_skip_count_SHIFT)

/* Bits in LCNPHY_papd_num_samples_count */
#define LCNPHY_papd_num_samples_count_papd_num_samples_count_SHIFT	0
#define LCNPHY_papd_num_samples_count_papd_num_samples_count_MASK	(0x1ff << LCNPHY_papd_num_samples_count_papd_num_samples_count_SHIFT)

/* Bits in LCNPHY_papd_sync_count */
#define LCNPHY_papd_sync_count_papd_sync_count_SHIFT	0
#define LCNPHY_papd_sync_count_papd_sync_count_MASK	(0x1ff << LCNPHY_papd_sync_count_papd_sync_count_SHIFT)

/* Bits in LCNPHY_papd_spb_num_vld_symbols_n_dly */
#define LCNPHY_papd_spb_num_vld_symbols_n_dly_papd_spb_num_vld_symbols_SHIFT	0
#define LCNPHY_papd_spb_num_vld_symbols_n_dly_papd_spb_num_vld_symbols_MASK	(0xf << LCNPHY_papd_spb_num_vld_symbols_n_dly_papd_spb_num_vld_symbols_SHIFT)
#define LCNPHY_papd_spb_num_vld_symbols_n_dly_papd_spb_init_dly_SHIFT	4
#define LCNPHY_papd_spb_num_vld_symbols_n_dly_papd_spb_init_dly_MASK	(0xf << LCNPHY_papd_spb_num_vld_symbols_n_dly_papd_spb_init_dly_SHIFT)

/* Bits in LCNPHY_papd_sync_symbol_count */
#define LCNPHY_papd_sync_symbol_count_papd_sync_num_symbols_count_SHIFT	0
#define LCNPHY_papd_sync_symbol_count_papd_sync_num_symbols_count_MASK	(0x1ff << LCNPHY_papd_sync_symbol_count_papd_sync_num_symbols_count_SHIFT)

/* Bits in LCNPHY_papd_spb2papdin_dly */
#define LCNPHY_papd_spb2papdin_dly_papd_spb2papdin_dly_SHIFT	0
#define LCNPHY_papd_spb2papdin_dly_papd_spb2papdin_dly_MASK	(0x3f << LCNPHY_papd_spb2papdin_dly_papd_spb2papdin_dly_SHIFT)

/* Bits in LCNPHY_papd_rx_sm_iqmm_gain_comp */
#define LCNPHY_papd_rx_sm_iqmm_gain_comp_papd_rx_sm_iqmm_gain_comp_SHIFT	0
#define LCNPHY_papd_rx_sm_iqmm_gain_comp_papd_rx_sm_iqmm_gain_comp_MASK	(0x3ff << LCNPHY_papd_rx_sm_iqmm_gain_comp_papd_rx_sm_iqmm_gain_comp_SHIFT)

/* Bits in LCNPHY_papd_ofdm_dc_est */
#define LCNPHY_papd_ofdm_dc_est_papd_ofdm_dcest_skip_samples_cnt_SHIFT	0
#define LCNPHY_papd_ofdm_dc_est_papd_ofdm_dcest_skip_samples_cnt_MASK	(0x7f << LCNPHY_papd_ofdm_dc_est_papd_ofdm_dcest_skip_samples_cnt_SHIFT)
#define LCNPHY_papd_ofdm_dc_est_papd_ofdm_dcest_run_samples_cnt_SHIFT	7
#define LCNPHY_papd_ofdm_dc_est_papd_ofdm_dcest_run_samples_cnt_MASK	(0x3 << LCNPHY_papd_ofdm_dc_est_papd_ofdm_dcest_run_samples_cnt_SHIFT)

/* Bits in LCNPHY_smoothenLut_max_thr */
#define LCNPHY_smoothenLut_max_thr_smoothenLut_max_thr_SHIFT	0
#define LCNPHY_smoothenLut_max_thr_smoothenLut_max_thr_MASK	(0x7ff << LCNPHY_smoothenLut_max_thr_smoothenLut_max_thr_SHIFT)

/* Bits in LCNPHY_papd_loop_gain_ovr_cw_i */
#define LCNPHY_papd_loop_gain_ovr_cw_i_papd_loop_gain_ovr_cw_i_SHIFT	0
#define LCNPHY_papd_loop_gain_ovr_cw_i_papd_loop_gain_ovr_cw_i_MASK	(0x3ff << LCNPHY_papd_loop_gain_ovr_cw_i_papd_loop_gain_ovr_cw_i_SHIFT)

/* Bits in LCNPHY_papd_loop_gain_ovr_cw_q */
#define LCNPHY_papd_loop_gain_ovr_cw_q_papd_loop_gain_ovr_cw_q_SHIFT	0
#define LCNPHY_papd_loop_gain_ovr_cw_q_papd_loop_gain_ovr_cw_q_MASK	(0x3ff << LCNPHY_papd_loop_gain_ovr_cw_q_papd_loop_gain_ovr_cw_q_SHIFT)

/* Bits in LCNPHY_papd_control2 */
#define LCNPHY_papd_control2_papd_soft_reset_SHIFT	0
#define LCNPHY_papd_control2_papd_soft_reset_MASK	(0x1 << LCNPHY_papd_control2_papd_soft_reset_SHIFT)
#define LCNPHY_papd_control2_papd_loop_gain_cw_ovr_SHIFT	1
#define LCNPHY_papd_control2_papd_loop_gain_cw_ovr_MASK	(0x1 << LCNPHY_papd_control2_papd_loop_gain_cw_ovr_SHIFT)
#define LCNPHY_papd_control2_papd_loop_gain_ofdm_ovr_SHIFT	2
#define LCNPHY_papd_control2_papd_loop_gain_ofdm_ovr_MASK	(0x1 << LCNPHY_papd_control2_papd_loop_gain_ofdm_ovr_SHIFT)
#define LCNPHY_papd_control2_papd_dcest_ovr_SHIFT	3
#define LCNPHY_papd_control2_papd_dcest_ovr_MASK	(0x1 << LCNPHY_papd_control2_papd_dcest_ovr_SHIFT)
#define LCNPHY_papd_control2_papd_analog_gain_ovr_SHIFT	4
#define LCNPHY_papd_control2_papd_analog_gain_ovr_MASK	(0x1 << LCNPHY_papd_control2_papd_analog_gain_ovr_SHIFT)
#define LCNPHY_papd_control2_papd_donot_update_sync_coef_SHIFT	5
#define LCNPHY_papd_control2_papd_donot_update_sync_coef_MASK	(0x1 << LCNPHY_papd_control2_papd_donot_update_sync_coef_SHIFT)

/* Bits in LCNPHY_papd_dcest_i_ovr */
#define LCNPHY_papd_dcest_i_ovr_papd_dcest_i_ovr_SHIFT	0
#define LCNPHY_papd_dcest_i_ovr_papd_dcest_i_ovr_MASK	(0x3ff << LCNPHY_papd_dcest_i_ovr_papd_dcest_i_ovr_SHIFT)

/* Bits in LCNPHY_papd_dcest_q_ovr */
#define LCNPHY_papd_dcest_q_ovr_papd_dcest_q_ovr_SHIFT	0
#define LCNPHY_papd_dcest_q_ovr_papd_dcest_q_ovr_MASK	(0xfff << LCNPHY_papd_dcest_q_ovr_papd_dcest_q_ovr_SHIFT)

/* Bits in LCNPHY_papd_analog_gain_ovr_val */
#define LCNPHY_papd_analog_gain_ovr_val_papd_analog_gain_ovr_val_SHIFT	0
#define LCNPHY_papd_analog_gain_ovr_val_papd_analog_gain_ovr_val_MASK	(0x1fff << LCNPHY_papd_analog_gain_ovr_val_papd_analog_gain_ovr_val_SHIFT)

/* Bits in LCNPHY_papd_status */
#define LCNPHY_papd_status_papd_state_SHIFT	0
#define LCNPHY_papd_status_papd_state_MASK	(0x7 << LCNPHY_papd_status_papd_state_SHIFT)
#define LCNPHY_papd_status_corelator_delay_out_SHIFT	3
#define LCNPHY_papd_status_corelator_delay_out_MASK	(0x3 << LCNPHY_papd_status_corelator_delay_out_SHIFT)
#define LCNPHY_papd_status_symbols_count_SHIFT	5
#define LCNPHY_papd_status_symbols_count_MASK	(0x7ff << LCNPHY_papd_status_symbols_count_SHIFT)

/* Bits in LCNPHY_papd_cw_sigma_yy_star_15_0 */
#define LCNPHY_papd_cw_sigma_yy_star_15_0_papd_cw_sigma_yy_star_15_0_SHIFT	0
#define LCNPHY_papd_cw_sigma_yy_star_15_0_papd_cw_sigma_yy_star_15_0_MASK	(0xffff << LCNPHY_papd_cw_sigma_yy_star_15_0_papd_cw_sigma_yy_star_15_0_SHIFT)

/* Bits in LCNPHY_papd_cw_sigma_yy_star_27_16 */
#define LCNPHY_papd_cw_sigma_yy_star_27_16_papd_cw_sigma_yy_star_27_16_SHIFT	0
#define LCNPHY_papd_cw_sigma_yy_star_27_16_papd_cw_sigma_yy_star_27_16_MASK	(0xfff << LCNPHY_papd_cw_sigma_yy_star_27_16_papd_cw_sigma_yy_star_27_16_SHIFT)

/* Bits in LCNPHY_papd_lut_index_updated_15_0 */
#define LCNPHY_papd_lut_index_updated_15_0_papd_lut_index_updated_15_0_SHIFT	0
#define LCNPHY_papd_lut_index_updated_15_0_papd_lut_index_updated_15_0_MASK	(0xffff << LCNPHY_papd_lut_index_updated_15_0_papd_lut_index_updated_15_0_SHIFT)

/* Bits in LCNPHY_papd_lut_index_updated_31_16 */
#define LCNPHY_papd_lut_index_updated_31_16_papd_lut_index_updated_31_16_SHIFT	0
#define LCNPHY_papd_lut_index_updated_31_16_papd_lut_index_updated_31_16_MASK	(0xffff << LCNPHY_papd_lut_index_updated_31_16_papd_lut_index_updated_31_16_SHIFT)

/* Bits in LCNPHY_papd_lut_index_updated_47_32 */
#define LCNPHY_papd_lut_index_updated_47_32_papd_lut_index_updated_47_32_SHIFT	0
#define LCNPHY_papd_lut_index_updated_47_32_papd_lut_index_updated_47_32_MASK	(0xffff << LCNPHY_papd_lut_index_updated_47_32_papd_lut_index_updated_47_32_SHIFT)

/* Bits in LCNPHY_papd_lut_index_updated_63_48 */
#define LCNPHY_papd_lut_index_updated_63_48_papd_lut_index_updated_63_48_SHIFT	0
#define LCNPHY_papd_lut_index_updated_63_48_papd_lut_index_updated_63_48_MASK	(0xffff << LCNPHY_papd_lut_index_updated_63_48_papd_lut_index_updated_63_48_SHIFT)

/* Bits in LCNPHY_papd_loop_gain_cw_i */
#define LCNPHY_papd_loop_gain_cw_i_papd_loop_gain_cw_i_SHIFT	0
#define LCNPHY_papd_loop_gain_cw_i_papd_loop_gain_cw_i_MASK	(0x3ff << LCNPHY_papd_loop_gain_cw_i_papd_loop_gain_cw_i_SHIFT)

/* Bits in LCNPHY_papd_loop_gain_cw_q */
#define LCNPHY_papd_loop_gain_cw_q_papd_loop_gain_cw_q_SHIFT	0
#define LCNPHY_papd_loop_gain_cw_q_papd_loop_gain_cw_q_MASK	(0x3ff << LCNPHY_papd_loop_gain_cw_q_papd_loop_gain_cw_q_SHIFT)

/* Bits in LCNPHY_papd_dcest_i */
#define LCNPHY_papd_dcest_i_papd_dcest_i_SHIFT	0
#define LCNPHY_papd_dcest_i_papd_dcest_i_MASK	(0x3ff << LCNPHY_papd_dcest_i_papd_dcest_i_SHIFT)

/* Bits in LCNPHY_papd_dcest_q */
#define LCNPHY_papd_dcest_q_papd_dcest_q_SHIFT	0
#define LCNPHY_papd_dcest_q_papd_dcest_q_MASK	(0xfff << LCNPHY_papd_dcest_q_papd_dcest_q_SHIFT)

/* Bits in LCNPHY_papd_tx_lut_index_raw_31_16 */
#define LCNPHY_papd_tx_lut_index_raw_31_16_papd_tx_lut_index_raw_31_16_SHIFT	0
#define LCNPHY_papd_tx_lut_index_raw_31_16_papd_tx_lut_index_raw_31_16_MASK	(0xffff << LCNPHY_papd_tx_lut_index_raw_31_16_papd_tx_lut_index_raw_31_16_SHIFT)

/* Bits in LCNPHY_papd_tx_lut_index_raw_15_0 */
#define LCNPHY_papd_tx_lut_index_raw_15_0_papd_tx_lut_index_raw_15_0_SHIFT	0
#define LCNPHY_papd_tx_lut_index_raw_15_0_papd_tx_lut_index_raw_15_0_MASK	(0xffff << LCNPHY_papd_tx_lut_index_raw_15_0_papd_tx_lut_index_raw_15_0_SHIFT)

/* Bits in LCNPHY_papd_rx_cw_lut_index_raw_31_16 */
#define LCNPHY_papd_rx_cw_lut_index_raw_31_16_papd_rx_cw_lut_index_raw_31_16_SHIFT	0
#define LCNPHY_papd_rx_cw_lut_index_raw_31_16_papd_rx_cw_lut_index_raw_31_16_MASK	(0xffff << LCNPHY_papd_rx_cw_lut_index_raw_31_16_papd_rx_cw_lut_index_raw_31_16_SHIFT)

/* Bits in LCNPHY_papd_rx_cw_lut_index_raw_15_0 */
#define LCNPHY_papd_rx_cw_lut_index_raw_15_0_papd_rx_cw_lut_index_raw_15_0_SHIFT	0
#define LCNPHY_papd_rx_cw_lut_index_raw_15_0_papd_rx_cw_lut_index_raw_15_0_MASK	(0xffff << LCNPHY_papd_rx_cw_lut_index_raw_15_0_papd_rx_cw_lut_index_raw_15_0_SHIFT)

/* Bits in LCNPHY_papd_cw_corr_norm */
#define LCNPHY_papd_cw_corr_norm_papd_cw_corr_norm_SHIFT	0
#define LCNPHY_papd_cw_corr_norm_papd_cw_corr_norm_MASK	(0x3 << LCNPHY_papd_cw_corr_norm_papd_cw_corr_norm_SHIFT)

/* Bits in LCNPHY_papd_blanking_control */
#define LCNPHY_papd_blanking_control_papd_blanking_threshold_SHIFT	0
#define LCNPHY_papd_blanking_control_papd_blanking_threshold_MASK	(0x1ff << LCNPHY_papd_blanking_control_papd_blanking_threshold_SHIFT)
#define LCNPHY_papd_blanking_control_papd_blanking_profile_SHIFT	9
#define LCNPHY_papd_blanking_control_papd_blanking_profile_MASK	(0x7 << LCNPHY_papd_blanking_control_papd_blanking_profile_SHIFT)
#define LCNPHY_papd_blanking_control_papd_stop_after_last_update_SHIFT	12
#define LCNPHY_papd_blanking_control_papd_stop_after_last_update_MASK	(0x1 << LCNPHY_papd_blanking_control_papd_stop_after_last_update_SHIFT)

/* Bits in LCNPHY_papd_dc_window */
#define LCNPHY_papd_dc_window_papd_dc_window_SHIFT	0
#define LCNPHY_papd_dc_window_papd_dc_window_MASK	(0x1ff << LCNPHY_papd_dc_window_papd_dc_window_SHIFT)

/* Bits in LCNPHY_papd_pa_off_control_1 */
#define LCNPHY_papd_pa_off_control_1_papd_pa_off_en_SHIFT	0
#define LCNPHY_papd_pa_off_control_1_papd_pa_off_en_MASK	(0x1 << LCNPHY_papd_pa_off_control_1_papd_pa_off_en_SHIFT)
#define LCNPHY_papd_pa_off_control_1_papd_pa_on_count_SHIFT	1
#define LCNPHY_papd_pa_off_control_1_papd_pa_on_count_MASK	(0xfff << LCNPHY_papd_pa_off_control_1_papd_pa_on_count_SHIFT)

/* Bits in LCNPHY_papd_only_loop_gain */
#define LCNPHY_papd_only_loop_gain_papd_only_loop_gain_SHIFT	0
#define LCNPHY_papd_only_loop_gain_papd_only_loop_gain_MASK	(0x1 << LCNPHY_papd_only_loop_gain_papd_only_loop_gain_SHIFT)

/* Bits in LCNPHY_papd_pa_off_control_2 */
#define LCNPHY_papd_pa_off_control_2_papd_pa_off_count_SHIFT	0
#define LCNPHY_papd_pa_off_control_2_papd_pa_off_count_MASK	(0x7f << LCNPHY_papd_pa_off_control_2_papd_pa_off_count_SHIFT)

/* Bits in LCNPHY_papd_switch_lut */
#define LCNPHY_papd_switch_lut_papd_switch_lut_SHIFT	0
#define LCNPHY_papd_switch_lut_papd_switch_lut_MASK	(0x1 << LCNPHY_papd_switch_lut_papd_switch_lut_SHIFT)

/* Bits in LCNPHY_adc_2x */
#define LCNPHY_adc_2x_adc_2x_SHIFT	0
#define LCNPHY_adc_2x_adc_2x_MASK	(0x1 << LCNPHY_adc_2x_adc_2x_SHIFT)
#define LCNPHY_adc_2x_adc_2x_clksel_SHIFT	1
#define LCNPHY_adc_2x_adc_2x_clksel_MASK	(0x1 << LCNPHY_adc_2x_adc_2x_clksel_SHIFT)
#define LCNPHY_adc_2x_adc_2x_out_SHIFT	2
#define LCNPHY_adc_2x_adc_2x_out_MASK	(0x1 << LCNPHY_adc_2x_adc_2x_out_SHIFT)
#define LCNPHY_adc_2x_iq_adc_mode_SHIFT	3
#define LCNPHY_adc_2x_iq_adc_mode_MASK	(0x1 << LCNPHY_adc_2x_iq_adc_mode_SHIFT)

/* Bits in LCNPHY_rxfe */
#define LCNPHY_rxfe_bypass_rx_filter_SHIFT	0
#define LCNPHY_rxfe_bypass_rx_filter_MASK	(0x1 << LCNPHY_rxfe_bypass_rx_filter_SHIFT)
#define LCNPHY_rxfe_bypass_dc_filter_SHIFT	1
#define LCNPHY_rxfe_bypass_dc_filter_MASK	(0x1 << LCNPHY_rxfe_bypass_dc_filter_SHIFT)
#define LCNPHY_rxfe_bypass_iqcomp_SHIFT	2
#define LCNPHY_rxfe_bypass_iqcomp_MASK	(0x1 << LCNPHY_rxfe_bypass_iqcomp_SHIFT)
#define LCNPHY_rxfe_bypass_iirfilter_SHIFT	3
#define LCNPHY_rxfe_bypass_iirfilter_MASK	(0x1 << LCNPHY_rxfe_bypass_iirfilter_SHIFT)
#define LCNPHY_rxfe_bypass_bandshifter_SHIFT	4
#define LCNPHY_rxfe_bypass_bandshifter_MASK	(0x1 << LCNPHY_rxfe_bypass_bandshifter_SHIFT)
#define LCNPHY_rxfe_swap_even_odd_coef_SHIFT	6
#define LCNPHY_rxfe_swap_even_odd_coef_MASK	(0x1 << LCNPHY_rxfe_swap_even_odd_coef_SHIFT)
#define LCNPHY_rxfe_swap_rxfiltout_iq_SHIFT	7
#define LCNPHY_rxfe_swap_rxfiltout_iq_MASK	(0x1 << LCNPHY_rxfe_swap_rxfiltout_iq_SHIFT)

/* Bits in LCNPHY_adcsync */
#define LCNPHY_adcsync_flip_adcsyncoutiq_SHIFT	0
#define LCNPHY_adcsync_flip_adcsyncoutiq_MASK	(0x1 << LCNPHY_adcsync_flip_adcsyncoutiq_SHIFT)
#define LCNPHY_adcsync_flip_adcsyncoutvlds_SHIFT	1
#define LCNPHY_adcsync_flip_adcsyncoutvlds_MASK	(0x1 << LCNPHY_adcsync_flip_adcsyncoutvlds_SHIFT)
#define LCNPHY_adcsync_flip_adcsyncgen_out_phase_SHIFT	2
#define LCNPHY_adcsync_flip_adcsyncgen_out_phase_MASK	(0x1 << LCNPHY_adcsync_flip_adcsyncgen_out_phase_SHIFT)
#define LCNPHY_adcsync_flip_adcpresync_latch_edge_SHIFT	3
#define LCNPHY_adcsync_flip_adcpresync_latch_edge_MASK	(0x1 << LCNPHY_adcsync_flip_adcpresync_latch_edge_SHIFT)
#define LCNPHY_adcsync_invert_adcclkout_in_SHIFT	4
#define LCNPHY_adcsync_invert_adcclkout_in_MASK	(0x1 << LCNPHY_adcsync_invert_adcclkout_in_SHIFT)

/* Bits in LCNPHY_sslpnCtrl0 */
#define LCNPHY_sslpnCtrl0_disable_rxfe_SHIFT	0
#define LCNPHY_sslpnCtrl0_disable_rxfe_MASK	(0x1 << LCNPHY_sslpnCtrl0_disable_rxfe_SHIFT)
#define LCNPHY_sslpnCtrl0_disable_crs_SHIFT	1
#define LCNPHY_sslpnCtrl0_disable_crs_MASK	(0x1 << LCNPHY_sslpnCtrl0_disable_crs_SHIFT)
#define LCNPHY_sslpnCtrl0_disable_dmd_ofdm_SHIFT	2
#define LCNPHY_sslpnCtrl0_disable_dmd_ofdm_MASK	(0x1 << LCNPHY_sslpnCtrl0_disable_dmd_ofdm_SHIFT)
#define LCNPHY_sslpnCtrl0_disable_dmd_cck_SHIFT	3
#define LCNPHY_sslpnCtrl0_disable_dmd_cck_MASK	(0x1 << LCNPHY_sslpnCtrl0_disable_dmd_cck_SHIFT)
#define LCNPHY_sslpnCtrl0_bphyResetCtrl_SHIFT	4
#define LCNPHY_sslpnCtrl0_bphyResetCtrl_MASK	(0x1 << LCNPHY_sslpnCtrl0_bphyResetCtrl_SHIFT)
#define LCNPHY_sslpnCtrl0_crs2DmdRstCtrl_SHIFT	5
#define LCNPHY_sslpnCtrl0_crs2DmdRstCtrl_MASK	(0x1 << LCNPHY_sslpnCtrl0_crs2DmdRstCtrl_SHIFT)
#define LCNPHY_sslpnCtrl0_dmdInputBlnkCtrl_SHIFT	6
#define LCNPHY_sslpnCtrl0_dmdInputBlnkCtrl_MASK	(0x1 << LCNPHY_sslpnCtrl0_dmdInputBlnkCtrl_SHIFT)
#define LCNPHY_sslpnCtrl0_dmdRstExtCnt_SHIFT	7
#define LCNPHY_sslpnCtrl0_dmdRstExtCnt_MASK	(0xf << LCNPHY_sslpnCtrl0_dmdRstExtCnt_SHIFT)
#define LCNPHY_sslpnCtrl0_dmdRstClkCnt_SHIFT	11
#define LCNPHY_sslpnCtrl0_dmdRstClkCnt_MASK	(0xf << LCNPHY_sslpnCtrl0_dmdRstClkCnt_SHIFT)
#define LCNPHY_sslpnCtrl0_txSoftReset_SHIFT	15
#define LCNPHY_sslpnCtrl0_txSoftReset_MASK	(0x1 << LCNPHY_sslpnCtrl0_txSoftReset_SHIFT)

/* Bits in LCNPHY_sslpnCtrl1 */
#define LCNPHY_sslpnCtrl1_clkensamplemuxSel_SHIFT	0
#define LCNPHY_sslpnCtrl1_clkensamplemuxSel_MASK	(0x3 << LCNPHY_sslpnCtrl1_clkensamplemuxSel_SHIFT)
#define LCNPHY_sslpnCtrl1_clkdiven80phase_SHIFT	2
#define LCNPHY_sslpnCtrl1_clkdiven80phase_MASK	(0x3 << LCNPHY_sslpnCtrl1_clkdiven80phase_SHIFT)
#define LCNPHY_sslpnCtrl1_clkdiven160phase_SHIFT	4
#define LCNPHY_sslpnCtrl1_clkdiven160phase_MASK	(0x3 << LCNPHY_sslpnCtrl1_clkdiven160phase_SHIFT)

/* Bits in LCNPHY_sslpnCtrl2 */
#define LCNPHY_sslpnCtrl2_resetrxfeclkCntVal_SHIFT	0
#define LCNPHY_sslpnCtrl2_resetrxfeclkCntVal_MASK	(0xff << LCNPHY_sslpnCtrl2_resetrxfeclkCntVal_SHIFT)
#define LCNPHY_sslpnCtrl2_resetcrsclkCntVal_SHIFT	8
#define LCNPHY_sslpnCtrl2_resetcrsclkCntVal_MASK	(0xff << LCNPHY_sslpnCtrl2_resetcrsclkCntVal_SHIFT)

/* Bits in LCNPHY_sslpnCtrl3 */
#define LCNPHY_sslpnCtrl3_sram_stby_SHIFT	0
#define LCNPHY_sslpnCtrl3_sram_stby_MASK	(0x3 << LCNPHY_sslpnCtrl3_sram_stby_SHIFT)
#define LCNPHY_sslpnCtrl3_iqlocalen_muxsel_SHIFT	2
#define LCNPHY_sslpnCtrl3_iqlocalen_muxsel_MASK	(0x1 << LCNPHY_sslpnCtrl3_iqlocalen_muxsel_SHIFT)
#define LCNPHY_sslpnCtrl3_fftiomem_stby_SHIFT	3
#define LCNPHY_sslpnCtrl3_fftiomem_stby_MASK	(0x1 << LCNPHY_sslpnCtrl3_fftiomem_stby_SHIFT)
#define LCNPHY_sslpnCtrl3_papd_stby_SHIFT	4
#define LCNPHY_sslpnCtrl3_papd_stby_MASK	(0x1 << LCNPHY_sslpnCtrl3_papd_stby_SHIFT)
#define LCNPHY_sslpnCtrl3_txpwrctrl_stby_SHIFT	5
#define LCNPHY_sslpnCtrl3_txpwrctrl_stby_MASK	(0x1 << LCNPHY_sslpnCtrl3_txpwrctrl_stby_SHIFT)

/* Bits in LCNPHY_sslpnCtrl4 */
#define LCNPHY_sslpnCtrl4_flip_dacclk_edge_SHIFT	0
#define LCNPHY_sslpnCtrl4_flip_dacclk_edge_MASK	(0x1 << LCNPHY_sslpnCtrl4_flip_dacclk_edge_SHIFT)
#define LCNPHY_sslpnCtrl4_flip_adcclk2x_edge_SHIFT	1
#define LCNPHY_sslpnCtrl4_flip_adcclk2x_edge_MASK	(0x1 << LCNPHY_sslpnCtrl4_flip_adcclk2x_edge_SHIFT)
#define LCNPHY_sslpnCtrl4_flip_adcclk1x_edge_SHIFT	2
#define LCNPHY_sslpnCtrl4_flip_adcclk1x_edge_MASK	(0x1 << LCNPHY_sslpnCtrl4_flip_adcclk1x_edge_SHIFT)
#define LCNPHY_sslpnCtrl4_flip_adcclk2x_80_edge_SHIFT	3
#define LCNPHY_sslpnCtrl4_flip_adcclk2x_80_edge_MASK	(0x1 << LCNPHY_sslpnCtrl4_flip_adcclk2x_80_edge_SHIFT)
#define LCNPHY_sslpnCtrl4_flip_adcclk1x_80_edge_SHIFT	4
#define LCNPHY_sslpnCtrl4_flip_adcclk1x_80_edge_MASK	(0x1 << LCNPHY_sslpnCtrl4_flip_adcclk1x_80_edge_SHIFT)
#define LCNPHY_sslpnCtrl4_flip_auxadcclk_edge_SHIFT	5
#define LCNPHY_sslpnCtrl4_flip_auxadcclk_edge_MASK	(0x1 << LCNPHY_sslpnCtrl4_flip_auxadcclk_edge_SHIFT)
#define LCNPHY_sslpnCtrl4_flip_auxadcclkout_edge_SHIFT	6
#define LCNPHY_sslpnCtrl4_flip_auxadcclkout_edge_MASK	(0x1 << LCNPHY_sslpnCtrl4_flip_auxadcclkout_edge_SHIFT)
#define LCNPHY_sslpnCtrl4_flip_auxadcclk80_edge_SHIFT	7
#define LCNPHY_sslpnCtrl4_flip_auxadcclk80_edge_MASK	(0x1 << LCNPHY_sslpnCtrl4_flip_auxadcclk80_edge_SHIFT)

/* Bits in LCNPHY_sslpnDmdClkEnCtrl */
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdDDClkOn_SHIFT	0
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdDDClkOn_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forcedmdDDClkOn_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdStbcClkOn_SHIFT	1
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdStbcClkOn_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forcedmdStbcClkOn_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdLmsClkOn_SHIFT	2
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdLmsClkOn_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forcedmdLmsClkOn_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdDintvClkOn_SHIFT	3
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdDintvClkOn_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forcedmdDintvClkOn_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdVitClkOn_SHIFT	4
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdVitClkOn_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forcedmdVitClkOn_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdSbuf0ClkOn_SHIFT	5
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdSbuf0ClkOn_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forcedmdSbuf0ClkOn_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdSbuf123ClkOn_SHIFT	6
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdSbuf123ClkOn_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forcedmdSbuf123ClkOn_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forceaphyrxclk80On_SHIFT	7
#define LCNPHY_sslpnDmdClkEnCtrl_forceaphyrxclk80On_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forceaphyrxclk80On_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forceaphyrxclk40On_SHIFT	8
#define LCNPHY_sslpnDmdClkEnCtrl_forceaphyrxclk40On_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forceaphyrxclk40On_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forceFftTxClkOn_SHIFT	9
#define LCNPHY_sslpnDmdClkEnCtrl_forceFftTxClkOn_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forceFftTxClkOn_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forceFftRxClkOn_SHIFT	10
#define LCNPHY_sslpnDmdClkEnCtrl_forceFftRxClkOn_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forceFftRxClkOn_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdChMem0ClkOn_SHIFT	11
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdChMem0ClkOn_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forcedmdChMem0ClkOn_SHIFT)
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdChMem1ClkOn_SHIFT	12
#define LCNPHY_sslpnDmdClkEnCtrl_forcedmdChMem1ClkOn_MASK	(0x1 << LCNPHY_sslpnDmdClkEnCtrl_forcedmdChMem1ClkOn_SHIFT)

/* Bits in LCNPHY_sslpnFftIoClkEnCtrl */
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf01ClkOn_SHIFT	0
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf01ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf01ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf11ClkOn_SHIFT	1
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf11ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf11ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf21ClkOn_SHIFT	2
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf21ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf21ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf31ClkOn_SHIFT	3
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf31ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf31ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf02ClkOn_SHIFT	4
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf02ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf02ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf12ClkOn_SHIFT	5
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf12ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf12ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf22ClkOn_SHIFT	6
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf22ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf22ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf32ClkOn_SHIFT	7
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf32ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf32ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf4ClkOn_SHIFT	8
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf4ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf4ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf5ClkOn_SHIFT	9
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf5ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf5ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf6ClkOn_SHIFT	10
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf6ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf6ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf7ClkOn_SHIFT	11
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf7ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBuf7ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufi4ClkOn_SHIFT	12
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufi4ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufi4ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufi5ClkOn_SHIFT	13
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufi5ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufi5ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufp6ClkOn_SHIFT	14
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufp6ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufp6ClkOn_SHIFT)
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufp7ClkOn_SHIFT	15
#define LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufp7ClkOn_MASK	(0x1 << LCNPHY_sslpnFftIoClkEnCtrl_forceFftBufp7ClkOn_SHIFT)

/* Bits in LCNPHY_sslpnCalibClkEnCtrl */
#define LCNPHY_sslpnCalibClkEnCtrl_papdTxClkEn_SHIFT	0
#define LCNPHY_sslpnCalibClkEnCtrl_papdTxClkEn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_papdTxClkEn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_papdRxClkEn_SHIFT	1
#define LCNPHY_sslpnCalibClkEnCtrl_papdRxClkEn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_papdRxClkEn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_papdMemClkEn_SHIFT	2
#define LCNPHY_sslpnCalibClkEnCtrl_papdMemClkEn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_papdMemClkEn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_samplePlayClkEn_SHIFT	3
#define LCNPHY_sslpnCalibClkEnCtrl_samplePlayClkEn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_samplePlayClkEn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_ddfsClkEn_SHIFT	4
#define LCNPHY_sslpnCalibClkEnCtrl_ddfsClkEn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_ddfsClkEn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_iqEstClkEn_SHIFT	5
#define LCNPHY_sslpnCalibClkEnCtrl_iqEstClkEn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_iqEstClkEn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_txFrontEndCalibClkEn_SHIFT	6
#define LCNPHY_sslpnCalibClkEnCtrl_txFrontEndCalibClkEn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_txFrontEndCalibClkEn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_forceaphytxFeclkOn_SHIFT	7
#define LCNPHY_sslpnCalibClkEnCtrl_forceaphytxFeclkOn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_forceaphytxFeclkOn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_forceiqEstclkOn_SHIFT	8
#define LCNPHY_sslpnCalibClkEnCtrl_forceiqEstclkOn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_forceiqEstclkOn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_forceTblClkOn_SHIFT	9
#define LCNPHY_sslpnCalibClkEnCtrl_forceTblClkOn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_forceTblClkOn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_forceTableClkOn_SHIFT	10
#define LCNPHY_sslpnCalibClkEnCtrl_forceTableClkOn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_forceTableClkOn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_forcePhyRegsClkOn_SHIFT	11
#define LCNPHY_sslpnCalibClkEnCtrl_forcePhyRegsClkOn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_forcePhyRegsClkOn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_papdFiltClkEn_SHIFT	12
#define LCNPHY_sslpnCalibClkEnCtrl_papdFiltClkEn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_papdFiltClkEn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_debugClkEn_SHIFT	13
#define LCNPHY_sslpnCalibClkEnCtrl_debugClkEn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_debugClkEn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_papdTxBbmultPapdifClkEn_SHIFT	14
#define LCNPHY_sslpnCalibClkEnCtrl_papdTxBbmultPapdifClkEn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_papdTxBbmultPapdifClkEn_SHIFT)
#define LCNPHY_sslpnCalibClkEnCtrl_forceTxfiltClkOn_SHIFT	15
#define LCNPHY_sslpnCalibClkEnCtrl_forceTxfiltClkOn_MASK	(0x1 << LCNPHY_sslpnCalibClkEnCtrl_forceTxfiltClkOn_SHIFT)

/* Bits in LCNPHY_sslpnRxFeClkEnCtrl */
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFeClk80On_SHIFT	0
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFeClk80On_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceRxFeClk80On_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFeClk40On_SHIFT	1
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFeClk40On_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceRxFeClk40On_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFiltInClkOn_SHIFT	2
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFiltInClkOn_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceRxFiltInClkOn_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt6040ClkOn_SHIFT	3
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt6040ClkOn_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt6040ClkOn_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt4040ClkOn_SHIFT	4
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt4040ClkOn_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt4040ClkOn_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt4020ClkOn_SHIFT	5
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt4020ClkOn_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt4020ClkOn_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt2020ClkOn_SHIFT	6
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt2020ClkOn_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceRxFilt2020ClkOn_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFiltDlyLneClkOn_SHIFT	7
#define LCNPHY_sslpnRxFeClkEnCtrl_forceRxFiltDlyLneClkOn_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceRxFiltDlyLneClkOn_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_forceCrsClk80On_SHIFT	8
#define LCNPHY_sslpnRxFeClkEnCtrl_forceCrsClk80On_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceCrsClk80On_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_forceCrsClk40On_SHIFT	9
#define LCNPHY_sslpnRxFeClkEnCtrl_forceCrsClk40On_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceCrsClk40On_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_forceCrsRxFeClkOn_SHIFT	10
#define LCNPHY_sslpnRxFeClkEnCtrl_forceCrsRxFeClkOn_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceCrsRxFeClkOn_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_crsClkEn_SHIFT	11
#define LCNPHY_sslpnRxFeClkEnCtrl_crsClkEn_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_crsClkEn_SHIFT)
#define LCNPHY_sslpnRxFeClkEnCtrl_forceCrsCordicClkOn_SHIFT	12
#define LCNPHY_sslpnRxFeClkEnCtrl_forceCrsCordicClkOn_MASK	(0x1 << LCNPHY_sslpnRxFeClkEnCtrl_forceCrsCordicClkOn_SHIFT)

/* Bits in LCNPHY_sslpnAuxAdcCtrl */
#define LCNPHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl0_SHIFT	0
#define LCNPHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl0_MASK	(0x1 << LCNPHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl0_SHIFT)
#define LCNPHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl1_SHIFT	1
#define LCNPHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl1_MASK	(0x1 << LCNPHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl1_SHIFT)
#define LCNPHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl2_SHIFT	2
#define LCNPHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl2_MASK	(0x1 << LCNPHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl2_SHIFT)

/* Bits in LCNPHY_sslpnAdcCtrl */
#define LCNPHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc2x_SHIFT	0
#define LCNPHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc2x_MASK	(0x1 << LCNPHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc2x_SHIFT)
#define LCNPHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc1x_SHIFT	1
#define LCNPHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc1x_MASK	(0x1 << LCNPHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc1x_SHIFT)

/* Bits in LCNPHY_singlebit_bundle_fix */
#define LCNPHY_singlebit_bundle_fix_dummy0_SHIFT	0
#define LCNPHY_singlebit_bundle_fix_dummy0_MASK	(0x1 << LCNPHY_singlebit_bundle_fix_dummy0_SHIFT)

/* Bits in LCNPHY_masterTglCtrl */
#define LCNPHY_masterTglCtrl_rxFuncMasterTglEn_SHIFT	0
#define LCNPHY_masterTglCtrl_rxFuncMasterTglEn_MASK	(0x1 << LCNPHY_masterTglCtrl_rxFuncMasterTglEn_SHIFT)
#define LCNPHY_masterTglCtrl_txFuncMasterTglEn_SHIFT	1
#define LCNPHY_masterTglCtrl_txFuncMasterTglEn_MASK	(0x1 << LCNPHY_masterTglCtrl_txFuncMasterTglEn_SHIFT)
#define LCNPHY_masterTglCtrl_frceMasterTglEn_SHIFT	2
#define LCNPHY_masterTglCtrl_frceMasterTglEn_MASK	(0x1 << LCNPHY_masterTglCtrl_frceMasterTglEn_SHIFT)
#define LCNPHY_masterTglCtrl_algndMacFrceClkEn_SHIFT	3
#define LCNPHY_masterTglCtrl_algndMacFrceClkEn_MASK	(0x1 << LCNPHY_masterTglCtrl_algndMacFrceClkEn_SHIFT)
#define LCNPHY_masterTglCtrl_algndJtagFrceClkEn_SHIFT	4
#define LCNPHY_masterTglCtrl_algndJtagFrceClkEn_MASK	(0x1 << LCNPHY_masterTglCtrl_algndJtagFrceClkEn_SHIFT)

/* Bits in LCNPHY_BphyMuxCtrl */
#define LCNPHY_BphyMuxCtrl_DSSSDetectionEnableUL_SHIFT	0
#define LCNPHY_BphyMuxCtrl_DSSSDetectionEnableUL_MASK	(0x1 << LCNPHY_BphyMuxCtrl_DSSSDetectionEnableUL_SHIFT)
#define LCNPHY_BphyMuxCtrl_bphy_band_sel_SHIFT	1
#define LCNPHY_BphyMuxCtrl_bphy_band_sel_MASK	(0x1 << LCNPHY_BphyMuxCtrl_bphy_band_sel_SHIFT)
#define LCNPHY_BphyMuxCtrl_bphyIirDwnSmplPhase_SHIFT	2
#define LCNPHY_BphyMuxCtrl_bphyIirDwnSmplPhase_MASK	(0x1 << LCNPHY_BphyMuxCtrl_bphyIirDwnSmplPhase_SHIFT)
#define LCNPHY_BphyMuxCtrl_bphy_static_band_muxing_SHIFT	3
#define LCNPHY_BphyMuxCtrl_bphy_static_band_muxing_MASK	(0x1 << LCNPHY_BphyMuxCtrl_bphy_static_band_muxing_SHIFT)

/* Bits in LCNPHY_PktDoneCtrl */
#define LCNPHY_PktDoneCtrl_pktDoneDsbl_SHIFT	0
#define LCNPHY_PktDoneCtrl_pktDoneDsbl_MASK	(0x1 << LCNPHY_PktDoneCtrl_pktDoneDsbl_SHIFT)

/* Bits in LCNPHY_rifs30dbreg1 */
#define LCNPHY_rifs30dbreg1_rifsGainChangeEn_SHIFT	0
#define LCNPHY_rifs30dbreg1_rifsGainChangeEn_MASK	(0x1 << LCNPHY_rifs30dbreg1_rifsGainChangeEn_SHIFT)
#define LCNPHY_rifs30dbreg1_rifsAntChangeEn_SHIFT	1
#define LCNPHY_rifs30dbreg1_rifsAntChangeEn_MASK	(0x1 << LCNPHY_rifs30dbreg1_rifsAntChangeEn_SHIFT)
#define LCNPHY_rifs30dbreg1_rifsGainOfdmCnfrmCnt_SHIFT	2
#define LCNPHY_rifs30dbreg1_rifsGainOfdmCnfrmCnt_MASK	(0x7 << LCNPHY_rifs30dbreg1_rifsGainOfdmCnfrmCnt_SHIFT)
#define LCNPHY_rifs30dbreg1_medGainGmShftValRifs_SHIFT	5
#define LCNPHY_rifs30dbreg1_medGainGmShftValRifs_MASK	(0x7 << LCNPHY_rifs30dbreg1_medGainGmShftValRifs_SHIFT)
#define LCNPHY_rifs30dbreg1_ClipCtrThreshRifs_SHIFT	8
#define LCNPHY_rifs30dbreg1_ClipCtrThreshRifs_MASK	(0xff << LCNPHY_rifs30dbreg1_ClipCtrThreshRifs_SHIFT)

/* Bits in LCNPHY_rifs30dbreg2 */
#define LCNPHY_rifs30dbreg2_maxGainMismatchRifs_SHIFT	0
#define LCNPHY_rifs30dbreg2_maxGainMismatchRifs_MASK	(0xff << LCNPHY_rifs30dbreg2_maxGainMismatchRifs_SHIFT)
#define LCNPHY_rifs30dbreg2_minGainMismatchRifs_SHIFT	8
#define LCNPHY_rifs30dbreg2_minGainMismatchRifs_MASK	(0xff << LCNPHY_rifs30dbreg2_minGainMismatchRifs_SHIFT)

/* Bits in LCNPHY_rifs30dbreg3 */
#define LCNPHY_rifs30dbreg3_rifsMedGainDB_SHIFT	0
#define LCNPHY_rifs30dbreg3_rifsMedGainDB_MASK	(0xff << LCNPHY_rifs30dbreg3_rifsMedGainDB_SHIFT)
#define LCNPHY_rifs30dbreg3_rifsGainDetDlyCntVal_SHIFT	8
#define LCNPHY_rifs30dbreg3_rifsGainDetDlyCntVal_MASK	(0xf << LCNPHY_rifs30dbreg3_rifsGainDetDlyCntVal_SHIFT)

/* Bits in LCNPHY_gmShiftReg */
#define LCNPHY_gmShiftReg_medGain2GmShftVal_SHIFT	0
#define LCNPHY_gmShiftReg_medGain2GmShftVal_MASK	(0x7 << LCNPHY_gmShiftReg_medGain2GmShftVal_SHIFT)
#define LCNPHY_gmShiftReg_medGain3GmShftVal_SHIFT	3
#define LCNPHY_gmShiftReg_medGain3GmShftVal_MASK	(0x7 << LCNPHY_gmShiftReg_medGain3GmShftVal_SHIFT)
#define LCNPHY_gmShiftReg_hiGainGmShftVal_SHIFT	6
#define LCNPHY_gmShiftReg_hiGainGmShftVal_MASK	(0x7 << LCNPHY_gmShiftReg_hiGainGmShftVal_SHIFT)
#define LCNPHY_gmShiftReg_goToHiGainAfterRifsTmOut_SHIFT	9
#define LCNPHY_gmShiftReg_goToHiGainAfterRifsTmOut_MASK	(0x1 << LCNPHY_gmShiftReg_goToHiGainAfterRifsTmOut_SHIFT)
#define LCNPHY_gmShiftReg_goToHiGainInResumeSrch_SHIFT	10
#define LCNPHY_gmShiftReg_goToHiGainInResumeSrch_MASK	(0x1 << LCNPHY_gmShiftReg_goToHiGainInResumeSrch_SHIFT)
#define LCNPHY_gmShiftReg_detCond0GtEq_SHIFT	11
#define LCNPHY_gmShiftReg_detCond0GtEq_MASK	(0x1 << LCNPHY_gmShiftReg_detCond0GtEq_SHIFT)
#define LCNPHY_gmShiftReg_lnsrOfdmFiltEn_SHIFT	12
#define LCNPHY_gmShiftReg_lnsrOfdmFiltEn_MASK	(0x1 << LCNPHY_gmShiftReg_lnsrOfdmFiltEn_SHIFT)

/* Bits in LCNPHY_gmShiftReg_40 */
#define LCNPHY_gmShiftReg_40_BwClassficationOvrRd_SHIFT	9
#define LCNPHY_gmShiftReg_40_BwClassficationOvrRd_MASK	(0x1 << LCNPHY_gmShiftReg_40_BwClassficationOvrRd_SHIFT)
#define LCNPHY_gmShiftReg_40_BwClassOvrRdVal_SHIFT	10
#define LCNPHY_gmShiftReg_40_BwClassOvrRdVal_MASK	(0x3 << LCNPHY_gmShiftReg_40_BwClassOvrRdVal_SHIFT)

/* Bits in LCNPHY_detcondbypass */
#define LCNPHY_detcondbypass_StblSigCondByp_SHIFT	0
#define LCNPHY_detcondbypass_StblSigCondByp_MASK	(0x1 << LCNPHY_detcondbypass_StblSigCondByp_SHIFT)
#define LCNPHY_detcondbypass_ofdmDetCond1Byp_SHIFT	1
#define LCNPHY_detcondbypass_ofdmDetCond1Byp_MASK	(0x1 << LCNPHY_detcondbypass_ofdmDetCond1Byp_SHIFT)
#define LCNPHY_detcondbypass_ofdmDetCond2_1_1Byp_SHIFT	2
#define LCNPHY_detcondbypass_ofdmDetCond2_1_1Byp_MASK	(0x1 << LCNPHY_detcondbypass_ofdmDetCond2_1_1Byp_SHIFT)
#define LCNPHY_detcondbypass_ofdmDetCond2_1_2Byp_SHIFT	3
#define LCNPHY_detcondbypass_ofdmDetCond2_1_2Byp_MASK	(0x1 << LCNPHY_detcondbypass_ofdmDetCond2_1_2Byp_SHIFT)
#define LCNPHY_detcondbypass_ofdmDetCond2_1_3Byp_SHIFT	4
#define LCNPHY_detcondbypass_ofdmDetCond2_1_3Byp_MASK	(0x1 << LCNPHY_detcondbypass_ofdmDetCond2_1_3Byp_SHIFT)
#define LCNPHY_detcondbypass_ofdmDetCond2_2Byp_SHIFT	5
#define LCNPHY_detcondbypass_ofdmDetCond2_2Byp_MASK	(0x1 << LCNPHY_detcondbypass_ofdmDetCond2_2Byp_SHIFT)
#define LCNPHY_detcondbypass_ofdmDetCond3_1Byp_SHIFT	6
#define LCNPHY_detcondbypass_ofdmDetCond3_1Byp_MASK	(0x1 << LCNPHY_detcondbypass_ofdmDetCond3_1Byp_SHIFT)
#define LCNPHY_detcondbypass_ofdmDetCond3_2Byp_SHIFT	7
#define LCNPHY_detcondbypass_ofdmDetCond3_2Byp_MASK	(0x1 << LCNPHY_detcondbypass_ofdmDetCond3_2Byp_SHIFT)
#define LCNPHY_detcondbypass_ofdmDetCond4_1Byp_SHIFT	8
#define LCNPHY_detcondbypass_ofdmDetCond4_1Byp_MASK	(0x1 << LCNPHY_detcondbypass_ofdmDetCond4_1Byp_SHIFT)
#define LCNPHY_detcondbypass_ofdmDetCond4_2Byp_SHIFT	9
#define LCNPHY_detcondbypass_ofdmDetCond4_2Byp_MASK	(0x1 << LCNPHY_detcondbypass_ofdmDetCond4_2Byp_SHIFT)
#define LCNPHY_detcondbypass_dsssDetCond1_1Byp_SHIFT	10
#define LCNPHY_detcondbypass_dsssDetCond1_1Byp_MASK	(0x1 << LCNPHY_detcondbypass_dsssDetCond1_1Byp_SHIFT)
#define LCNPHY_detcondbypass_dsssDetCond1_2Byp_SHIFT	11
#define LCNPHY_detcondbypass_dsssDetCond1_2Byp_MASK	(0x1 << LCNPHY_detcondbypass_dsssDetCond1_2Byp_SHIFT)
#define LCNPHY_detcondbypass_dsssDetCond2_1Byp_SHIFT	12
#define LCNPHY_detcondbypass_dsssDetCond2_1Byp_MASK	(0x1 << LCNPHY_detcondbypass_dsssDetCond2_1Byp_SHIFT)
#define LCNPHY_detcondbypass_dsssDetCond2_2Byp_SHIFT	13
#define LCNPHY_detcondbypass_dsssDetCond2_2Byp_MASK	(0x1 << LCNPHY_detcondbypass_dsssDetCond2_2Byp_SHIFT)
#define LCNPHY_detcondbypass_dsssDetCond3_1Byp_SHIFT	14
#define LCNPHY_detcondbypass_dsssDetCond3_1Byp_MASK	(0x1 << LCNPHY_detcondbypass_dsssDetCond3_1Byp_SHIFT)
#define LCNPHY_detcondbypass_dsssDetCond3_2Byp_SHIFT	15
#define LCNPHY_detcondbypass_dsssDetCond3_2Byp_MASK	(0x1 << LCNPHY_detcondbypass_dsssDetCond3_2Byp_SHIFT)

/* Bits in LCNPHY_edlogic20u */
#define LCNPHY_edlogic20u_edonconfirmtimer20UL_SHIFT	0
#define LCNPHY_edlogic20u_edonconfirmtimer20UL_MASK	(0xff << LCNPHY_edlogic20u_edonconfirmtimer20UL_SHIFT)
#define LCNPHY_edlogic20u_edonblankingtimer20UL_SHIFT	8
#define LCNPHY_edlogic20u_edonblankingtimer20UL_MASK	(0xff << LCNPHY_edlogic20u_edonblankingtimer20UL_SHIFT)

/* Bits in LCNPHY_edthresh20ul */
#define LCNPHY_edthresh20ul_edonthreshold20U_SHIFT	0
#define LCNPHY_edthresh20ul_edonthreshold20U_MASK	(0xff << LCNPHY_edthresh20ul_edonthreshold20U_SHIFT)
#define LCNPHY_edthresh20ul_edonthreshold20L_SHIFT	8
#define LCNPHY_edthresh20ul_edonthreshold20L_MASK	(0xff << LCNPHY_edthresh20ul_edonthreshold20L_SHIFT)

/* Bits in LCNPHY_eddisable20ul */
#define LCNPHY_eddisable20ul_crseddisable_20U_SHIFT	0
#define LCNPHY_eddisable20ul_crseddisable_20U_MASK	(0x1 << LCNPHY_eddisable20ul_crseddisable_20U_SHIFT)
#define LCNPHY_eddisable20ul_crseddisable_20L_SHIFT	1
#define LCNPHY_eddisable20ul_crseddisable_20L_MASK	(0x1 << LCNPHY_eddisable20ul_crseddisable_20L_SHIFT)

/* Bits in LCNPHY_radioCtrl_40mhz */
#define LCNPHY_radioCtrl_40mhz_round_control_40mhz_SHIFT	0
#define LCNPHY_radioCtrl_40mhz_round_control_40mhz_MASK	(0x1 << LCNPHY_radioCtrl_40mhz_round_control_40mhz_SHIFT)
#define LCNPHY_radioCtrl_40mhz_gainReqTrAttOnEnByCrs40_SHIFT	1
#define LCNPHY_radioCtrl_40mhz_gainReqTrAttOnEnByCrs40_MASK	(0x1 << LCNPHY_radioCtrl_40mhz_gainReqTrAttOnEnByCrs40_SHIFT)

/* Bits in LCNPHY_htAgcBkOff_40 */
#define LCNPHY_htAgcBkOff_40_hsnrOFiltStepMult_SHIFT	5
#define LCNPHY_htAgcBkOff_40_hsnrOFiltStepMult_MASK	(0x1f << LCNPHY_htAgcBkOff_40_hsnrOFiltStepMult_SHIFT)
#define LCNPHY_htAgcBkOff_40_hsnrOFiltStepShft_SHIFT	10
#define LCNPHY_htAgcBkOff_40_hsnrOFiltStepShft_MASK	(0x7 << LCNPHY_htAgcBkOff_40_hsnrOFiltStepShft_SHIFT)

/* Bits in LCNPHY_htAgcBkOff */
#define LCNPHY_htAgcBkOff_htAgcDataModeBkOff_SHIFT	0
#define LCNPHY_htAgcBkOff_htAgcDataModeBkOff_MASK	(0x1f << LCNPHY_htAgcBkOff_htAgcDataModeBkOff_SHIFT)

/* Bits in LCNPHY_sgiWin_20 */
#define LCNPHY_sgiWin_20_sgiWinOffset1_SHIFT	0
#define LCNPHY_sgiWin_20_sgiWinOffset1_MASK	(0xf << LCNPHY_sgiWin_20_sgiWinOffset1_SHIFT)
#define LCNPHY_sgiWin_20_sgiWinOffset2_SHIFT	4
#define LCNPHY_sgiWin_20_sgiWinOffset2_MASK	(0xf << LCNPHY_sgiWin_20_sgiWinOffset2_SHIFT)
#define LCNPHY_sgiWin_20_sgiWinOffset3_SHIFT	8
#define LCNPHY_sgiWin_20_sgiWinOffset3_MASK	(0xf << LCNPHY_sgiWin_20_sgiWinOffset3_SHIFT)
#define LCNPHY_sgiWin_20_sgiWinOffset4_SHIFT	12
#define LCNPHY_sgiWin_20_sgiWinOffset4_MASK	(0xf << LCNPHY_sgiWin_20_sgiWinOffset4_SHIFT)

/* Bits in LCNPHY_sgiGain1_20 */
#define LCNPHY_sgiGain1_20_sgiGainOffset1_SHIFT	0
#define LCNPHY_sgiGain1_20_sgiGainOffset1_MASK	(0xff << LCNPHY_sgiGain1_20_sgiGainOffset1_SHIFT)
#define LCNPHY_sgiGain1_20_sgiGainOffset2_SHIFT	8
#define LCNPHY_sgiGain1_20_sgiGainOffset2_MASK	(0xff << LCNPHY_sgiGain1_20_sgiGainOffset2_SHIFT)

/* Bits in LCNPHY_sgiGain2_20 */
#define LCNPHY_sgiGain2_20_sgiGainOffset3_SHIFT	0
#define LCNPHY_sgiGain2_20_sgiGainOffset3_MASK	(0xff << LCNPHY_sgiGain2_20_sgiGainOffset3_SHIFT)
#define LCNPHY_sgiGain2_20_sgiGainOffset4_SHIFT	8
#define LCNPHY_sgiGain2_20_sgiGainOffset4_MASK	(0xff << LCNPHY_sgiGain2_20_sgiGainOffset4_SHIFT)

/* Bits in LCNPHY_rate_mrc_reg_20 */
#define LCNPHY_rate_mrc_reg_20_rateBsdMrcThrshAnt0_SHIFT	0
#define LCNPHY_rate_mrc_reg_20_rateBsdMrcThrshAnt0_MASK	(0xff << LCNPHY_rate_mrc_reg_20_rateBsdMrcThrshAnt0_SHIFT)
#define LCNPHY_rate_mrc_reg_20_rateBsdMrcThrshAnt1_SHIFT	8
#define LCNPHY_rate_mrc_reg_20_rateBsdMrcThrshAnt1_MASK	(0xff << LCNPHY_rate_mrc_reg_20_rateBsdMrcThrshAnt1_SHIFT)

/* Bits in LCNPHY_twentyULDebug */
#define LCNPHY_twentyULDebug_mux20ULDebug_SHIFT	0
#define LCNPHY_twentyULDebug_mux20ULDebug_MASK	(0x1 << LCNPHY_twentyULDebug_mux20ULDebug_SHIFT)
#define LCNPHY_twentyULDebug_debugOnly20UL_SHIFT	1
#define LCNPHY_twentyULDebug_debugOnly20UL_MASK	(0x3 << LCNPHY_twentyULDebug_debugOnly20UL_SHIFT)

/* Bits in LCNPHY_fixedGainReg1 */
#define LCNPHY_fixedGainReg1_hackGainDecision_SHIFT	0
#define LCNPHY_fixedGainReg1_hackGainDecision_MASK	(0x1 << LCNPHY_fixedGainReg1_hackGainDecision_SHIFT)
#define LCNPHY_fixedGainReg1_hackedSt4to5Gain_SHIFT	1
#define LCNPHY_fixedGainReg1_hackedSt4to5Gain_MASK	(0xff << LCNPHY_fixedGainReg1_hackedSt4to5Gain_SHIFT)

/* Bits in LCNPHY_fixedGainReg2 */
#define LCNPHY_fixedGainReg2_hackedSt1to6Gain_SHIFT	0
#define LCNPHY_fixedGainReg2_hackedSt1to6Gain_MASK	(0xff << LCNPHY_fixedGainReg2_hackedSt1to6Gain_SHIFT)
#define LCNPHY_fixedGainReg2_hackedSt1to7Gain_SHIFT	8
#define LCNPHY_fixedGainReg2_hackedSt1to7Gain_MASK	(0xff << LCNPHY_fixedGainReg2_hackedSt1to7Gain_SHIFT)

/* Bits in LCNPHY_bphyacireg */
#define LCNPHY_bphyacireg_enBphyAciFilt_SHIFT	0
#define LCNPHY_bphyacireg_enBphyAciFilt_MASK	(0x1 << LCNPHY_bphyacireg_enBphyAciFilt_SHIFT)
#define LCNPHY_bphyacireg_bphyFiltBypass_SHIFT	1
#define LCNPHY_bphyacireg_bphyFiltBypass_MASK	(0x1 << LCNPHY_bphyacireg_bphyFiltBypass_SHIFT)
#define LCNPHY_bphyacireg_enDmdBphyAciFilt_SHIFT	2
#define LCNPHY_bphyacireg_enDmdBphyAciFilt_MASK	(0x1 << LCNPHY_bphyacireg_enDmdBphyAciFilt_SHIFT)
#define LCNPHY_bphyacireg_bphyDmdFiltBypass_SHIFT	3
#define LCNPHY_bphyacireg_bphyDmdFiltBypass_MASK	(0x1 << LCNPHY_bphyacireg_bphyDmdFiltBypass_SHIFT)

/* Bits in LCNPHY_diversityReg */
#define LCNPHY_diversityReg_ofdmDivCnfrmCnt_SHIFT	0
#define LCNPHY_diversityReg_ofdmDivCnfrmCnt_MASK	(0xff << LCNPHY_diversityReg_ofdmDivCnfrmCnt_SHIFT)
#define LCNPHY_diversityReg_dsssDivTmOutCnt_SHIFT	8
#define LCNPHY_diversityReg_dsssDivTmOutCnt_MASK	(0xff << LCNPHY_diversityReg_dsssDivTmOutCnt_SHIFT)

/* Bits in LCNPHY_txTailCountValue40MHZ */
#define LCNPHY_txTailCountValue40MHZ_TailCountValue40Mhz_SHIFT	0
#define LCNPHY_txTailCountValue40MHZ_TailCountValue40Mhz_MASK	(0xff << LCNPHY_txTailCountValue40MHZ_TailCountValue40Mhz_SHIFT)

/* Bits in LCNPHY_BphyControl6 */
#define LCNPHY_BphyControl6_bphyCrsCntLngValue40Mhz_SHIFT	0
#define LCNPHY_BphyControl6_bphyCrsCntLngValue40Mhz_MASK	(0xff << LCNPHY_BphyControl6_bphyCrsCntLngValue40Mhz_SHIFT)
#define LCNPHY_BphyControl6_bphyCrsCntShtValue40Mhz_SHIFT	8
#define LCNPHY_BphyControl6_bphyCrsCntShtValue40Mhz_MASK	(0xff << LCNPHY_BphyControl6_bphyCrsCntShtValue40Mhz_SHIFT)

/* Bits in LCNPHY_rifstimeout40mhz1Sym */
#define LCNPHY_rifstimeout40mhz1Sym_rifsStTimeout40Gf_SHIFT	0
#define LCNPHY_rifstimeout40mhz1Sym_rifsStTimeout40Gf_MASK	(0xff << LCNPHY_rifstimeout40mhz1Sym_rifsStTimeout40Gf_SHIFT)
#define LCNPHY_rifstimeout40mhz1Sym_rifsStTimeout40Leg_SHIFT	8
#define LCNPHY_rifstimeout40mhz1Sym_rifsStTimeout40Leg_MASK	(0xff << LCNPHY_rifstimeout40mhz1Sym_rifsStTimeout40Leg_SHIFT)

/* Bits in LCNPHY_rifstimeout40mhzBw */
#define LCNPHY_rifstimeout40mhzBw_rifsStTimeout40MhzBw_SHIFT	0
#define LCNPHY_rifstimeout40mhzBw_rifsStTimeout40MhzBw_MASK	(0xff << LCNPHY_rifstimeout40mhzBw_rifsStTimeout40MhzBw_SHIFT)
#define LCNPHY_rifstimeout40mhzBw_rifsStTimeout40LegSixMbps_SHIFT	8
#define LCNPHY_rifstimeout40mhzBw_rifsStTimeout40LegSixMbps_MASK	(0xff << LCNPHY_rifstimeout40mhzBw_rifsStTimeout40LegSixMbps_SHIFT)

/* Bits in LCNPHY_pktfsmctrl */
#define LCNPHY_pktfsmctrl_dmdStExitEn_SHIFT	0
#define LCNPHY_pktfsmctrl_dmdStExitEn_MASK	(0x1 << LCNPHY_pktfsmctrl_dmdStExitEn_SHIFT)
#define LCNPHY_pktfsmctrl_lowPowerAbrtDsblEn_SHIFT	1
#define LCNPHY_pktfsmctrl_lowPowerAbrtDsblEn_MASK	(0x1 << LCNPHY_pktfsmctrl_lowPowerAbrtDsblEn_SHIFT)
#define LCNPHY_pktfsmctrl_rifsDetectionEn_SHIFT	2
#define LCNPHY_pktfsmctrl_rifsDetectionEn_MASK	(0x1 << LCNPHY_pktfsmctrl_rifsDetectionEn_SHIFT)
#define LCNPHY_pktfsmctrl_dmdRstStAbrtDsblRst_SHIFT	3
#define LCNPHY_pktfsmctrl_dmdRstStAbrtDsblRst_MASK	(0x1 << LCNPHY_pktfsmctrl_dmdRstStAbrtDsblRst_SHIFT)

/* Bits in LCNPHY_ed_timeoutValue_2 */
#define LCNPHY_ed_timeoutValue_2_edtimeoutDmdRstExit_SHIFT	0
#define LCNPHY_ed_timeoutValue_2_edtimeoutDmdRstExit_MASK	(0xffff << LCNPHY_ed_timeoutValue_2_edtimeoutDmdRstExit_SHIFT)

/* Bits in LCNPHY_papd_control3 */
#define LCNPHY_papd_control3_papdcal_dout_phase40Mhz_SHIFT	0
#define LCNPHY_papd_control3_papdcal_dout_phase40Mhz_MASK	(0x1 << LCNPHY_papd_control3_papdcal_dout_phase40Mhz_SHIFT)
#define LCNPHY_papd_control3_retain_sync_taps_SHIFT	1
#define LCNPHY_papd_control3_retain_sync_taps_MASK	(0x1 << LCNPHY_papd_control3_retain_sync_taps_SHIFT)
#define LCNPHY_papd_control3_adc_iq_swap_SHIFT	2
#define LCNPHY_papd_control3_adc_iq_swap_MASK	(0x1 << LCNPHY_papd_control3_adc_iq_swap_SHIFT)

/* Bits in LCNPHY_rxmacifAbrtCtrl1 */
#define LCNPHY_rxmacifAbrtCtrl1_immAbort_SHIFT	0
#define LCNPHY_rxmacifAbrtCtrl1_immAbort_MASK	(0x1 << LCNPHY_rxmacifAbrtCtrl1_immAbort_SHIFT)
#define LCNPHY_rxmacifAbrtCtrl1_symbolDoneWait_SHIFT	1
#define LCNPHY_rxmacifAbrtCtrl1_symbolDoneWait_MASK	(0x1 << LCNPHY_rxmacifAbrtCtrl1_symbolDoneWait_SHIFT)
#define LCNPHY_rxmacifAbrtCtrl1_sendDummyHdrStat_SHIFT	2
#define LCNPHY_rxmacifAbrtCtrl1_sendDummyHdrStat_MASK	(0x1 << LCNPHY_rxmacifAbrtCtrl1_sendDummyHdrStat_SHIFT)

/* Bits in LCNPHY_rxmacifAbrtHdr3_1 */
#define LCNPHY_rxmacifAbrtHdr3_1_dummyHdr3_0_SHIFT	0
#define LCNPHY_rxmacifAbrtHdr3_1_dummyHdr3_0_MASK	(0xff << LCNPHY_rxmacifAbrtHdr3_1_dummyHdr3_0_SHIFT)
#define LCNPHY_rxmacifAbrtHdr3_1_dummyHdr3_1_SHIFT	8
#define LCNPHY_rxmacifAbrtHdr3_1_dummyHdr3_1_MASK	(0xff << LCNPHY_rxmacifAbrtHdr3_1_dummyHdr3_1_SHIFT)

/* Bits in LCNPHY_rxmacifAbrtHdr3_2 */
#define LCNPHY_rxmacifAbrtHdr3_2_dummyHdr3_2_SHIFT	0
#define LCNPHY_rxmacifAbrtHdr3_2_dummyHdr3_2_MASK	(0xff << LCNPHY_rxmacifAbrtHdr3_2_dummyHdr3_2_SHIFT)

/* Bits in LCNPHY_rxmacifAbrtHdr6_1 */
#define LCNPHY_rxmacifAbrtHdr6_1_dummyHdr6_0_SHIFT	0
#define LCNPHY_rxmacifAbrtHdr6_1_dummyHdr6_0_MASK	(0xff << LCNPHY_rxmacifAbrtHdr6_1_dummyHdr6_0_SHIFT)
#define LCNPHY_rxmacifAbrtHdr6_1_dummyHdr6_1_SHIFT	8
#define LCNPHY_rxmacifAbrtHdr6_1_dummyHdr6_1_MASK	(0xff << LCNPHY_rxmacifAbrtHdr6_1_dummyHdr6_1_SHIFT)

/* Bits in LCNPHY_rxmacifAbrtHdr6_2 */
#define LCNPHY_rxmacifAbrtHdr6_2_dummyHdr6_2_SHIFT	0
#define LCNPHY_rxmacifAbrtHdr6_2_dummyHdr6_2_MASK	(0xff << LCNPHY_rxmacifAbrtHdr6_2_dummyHdr6_2_SHIFT)
#define LCNPHY_rxmacifAbrtHdr6_2_dummyHdr6_3_SHIFT	8
#define LCNPHY_rxmacifAbrtHdr6_2_dummyHdr6_3_MASK	(0xff << LCNPHY_rxmacifAbrtHdr6_2_dummyHdr6_3_SHIFT)

/* Bits in LCNPHY_rxmacifAbrtHdr6_3 */
#define LCNPHY_rxmacifAbrtHdr6_3_dummyHdr6_4_SHIFT	0
#define LCNPHY_rxmacifAbrtHdr6_3_dummyHdr6_4_MASK	(0xff << LCNPHY_rxmacifAbrtHdr6_3_dummyHdr6_4_SHIFT)
#define LCNPHY_rxmacifAbrtHdr6_3_dummyHdr6_5_SHIFT	8
#define LCNPHY_rxmacifAbrtHdr6_3_dummyHdr6_5_MASK	(0xff << LCNPHY_rxmacifAbrtHdr6_3_dummyHdr6_5_SHIFT)

/* Bits in LCNPHY_rxmacifStat_1 */
#define LCNPHY_rxmacifStat_1_dummyStatus_0_SHIFT	0
#define LCNPHY_rxmacifStat_1_dummyStatus_0_MASK	(0xff << LCNPHY_rxmacifStat_1_dummyStatus_0_SHIFT)
#define LCNPHY_rxmacifStat_1_dummyStatus_1_SHIFT	8
#define LCNPHY_rxmacifStat_1_dummyStatus_1_MASK	(0xff << LCNPHY_rxmacifStat_1_dummyStatus_1_SHIFT)

/* Bits in LCNPHY_rxmacifStat_2 */
#define LCNPHY_rxmacifStat_2_dummyStatus_2_SHIFT	0
#define LCNPHY_rxmacifStat_2_dummyStatus_2_MASK	(0xff << LCNPHY_rxmacifStat_2_dummyStatus_2_SHIFT)
#define LCNPHY_rxmacifStat_2_dummyStatus_3_SHIFT	8
#define LCNPHY_rxmacifStat_2_dummyStatus_3_MASK	(0xff << LCNPHY_rxmacifStat_2_dummyStatus_3_SHIFT)

/* Bits in LCNPHY_rxmacifStat_3 */
#define LCNPHY_rxmacifStat_3_dummyStatus_4_SHIFT	0
#define LCNPHY_rxmacifStat_3_dummyStatus_4_MASK	(0xff << LCNPHY_rxmacifStat_3_dummyStatus_4_SHIFT)
#define LCNPHY_rxmacifStat_3_dummyStatus_5_SHIFT	8
#define LCNPHY_rxmacifStat_3_dummyStatus_5_MASK	(0xff << LCNPHY_rxmacifStat_3_dummyStatus_5_SHIFT)

/* Bits in LCNPHY_rxmacifStat_4 */
#define LCNPHY_rxmacifStat_4_dummyStatus_6_SHIFT	0
#define LCNPHY_rxmacifStat_4_dummyStatus_6_MASK	(0xff << LCNPHY_rxmacifStat_4_dummyStatus_6_SHIFT)
#define LCNPHY_rxmacifStat_4_dummyStatus_7_SHIFT	8
#define LCNPHY_rxmacifStat_4_dummyStatus_7_MASK	(0xff << LCNPHY_rxmacifStat_4_dummyStatus_7_SHIFT)

/* Bits in LCNPHY_headerDoneSampleCount */
#define LCNPHY_headerDoneSampleCount_hdrDoneSmplCnt_SHIFT	0
#define LCNPHY_headerDoneSampleCount_hdrDoneSmplCnt_MASK	(0x7f << LCNPHY_headerDoneSampleCount_hdrDoneSmplCnt_SHIFT)

/* Bits in LCNPHY_radarselect */
#define LCNPHY_radarselect_radarDataSel_SHIFT	0
#define LCNPHY_radarselect_radarDataSel_MASK	(0x3 << LCNPHY_radarselect_radarDataSel_SHIFT)
#define LCNPHY_radarselect_radarDataPhase_SHIFT	2
#define LCNPHY_radarselect_radarDataPhase_MASK	(0x1 << LCNPHY_radarselect_radarDataPhase_SHIFT)

/* Bits in LCNPHY_sslpnphy40mhzClkCtrl */
#define LCNPHY_sslpnphy40mhzClkCtrl_crs20UClkEn_SHIFT	0
#define LCNPHY_sslpnphy40mhzClkCtrl_crs20UClkEn_MASK	(0x1 << LCNPHY_sslpnphy40mhzClkCtrl_crs20UClkEn_SHIFT)
#define LCNPHY_sslpnphy40mhzClkCtrl_crs20LClkEn_SHIFT	1
#define LCNPHY_sslpnphy40mhzClkCtrl_crs20LClkEn_MASK	(0x1 << LCNPHY_sslpnphy40mhzClkCtrl_crs20LClkEn_SHIFT)
#define LCNPHY_sslpnphy40mhzClkCtrl_forceCrs20UClk80On_SHIFT	2
#define LCNPHY_sslpnphy40mhzClkCtrl_forceCrs20UClk80On_MASK	(0x1 << LCNPHY_sslpnphy40mhzClkCtrl_forceCrs20UClk80On_SHIFT)
#define LCNPHY_sslpnphy40mhzClkCtrl_forceCrs20LClk80On_SHIFT	3
#define LCNPHY_sslpnphy40mhzClkCtrl_forceCrs20LClk80On_MASK	(0x1 << LCNPHY_sslpnphy40mhzClkCtrl_forceCrs20LClk80On_SHIFT)

/* Bits in LCNPHY_ht_tap0_i */
#define LCNPHY_ht_tap0_i_ht_tap0_i_SHIFT	0
#define LCNPHY_ht_tap0_i_ht_tap0_i_MASK	(0x3ff << LCNPHY_ht_tap0_i_ht_tap0_i_SHIFT)

/* Bits in LCNPHY_ht_tap1_i */
#define LCNPHY_ht_tap1_i_ht_tap1_i_SHIFT	0
#define LCNPHY_ht_tap1_i_ht_tap1_i_MASK	(0x3ff << LCNPHY_ht_tap1_i_ht_tap1_i_SHIFT)

/* Bits in LCNPHY_ht_tap2_i */
#define LCNPHY_ht_tap2_i_ht_tap2_i_SHIFT	0
#define LCNPHY_ht_tap2_i_ht_tap2_i_MASK	(0x3ff << LCNPHY_ht_tap2_i_ht_tap2_i_SHIFT)

/* Bits in LCNPHY_ht_tap3_i */
#define LCNPHY_ht_tap3_i_ht_tap3_i_SHIFT	0
#define LCNPHY_ht_tap3_i_ht_tap3_i_MASK	(0x3ff << LCNPHY_ht_tap3_i_ht_tap3_i_SHIFT)

/* Bits in LCNPHY_ht_tap4_i */
#define LCNPHY_ht_tap4_i_ht_tap4_i_SHIFT	0
#define LCNPHY_ht_tap4_i_ht_tap4_i_MASK	(0x3ff << LCNPHY_ht_tap4_i_ht_tap4_i_SHIFT)

/* Bits in LCNPHY_ht_tap0_q */
#define LCNPHY_ht_tap0_q_ht_tap0_q_SHIFT	0
#define LCNPHY_ht_tap0_q_ht_tap0_q_MASK	(0x3ff << LCNPHY_ht_tap0_q_ht_tap0_q_SHIFT)

/* Bits in LCNPHY_ht_tap1_q */
#define LCNPHY_ht_tap1_q_ht_tap1_q_SHIFT	0
#define LCNPHY_ht_tap1_q_ht_tap1_q_MASK	(0x3ff << LCNPHY_ht_tap1_q_ht_tap1_q_SHIFT)

/* Bits in LCNPHY_ht_tap2_q */
#define LCNPHY_ht_tap2_q_ht_tap2_q_SHIFT	0
#define LCNPHY_ht_tap2_q_ht_tap2_q_MASK	(0x3ff << LCNPHY_ht_tap2_q_ht_tap2_q_SHIFT)

/* Bits in LCNPHY_ht_tap3_q */
#define LCNPHY_ht_tap3_q_ht_tap3_q_SHIFT	0
#define LCNPHY_ht_tap3_q_ht_tap3_q_MASK	(0x3ff << LCNPHY_ht_tap3_q_ht_tap3_q_SHIFT)

/* Bits in LCNPHY_ht_tap4_q */
#define LCNPHY_ht_tap4_q_ht_tap4_q_SHIFT	0
#define LCNPHY_ht_tap4_q_ht_tap4_q_MASK	(0x3ff << LCNPHY_ht_tap4_q_ht_tap4_q_SHIFT)

/* Bits in LCNPHY_txfiltctrl */
#define LCNPHY_txfiltctrl_realfiltenable_SHIFT	0
#define LCNPHY_txfiltctrl_realfiltenable_MASK	(0x1 << LCNPHY_txfiltctrl_realfiltenable_SHIFT)
#define LCNPHY_txfiltctrl_txcomplexfiltb4papd_SHIFT	1
#define LCNPHY_txfiltctrl_txcomplexfiltb4papd_MASK	(0x1 << LCNPHY_txfiltctrl_txcomplexfiltb4papd_SHIFT)

/* Bits in LCNPHY_txfefilterconfig */
#define LCNPHY_txfefilterconfig_cck_realfilten_SHIFT	0
#define LCNPHY_txfefilterconfig_cck_realfilten_MASK	(0x1 << LCNPHY_txfefilterconfig_cck_realfilten_SHIFT)
#define LCNPHY_txfefilterconfig_cck_cmpxfilten_SHIFT	1
#define LCNPHY_txfefilterconfig_cck_cmpxfilten_MASK	(0x1 << LCNPHY_txfefilterconfig_cck_cmpxfilten_SHIFT)
#define LCNPHY_txfefilterconfig_cck_papden_SHIFT	2
#define LCNPHY_txfefilterconfig_cck_papden_MASK	(0x1 << LCNPHY_txfefilterconfig_cck_papden_SHIFT)
#define LCNPHY_txfefilterconfig_cck_cmpxfiltpos_SHIFT	3
#define LCNPHY_txfefilterconfig_cck_cmpxfiltpos_MASK	(0x1 << LCNPHY_txfefilterconfig_cck_cmpxfiltpos_SHIFT)
#define LCNPHY_txfefilterconfig_ofdm_realfilten_SHIFT	4
#define LCNPHY_txfefilterconfig_ofdm_realfilten_MASK	(0x1 << LCNPHY_txfefilterconfig_ofdm_realfilten_SHIFT)
#define LCNPHY_txfefilterconfig_ofdm_cmpxfilten_SHIFT	5
#define LCNPHY_txfefilterconfig_ofdm_cmpxfilten_MASK	(0x1 << LCNPHY_txfefilterconfig_ofdm_cmpxfilten_SHIFT)
#define LCNPHY_txfefilterconfig_ofdm_papden_SHIFT	6
#define LCNPHY_txfefilterconfig_ofdm_papden_MASK	(0x1 << LCNPHY_txfefilterconfig_ofdm_papden_SHIFT)
#define LCNPHY_txfefilterconfig_ofdm_cmpxfiltpos_SHIFT	7
#define LCNPHY_txfefilterconfig_ofdm_cmpxfiltpos_MASK	(0x1 << LCNPHY_txfefilterconfig_ofdm_cmpxfiltpos_SHIFT)
#define LCNPHY_txfefilterconfig_ht_realfilten_SHIFT	8
#define LCNPHY_txfefilterconfig_ht_realfilten_MASK	(0x1 << LCNPHY_txfefilterconfig_ht_realfilten_SHIFT)
#define LCNPHY_txfefilterconfig_ht_cmpxfilten_SHIFT	9
#define LCNPHY_txfefilterconfig_ht_cmpxfilten_MASK	(0x1 << LCNPHY_txfefilterconfig_ht_cmpxfilten_SHIFT)
#define LCNPHY_txfefilterconfig_ht_papden_SHIFT	10
#define LCNPHY_txfefilterconfig_ht_papden_MASK	(0x1 << LCNPHY_txfefilterconfig_ht_papden_SHIFT)
#define LCNPHY_txfefilterconfig_ht_cmpxfiltpos_SHIFT	11
#define LCNPHY_txfefilterconfig_ht_cmpxfiltpos_MASK	(0x1 << LCNPHY_txfefilterconfig_ht_cmpxfiltpos_SHIFT)
#define LCNPHY_txfefilterconfig_realfilt_use_ofdmcoef_4ht_SHIFT	12
#define LCNPHY_txfefilterconfig_realfilt_use_ofdmcoef_4ht_MASK	(0x1 << LCNPHY_txfefilterconfig_realfilt_use_ofdmcoef_4ht_SHIFT)
#define LCNPHY_txfefilterconfig_cmpxfilt_use_ofdmcoef_4ht_SHIFT	13
#define LCNPHY_txfefilterconfig_cmpxfilt_use_ofdmcoef_4ht_MASK	(0x1 << LCNPHY_txfefilterconfig_cmpxfilt_use_ofdmcoef_4ht_SHIFT)

/* Bits in LCNPHY_txfefilterctrl */
#define LCNPHY_txfefilterctrl_txfefilterconfig_en_SHIFT	0
#define LCNPHY_txfefilterctrl_txfefilterconfig_en_MASK	(0x1 << LCNPHY_txfefilterctrl_txfefilterconfig_en_SHIFT)

/* Bits in LCNPHY_sslpnphy40_gpio_out_en_19_16 */
#define LCNPHY_sslpnphy40_gpio_out_en_19_16_sslpnphy40_gpio_out_en_19_16_SHIFT	0
#define LCNPHY_sslpnphy40_gpio_out_en_19_16_sslpnphy40_gpio_out_en_19_16_MASK	(0xf << LCNPHY_sslpnphy40_gpio_out_en_19_16_sslpnphy40_gpio_out_en_19_16_SHIFT)

/* Bits in LCNPHY_sslpnphy40_gpio_cfg */
#define LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio_mode_SHIFT	0
#define LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio_mode_MASK	(0x3 << LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio_mode_SHIFT)
#define LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio16_gpio35_clk_sel_SHIFT	2
#define LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio16_gpio35_clk_sel_MASK	(0x1 << LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio16_gpio35_clk_sel_SHIFT)
#define LCNPHY_sslpnphy40_gpio_cfg_force_debug_clk_on_gpio_SHIFT	3
#define LCNPHY_sslpnphy40_gpio_cfg_force_debug_clk_on_gpio_MASK	(0x1 << LCNPHY_sslpnphy40_gpio_cfg_force_debug_clk_on_gpio_SHIFT)
#define LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio_mode2_sel_ovr_SHIFT	4
#define LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio_mode2_sel_ovr_MASK	(0x1 << LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio_mode2_sel_ovr_SHIFT)
#define LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio_mode2_bytes_sel_SHIFT	5
#define LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio_mode2_bytes_sel_MASK	(0x1 << LCNPHY_sslpnphy40_gpio_cfg_sslpnphy40_gpio_mode2_bytes_sel_SHIFT)

/* Bits in LCNPHY_sslpnphy40_soft_reset */
#define LCNPHY_sslpnphy40_soft_reset_samp_coll_soft_reset_SHIFT	0
#define LCNPHY_sslpnphy40_soft_reset_samp_coll_soft_reset_MASK	(0x1 << LCNPHY_sslpnphy40_soft_reset_samp_coll_soft_reset_SHIFT)
#define LCNPHY_sslpnphy40_soft_reset_gpio_soft_reset_SHIFT	1
#define LCNPHY_sslpnphy40_soft_reset_gpio_soft_reset_MASK	(0x1 << LCNPHY_sslpnphy40_soft_reset_gpio_soft_reset_SHIFT)

/* Bits in LCNPHY_TxPwrCtrlStatusNew5 */
#define LCNPHY_TxPwrCtrlStatusNew5_deltaPwrValid_SHIFT	15
#define LCNPHY_TxPwrCtrlStatusNew5_deltaPwrValid_MASK	(0x1 << LCNPHY_TxPwrCtrlStatusNew5_deltaPwrValid_SHIFT)
#define LCNPHY_TxPwrCtrlStatusNew5_deltaPwr_SHIFT	0
#define LCNPHY_TxPwrCtrlStatusNew5_deltaPwr_MASK	(0x1ff << LCNPHY_TxPwrCtrlStatusNew5_deltaPwr_SHIFT)

/* Bits in LCNPHY_statusWaitCtrl */
#define LCNPHY_statusWaitCtrl_goToStatusWait_SHIFT	0
#define LCNPHY_statusWaitCtrl_goToStatusWait_MASK	(0x1 << LCNPHY_statusWaitCtrl_goToStatusWait_SHIFT)
#define LCNPHY_statusWaitCtrl_statusWaitVal_SHIFT	1
#define LCNPHY_statusWaitCtrl_statusWaitVal_MASK	(0x7 << LCNPHY_statusWaitCtrl_statusWaitVal_SHIFT)
#define LCNPHY_statusWaitCtrl_oldPhyCrsLogic_SHIFT	4
#define LCNPHY_statusWaitCtrl_oldPhyCrsLogic_MASK	(0x1 << LCNPHY_statusWaitCtrl_oldPhyCrsLogic_SHIFT)

/* Bits in LCNPHY_sslpnHaltCtrl */
#define LCNPHY_sslpnHaltCtrl_haltModeClkEn_SHIFT	0
#define LCNPHY_sslpnHaltCtrl_haltModeClkEn_MASK	(0x1 << LCNPHY_sslpnHaltCtrl_haltModeClkEn_SHIFT)
#define LCNPHY_sslpnHaltCtrl_phyMasterClkEn_SHIFT	1
#define LCNPHY_sslpnHaltCtrl_phyMasterClkEn_MASK	(0x1 << LCNPHY_sslpnHaltCtrl_phyMasterClkEn_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg0A1 */
#define LCNPHY_txfilt20CoeffStg0A1_ak1_SHIFT	0
#define LCNPHY_txfilt20CoeffStg0A1_ak1_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg0A1_ak1_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg0A2 */
#define LCNPHY_txfilt20CoeffStg0A2_ak2_SHIFT	0
#define LCNPHY_txfilt20CoeffStg0A2_ak2_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg0A2_ak2_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg1A1 */
#define LCNPHY_txfilt20CoeffStg1A1_ak1_SHIFT	0
#define LCNPHY_txfilt20CoeffStg1A1_ak1_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg1A1_ak1_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg1A2 */
#define LCNPHY_txfilt20CoeffStg1A2_ak2_SHIFT	0
#define LCNPHY_txfilt20CoeffStg1A2_ak2_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg1A2_ak2_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg2A1 */
#define LCNPHY_txfilt20CoeffStg2A1_ak1_SHIFT	0
#define LCNPHY_txfilt20CoeffStg2A1_ak1_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg2A1_ak1_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg2A2 */
#define LCNPHY_txfilt20CoeffStg2A2_ak2_SHIFT	0
#define LCNPHY_txfilt20CoeffStg2A2_ak2_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg2A2_ak2_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg0B1 */
#define LCNPHY_txfilt20CoeffStg0B1_bk1_SHIFT	0
#define LCNPHY_txfilt20CoeffStg0B1_bk1_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg0B1_bk1_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg0B2 */
#define LCNPHY_txfilt20CoeffStg0B2_bk2_SHIFT	0
#define LCNPHY_txfilt20CoeffStg0B2_bk2_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg0B2_bk2_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg0B3 */
#define LCNPHY_txfilt20CoeffStg0B3_bk3_SHIFT	0
#define LCNPHY_txfilt20CoeffStg0B3_bk3_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg0B3_bk3_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg1B1 */
#define LCNPHY_txfilt20CoeffStg1B1_bk1_SHIFT	0
#define LCNPHY_txfilt20CoeffStg1B1_bk1_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg1B1_bk1_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg1B2 */
#define LCNPHY_txfilt20CoeffStg1B2_bk2_SHIFT	0
#define LCNPHY_txfilt20CoeffStg1B2_bk2_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg1B2_bk2_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg1B3 */
#define LCNPHY_txfilt20CoeffStg1B3_bk3_SHIFT	0
#define LCNPHY_txfilt20CoeffStg1B3_bk3_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg1B3_bk3_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg2B1 */
#define LCNPHY_txfilt20CoeffStg2B1_bk1_SHIFT	0
#define LCNPHY_txfilt20CoeffStg2B1_bk1_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg2B1_bk1_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg2B2 */
#define LCNPHY_txfilt20CoeffStg2B2_bk2_SHIFT	0
#define LCNPHY_txfilt20CoeffStg2B2_bk2_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg2B2_bk2_SHIFT)

/* Bits in LCNPHY_txfilt20CoeffStg2B3 */
#define LCNPHY_txfilt20CoeffStg2B3_bk3_SHIFT	0
#define LCNPHY_txfilt20CoeffStg2B3_bk3_MASK	(0x7ff << LCNPHY_txfilt20CoeffStg2B3_bk3_SHIFT)

/* Bits in LCNPHY_txfilt20Stg1Shft */
#define LCNPHY_txfilt20Stg1Shft_shft_SHIFT	0
#define LCNPHY_txfilt20Stg1Shft_shft_MASK	(0x1 << LCNPHY_txfilt20Stg1Shft_shft_SHIFT)

/* Bits in LCNPHY_ccktxfilt20Stg1Shft */
#define LCNPHY_ccktxfilt20Stg1Shft_shft_SHIFT	0
#define LCNPHY_ccktxfilt20Stg1Shft_shft_MASK	(0x1 << LCNPHY_ccktxfilt20Stg1Shft_shft_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg0A1 */
#define LCNPHY_ccktxfilt20CoeffStg0A1_ak1_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg0A1_ak1_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg0A1_ak1_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg0A2 */
#define LCNPHY_ccktxfilt20CoeffStg0A2_ak2_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg0A2_ak2_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg0A2_ak2_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg1A1 */
#define LCNPHY_ccktxfilt20CoeffStg1A1_ak1_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg1A1_ak1_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg1A1_ak1_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg1A2 */
#define LCNPHY_ccktxfilt20CoeffStg1A2_ak2_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg1A2_ak2_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg1A2_ak2_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg2A1 */
#define LCNPHY_ccktxfilt20CoeffStg2A1_ak1_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg2A1_ak1_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg2A1_ak1_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg2A2 */
#define LCNPHY_ccktxfilt20CoeffStg2A2_ak2_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg2A2_ak2_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg2A2_ak2_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg0B1 */
#define LCNPHY_ccktxfilt20CoeffStg0B1_bk1_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg0B1_bk1_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg0B1_bk1_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg0B2 */
#define LCNPHY_ccktxfilt20CoeffStg0B2_bk2_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg0B2_bk2_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg0B2_bk2_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg0B3 */
#define LCNPHY_ccktxfilt20CoeffStg0B3_bk3_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg0B3_bk3_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg0B3_bk3_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg1B1 */
#define LCNPHY_ccktxfilt20CoeffStg1B1_bk1_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg1B1_bk1_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg1B1_bk1_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg1B2 */
#define LCNPHY_ccktxfilt20CoeffStg1B2_bk2_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg1B2_bk2_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg1B2_bk2_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg1B3 */
#define LCNPHY_ccktxfilt20CoeffStg1B3_bk3_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg1B3_bk3_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg1B3_bk3_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg2B1 */
#define LCNPHY_ccktxfilt20CoeffStg2B1_bk1_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg2B1_bk1_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg2B1_bk1_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg2B2 */
#define LCNPHY_ccktxfilt20CoeffStg2B2_bk2_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg2B2_bk2_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg2B2_bk2_SHIFT)

/* Bits in LCNPHY_ccktxfilt20CoeffStg2B3 */
#define LCNPHY_ccktxfilt20CoeffStg2B3_bk3_SHIFT	0
#define LCNPHY_ccktxfilt20CoeffStg2B3_bk3_MASK	(0x7ff << LCNPHY_ccktxfilt20CoeffStg2B3_bk3_SHIFT)

/* Bits in LCNPHY_lpf_rccal_tbl_1 */
#define LCNPHY_lpf_rccal_tbl_1_small_rx_9_SHIFT	0
#define LCNPHY_lpf_rccal_tbl_1_small_rx_9_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_1_small_rx_9_SHIFT)
#define LCNPHY_lpf_rccal_tbl_1_small_tx_9_SHIFT	5
#define LCNPHY_lpf_rccal_tbl_1_small_tx_9_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_1_small_tx_9_SHIFT)
#define LCNPHY_lpf_rccal_tbl_1_small_rx_18_SHIFT	10
#define LCNPHY_lpf_rccal_tbl_1_small_rx_18_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_1_small_rx_18_SHIFT)

/* Bits in LCNPHY_lpf_rccal_tbl_2 */
#define LCNPHY_lpf_rccal_tbl_2_small_tx_18_SHIFT	0
#define LCNPHY_lpf_rccal_tbl_2_small_tx_18_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_2_small_tx_18_SHIFT)
#define LCNPHY_lpf_rccal_tbl_2_small_tx_12_SHIFT	5
#define LCNPHY_lpf_rccal_tbl_2_small_tx_12_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_2_small_tx_12_SHIFT)
#define LCNPHY_lpf_rccal_tbl_2_small_tx_25_SHIFT	10
#define LCNPHY_lpf_rccal_tbl_2_small_tx_25_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_2_small_tx_25_SHIFT)

/* Bits in LCNPHY_lpf_rccal_tbl_3 */
#define LCNPHY_lpf_rccal_tbl_3_small_tx_39_SHIFT	0
#define LCNPHY_lpf_rccal_tbl_3_small_tx_39_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_3_small_tx_39_SHIFT)
#define LCNPHY_lpf_rccal_tbl_3_big_rx_9_SHIFT	5
#define LCNPHY_lpf_rccal_tbl_3_big_rx_9_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_3_big_rx_9_SHIFT)
#define LCNPHY_lpf_rccal_tbl_3_big_tx_9_SHIFT	10
#define LCNPHY_lpf_rccal_tbl_3_big_tx_9_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_3_big_tx_9_SHIFT)

/* Bits in LCNPHY_lpf_rccal_tbl_4 */
#define LCNPHY_lpf_rccal_tbl_4_big_rx_18_SHIFT	0
#define LCNPHY_lpf_rccal_tbl_4_big_rx_18_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_4_big_rx_18_SHIFT)
#define LCNPHY_lpf_rccal_tbl_4_big_tx_18_SHIFT	5
#define LCNPHY_lpf_rccal_tbl_4_big_tx_18_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_4_big_tx_18_SHIFT)
#define LCNPHY_lpf_rccal_tbl_4_big_tx_12_SHIFT	10
#define LCNPHY_lpf_rccal_tbl_4_big_tx_12_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_4_big_tx_12_SHIFT)

/* Bits in LCNPHY_lpf_rccal_tbl_5 */
#define LCNPHY_lpf_rccal_tbl_5_hpc_rx_9_SHIFT	0
#define LCNPHY_lpf_rccal_tbl_5_hpc_rx_9_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_5_hpc_rx_9_SHIFT)
#define LCNPHY_lpf_rccal_tbl_5_hpc_rx_18_SHIFT	5
#define LCNPHY_lpf_rccal_tbl_5_hpc_rx_18_MASK	(0x1f << LCNPHY_lpf_rccal_tbl_5_hpc_rx_18_SHIFT)

/* Bits in LCNPHY_rfoverride4 */
#define LCNPHY_rfoverride4_lpf_sel_tx_rx_ovr_SHIFT	0
#define LCNPHY_rfoverride4_lpf_sel_tx_rx_ovr_MASK	(0x1 << LCNPHY_rfoverride4_lpf_sel_tx_rx_ovr_SHIFT)
#define LCNPHY_rfoverride4_lpf_pwrup_ovr_SHIFT	1
#define LCNPHY_rfoverride4_lpf_pwrup_ovr_MASK	(0x1 << LCNPHY_rfoverride4_lpf_pwrup_ovr_SHIFT)
#define LCNPHY_rfoverride4_lpf_buf_pwrup_ovr_SHIFT	2
#define LCNPHY_rfoverride4_lpf_buf_pwrup_ovr_MASK	(0x1 << LCNPHY_rfoverride4_lpf_buf_pwrup_ovr_SHIFT)
#define LCNPHY_rfoverride4_lpf_tx_buf_pwrup_ovr_SHIFT	3
#define LCNPHY_rfoverride4_lpf_tx_buf_pwrup_ovr_MASK	(0x1 << LCNPHY_rfoverride4_lpf_tx_buf_pwrup_ovr_SHIFT)
#define LCNPHY_rfoverride4_lpf_dc1_pwrup_ovr_SHIFT	4
#define LCNPHY_rfoverride4_lpf_dc1_pwrup_ovr_MASK	(0x1 << LCNPHY_rfoverride4_lpf_dc1_pwrup_ovr_SHIFT)
#define LCNPHY_rfoverride4_lpf_byp_dc_ovr_SHIFT	5
#define LCNPHY_rfoverride4_lpf_byp_dc_ovr_MASK	(0x1 << LCNPHY_rfoverride4_lpf_byp_dc_ovr_SHIFT)
#define LCNPHY_rfoverride4_lpf_byp_rx_ovr_SHIFT	6
#define LCNPHY_rfoverride4_lpf_byp_rx_ovr_MASK	(0x1 << LCNPHY_rfoverride4_lpf_byp_rx_ovr_SHIFT)
#define LCNPHY_rfoverride4_lpf_byp_tx_ovr_SHIFT	7
#define LCNPHY_rfoverride4_lpf_byp_tx_ovr_MASK	(0x1 << LCNPHY_rfoverride4_lpf_byp_tx_ovr_SHIFT)
#define LCNPHY_rfoverride4_lpf_byp_dac_buf_ovr_SHIFT	8
#define LCNPHY_rfoverride4_lpf_byp_dac_buf_ovr_MASK	(0x1 << LCNPHY_rfoverride4_lpf_byp_dac_buf_ovr_SHIFT)
#define LCNPHY_rfoverride4_trsw_rx_pwrup_ovr_SHIFT	9
#define LCNPHY_rfoverride4_trsw_rx_pwrup_ovr_MASK	(0x1 << LCNPHY_rfoverride4_trsw_rx_pwrup_ovr_SHIFT)
#define LCNPHY_rfoverride4_trsw_tx_pwrup_ovr_SHIFT	10
#define LCNPHY_rfoverride4_trsw_tx_pwrup_ovr_MASK	(0x1 << LCNPHY_rfoverride4_trsw_tx_pwrup_ovr_SHIFT)
#define LCNPHY_rfoverride4_papu_ovr_SHIFT	11
#define LCNPHY_rfoverride4_papu_ovr_MASK	(0x1 << LCNPHY_rfoverride4_papu_ovr_SHIFT)
#define LCNPHY_rfoverride4_papd_cal_path_pwrup_ovr_SHIFT	12
#define LCNPHY_rfoverride4_papd_cal_path_pwrup_ovr_MASK	(0x1 << LCNPHY_rfoverride4_papd_cal_path_pwrup_ovr_SHIFT)
#define LCNPHY_rfoverride4_tx_lpf_bw_ovr_SHIFT	13
#define LCNPHY_rfoverride4_tx_lpf_bw_ovr_MASK	(0x1 << LCNPHY_rfoverride4_tx_lpf_bw_ovr_SHIFT)

/* Bits in LCNPHY_rfoverride4val */
#define LCNPHY_rfoverride4val_lpf_sel_tx_rx_ovr_val_SHIFT	0
#define LCNPHY_rfoverride4val_lpf_sel_tx_rx_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_lpf_sel_tx_rx_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_lpf_pwrup_override_val_SHIFT	1
#define LCNPHY_rfoverride4val_lpf_pwrup_override_val_MASK	(0x1 << LCNPHY_rfoverride4val_lpf_pwrup_override_val_SHIFT)
#define LCNPHY_rfoverride4val_lpf_buf_pwrup_ovr_val_SHIFT	2
#define LCNPHY_rfoverride4val_lpf_buf_pwrup_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_lpf_buf_pwrup_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_lpf_tx_buf_pwrup_ovr_val_SHIFT	3
#define LCNPHY_rfoverride4val_lpf_tx_buf_pwrup_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_lpf_tx_buf_pwrup_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_lpf_dc1_pwrup_ovr_val_SHIFT	4
#define LCNPHY_rfoverride4val_lpf_dc1_pwrup_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_lpf_dc1_pwrup_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_lpf_byp_dc_ovr_val_SHIFT	5
#define LCNPHY_rfoverride4val_lpf_byp_dc_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_lpf_byp_dc_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_lpf_byp_rx_ovr_val_SHIFT	6
#define LCNPHY_rfoverride4val_lpf_byp_rx_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_lpf_byp_rx_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_lpf_byp_tx_ovr_val_SHIFT	7
#define LCNPHY_rfoverride4val_lpf_byp_tx_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_lpf_byp_tx_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_lpf_byp_dac_buf_ovr_val_SHIFT	8
#define LCNPHY_rfoverride4val_lpf_byp_dac_buf_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_lpf_byp_dac_buf_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_trsw_rx_pwrup_ovr_val_SHIFT	9
#define LCNPHY_rfoverride4val_trsw_rx_pwrup_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_trsw_rx_pwrup_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_trsw_tx_pwrup_ovr_val_SHIFT	10
#define LCNPHY_rfoverride4val_trsw_tx_pwrup_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_trsw_tx_pwrup_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_papu_ovr_val_SHIFT	11
#define LCNPHY_rfoverride4val_papu_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_papu_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_papd_cal_path_pwrup_ovr_val_SHIFT	12
#define LCNPHY_rfoverride4val_papd_cal_path_pwrup_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_papd_cal_path_pwrup_ovr_val_SHIFT)
#define LCNPHY_rfoverride4val_tx_lpf_bw_ovr_val_SHIFT	13
#define LCNPHY_rfoverride4val_tx_lpf_bw_ovr_val_MASK	(0x1 << LCNPHY_rfoverride4val_tx_lpf_bw_ovr_val_SHIFT)

/* Bits in LCNPHY_lprfsignallut2 */
#define LCNPHY_lprfsignallut2_trsw_rx_pwrup_lut_SHIFT	0
#define LCNPHY_lprfsignallut2_trsw_rx_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut2_trsw_rx_pwrup_lut_SHIFT)
#define LCNPHY_lprfsignallut2_trsw_tx_pwrup_lut_SHIFT	1
#define LCNPHY_lprfsignallut2_trsw_tx_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut2_trsw_tx_pwrup_lut_SHIFT)
#define LCNPHY_lprfsignallut2_pa_pwrup_lut_SHIFT	2
#define LCNPHY_lprfsignallut2_pa_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut2_pa_pwrup_lut_SHIFT)
#define LCNPHY_lprfsignallut2_papd_cal_path_pwrup_lut_SHIFT	3
#define LCNPHY_lprfsignallut2_papd_cal_path_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut2_papd_cal_path_pwrup_lut_SHIFT)
#define LCNPHY_lprfsignallut2_afe_iqadc_pwrup_lut_SHIFT	4
#define LCNPHY_lprfsignallut2_afe_iqadc_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut2_afe_iqadc_pwrup_lut_SHIFT)
#define LCNPHY_lprfsignallut2_afe_iqdac_pwrup_lut_SHIFT	5
#define LCNPHY_lprfsignallut2_afe_iqdac_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut2_afe_iqdac_pwrup_lut_SHIFT)
#define LCNPHY_lprfsignallut2_afe_iqadc_aux_en_lut_SHIFT	6
#define LCNPHY_lprfsignallut2_afe_iqadc_aux_en_lut_MASK	(0x1 << LCNPHY_lprfsignallut2_afe_iqadc_aux_en_lut_SHIFT)
#define LCNPHY_lprfsignallut2_lna1_pwrup_lut_SHIFT	7
#define LCNPHY_lprfsignallut2_lna1_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut2_lna1_pwrup_lut_SHIFT)
#define LCNPHY_lprfsignallut2_lna2_pwrup_lut_SHIFT	8
#define LCNPHY_lprfsignallut2_lna2_pwrup_lut_MASK	(0x1 << LCNPHY_lprfsignallut2_lna2_pwrup_lut_SHIFT)

/* Bits in LCNPHY_spur_canceller1 */
#define LCNPHY_spur_canceller1_mu_tx_SHIFT	0
#define LCNPHY_spur_canceller1_mu_tx_MASK	(0x1fff << LCNPHY_spur_canceller1_mu_tx_SHIFT)
#define LCNPHY_spur_canceller1_enable_tx_SHIFT	13
#define LCNPHY_spur_canceller1_enable_tx_MASK	(0x1 << LCNPHY_spur_canceller1_enable_tx_SHIFT)

/* Bits in LCNPHY_spur_canceller2 */
#define LCNPHY_spur_canceller2_mu_rx_SHIFT	0
#define LCNPHY_spur_canceller2_mu_rx_MASK	(0x1fff << LCNPHY_spur_canceller2_mu_rx_SHIFT)
#define LCNPHY_spur_canceller2_enable_rx_SHIFT	13
#define LCNPHY_spur_canceller2_enable_rx_MASK	(0x1 << LCNPHY_spur_canceller2_enable_rx_SHIFT)

/* Bits in LCNPHY_iqloCalGainThreshD2 */
#define LCNPHY_iqloCalGainThreshD2_gctl_threshold_d2_8_SHIFT	0
#define LCNPHY_iqloCalGainThreshD2_gctl_threshold_d2_8_MASK	(0x1ff << LCNPHY_iqloCalGainThreshD2_gctl_threshold_d2_8_SHIFT)

/* Bits in LCNPHY_IQCaldbg0 */
#define LCNPHY_IQCaldbg0_dft_i_15_0_SHIFT	0
#define LCNPHY_IQCaldbg0_dft_i_15_0_MASK	(0xffff << LCNPHY_IQCaldbg0_dft_i_15_0_SHIFT)

/* Bits in LCNPHY_IQCaldbg1 */
#define LCNPHY_IQCaldbg1_dft_i_19_16_SHIFT	0
#define LCNPHY_IQCaldbg1_dft_i_19_16_MASK	(0xf << LCNPHY_IQCaldbg1_dft_i_19_16_SHIFT)
#define LCNPHY_IQCaldbg1_dft_q_11_0_SHIFT	4
#define LCNPHY_IQCaldbg1_dft_q_11_0_MASK	(0xfff << LCNPHY_IQCaldbg1_dft_q_11_0_SHIFT)

/* Bits in LCNPHY_IQCaldbg2 */
#define LCNPHY_IQCaldbg2_dft_q_12_15_SHIFT	0
#define LCNPHY_IQCaldbg2_dft_q_12_15_MASK	(0xff << LCNPHY_IQCaldbg2_dft_q_12_15_SHIFT)
#define LCNPHY_IQCaldbg2_agIndex_SHIFT	8
#define LCNPHY_IQCaldbg2_agIndex_MASK	(0x1f << LCNPHY_IQCaldbg2_agIndex_SHIFT)

/* Bits in LCNPHY_DfeLmsTraining */
#define LCNPHY_DfeLmsTraining_lms_step_upd_count_SHIFT	0
#define LCNPHY_DfeLmsTraining_lms_step_upd_count_MASK	(0xff << LCNPHY_DfeLmsTraining_lms_step_upd_count_SHIFT)
#define LCNPHY_DfeLmsTraining_lms_train_upd_factor_SHIFT	8
#define LCNPHY_DfeLmsTraining_lms_train_upd_factor_MASK	(0x1f << LCNPHY_DfeLmsTraining_lms_train_upd_factor_SHIFT)

/* Bits in LCNPHY_lcnphy_clk_muxsel1 */
#define LCNPHY_lcnphy_clk_muxsel1_lcnphy_160_80_40_clk_muxsel_SHIFT	0
#define LCNPHY_lcnphy_clk_muxsel1_lcnphy_160_80_40_clk_muxsel_MASK	(0x1 << LCNPHY_lcnphy_clk_muxsel1_lcnphy_160_80_40_clk_muxsel_SHIFT)
#define LCNPHY_lcnphy_clk_muxsel1_lcnphy_80_80_40_clk_muxsel_SHIFT	1
#define LCNPHY_lcnphy_clk_muxsel1_lcnphy_80_80_40_clk_muxsel_MASK	(0x1 << LCNPHY_lcnphy_clk_muxsel1_lcnphy_80_80_40_clk_muxsel_SHIFT)
#define LCNPHY_lcnphy_clk_muxsel1_dot11macphy_clk_muxsel_SHIFT	2
#define LCNPHY_lcnphy_clk_muxsel1_dot11macphy_clk_muxsel_MASK	(0x1 << LCNPHY_lcnphy_clk_muxsel1_dot11macphy_clk_muxsel_SHIFT)

/* Bits in LCNPHY_lcnphy_clk_muxsel2 */
#define LCNPHY_lcnphy_clk_muxsel2_spur_avoidance_clk_on_time_SHIFT	0
#define LCNPHY_lcnphy_clk_muxsel2_spur_avoidance_clk_on_time_MASK	(0x3f << LCNPHY_lcnphy_clk_muxsel2_spur_avoidance_clk_on_time_SHIFT)
#define LCNPHY_lcnphy_clk_muxsel2_spur_avoidance_clk_off_time_SHIFT	6
#define LCNPHY_lcnphy_clk_muxsel2_spur_avoidance_clk_off_time_MASK	(0x7 << LCNPHY_lcnphy_clk_muxsel2_spur_avoidance_clk_off_time_SHIFT)

/* Bits in LCNPHY_lcnphy_rssi */
#define LCNPHY_lcnphy_rssi_rssi_SHIFT	0
#define LCNPHY_lcnphy_rssi_rssi_MASK	(0xff << LCNPHY_lcnphy_rssi_rssi_SHIFT)

/* Bits in LCNPHY_Bphycntctrl */
#define LCNPHY_Bphycntctrl_claim_cnt_SHIFT	0
#define LCNPHY_Bphycntctrl_claim_cnt_MASK	(0x1f << LCNPHY_Bphycntctrl_claim_cnt_SHIFT)
#define LCNPHY_Bphycntctrl_barker_rst_dly_cnt_SHIFT	8
#define LCNPHY_Bphycntctrl_barker_rst_dly_cnt_MASK	(0x1f << LCNPHY_Bphycntctrl_barker_rst_dly_cnt_SHIFT)

/* Bits in LCNPHY_Bphycntctrl */
#define LCNPHY_Core1TxControl_DAC160ModeEn_SHIFT	11
#define LCNPHY_Core1TxControl_DAC160ModeEn_MASK		(0x1 << LCNPHY_Core1TxControl_DAC160ModeEn_SHIFT)
#define LCNPHY_Core1TxControl_bphycckRxclk_div2_SHIFT	12
#define LCNPHY_Core1TxControl_bphycckRxclk_div2_MASK		(0x1 << LCNPHY_Core1TxControl_bphycckRxclk_div2_SHIFT)

/* Bits in LCNPHY_iq_coeff_a_cck */
#define LCNPHY_iq_coeff_a_cck_iq_coeff_a_cck_SHIFT	0
#define LCNPHY_iq_coeff_a_cck_iq_coeff_a_cck_MASK	(0x3ff << LCNPHY_iq_coeff_a_cck_iq_coeff_a_cck_SHIFT)
#define LCNPHY_iq_coeff_a_cck_frmTypBasedIqLoCoeff_SHIFT	10
#define LCNPHY_iq_coeff_a_cck_frmTypBasedIqLoCoeff_MASK	(0x1 << LCNPHY_iq_coeff_a_cck_frmTypBasedIqLoCoeff_SHIFT)

/* Bits in LCNPHY_iq_coeff_b_cck */
#define LCNPHY_iq_coeff_b_cck_iq_coeff_b_cck_SHIFT	0
#define LCNPHY_iq_coeff_b_cck_iq_coeff_b_cck_MASK	(0x3ff << LCNPHY_iq_coeff_b_cck_iq_coeff_b_cck_SHIFT)

/* Bits in LCNPHY_dlo_coeff_di_cck */
#define LCNPHY_dlo_coeff_di_cck_dlo_coeff_di_cck_SHIFT	0
#define LCNPHY_dlo_coeff_di_cck_dlo_coeff_di_cck_MASK	(0xff << LCNPHY_dlo_coeff_di_cck_dlo_coeff_di_cck_SHIFT)

/* Bits in LCNPHY_dlo_coeff_dq_cck */
#define LCNPHY_dlo_coeff_dq_cck_dlo_coeff_dq_cck_SHIFT	0
#define LCNPHY_dlo_coeff_dq_cck_dlo_coeff_dq_cck_MASK	(0xff << LCNPHY_dlo_coeff_dq_cck_dlo_coeff_dq_cck_SHIFT)

/* Bits in LCNPHY_lcnphy_clk_muxsel3 */
#define LCNPHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_on_time_SHIFT	0
#define LCNPHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_on_time_MASK	(0x7f << LCNPHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_on_time_SHIFT)
#define LCNPHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_off_time_SHIFT	7
#define LCNPHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_off_time_MASK	(0x7 << LCNPHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_off_time_SHIFT)

/* Bits in LCNPHY_iq_coeff_a_ofdm */
#define LCNPHY_iq_coeff_a_ofdm_iq_coeff_a_ofdm_SHIFT	0
#define LCNPHY_iq_coeff_a_ofdm_iq_coeff_a_ofdm_MASK	(0x3ff << LCNPHY_iq_coeff_a_ofdm_iq_coeff_a_ofdm_SHIFT)

/* Bits in LCNPHY_iq_coeff_b_ofdm */
#define LCNPHY_iq_coeff_b_ofdm_iq_coeff_b_ofdm_SHIFT	0
#define LCNPHY_iq_coeff_b_ofdm_iq_coeff_b_ofdm_MASK	(0x3ff << LCNPHY_iq_coeff_b_ofdm_iq_coeff_b_ofdm_SHIFT)

/* Bits in LCNPHY_dlo_coeff_di_ofdm */
#define LCNPHY_dlo_coeff_di_ofdm_dlo_coeff_di_ofdm_SHIFT	0
#define LCNPHY_dlo_coeff_di_ofdm_dlo_coeff_di_ofdm_MASK	(0xff << LCNPHY_dlo_coeff_di_ofdm_dlo_coeff_di_ofdm_SHIFT)

/* Bits in LCNPHY_dlo_coeff_dq_ofdm */
#define LCNPHY_dlo_coeff_dq_ofdm_dlo_coeff_dq_ofdm_SHIFT	0
#define LCNPHY_dlo_coeff_dq_ofdm_dlo_coeff_dq_ofdm_MASK	(0xff << LCNPHY_dlo_coeff_dq_ofdm_dlo_coeff_dq_ofdm_SHIFT)

/* Bits in LCNPHY_iq_coeff_a_ht */
#define LCNPHY_iq_coeff_a_ht_iq_coeff_a_ht_SHIFT	0
#define LCNPHY_iq_coeff_a_ht_iq_coeff_a_ht_MASK	(0x3ff << LCNPHY_iq_coeff_a_ht_iq_coeff_a_ht_SHIFT)

/* Bits in LCNPHY_iq_coeff_b_ht */
#define LCNPHY_iq_coeff_b_ht_iq_coeff_b_ht_SHIFT	0
#define LCNPHY_iq_coeff_b_ht_iq_coeff_b_ht_MASK	(0x3ff << LCNPHY_iq_coeff_b_ht_iq_coeff_b_ht_SHIFT)

/* Bits in LCNPHY_dlo_coeff_di_ht */
#define LCNPHY_dlo_coeff_di_ht_dlo_coeff_di_ht_SHIFT	0
#define LCNPHY_dlo_coeff_di_ht_dlo_coeff_di_ht_MASK	(0xff << LCNPHY_dlo_coeff_di_ht_dlo_coeff_di_ht_SHIFT)

/* Bits in LCNPHY_dlo_coeff_dq_ht */
#define LCNPHY_dlo_coeff_dq_ht_dlo_coeff_dq_ht_SHIFT	0
#define LCNPHY_dlo_coeff_dq_ht_dlo_coeff_dq_ht_MASK	(0xff << LCNPHY_dlo_coeff_dq_ht_dlo_coeff_dq_ht_SHIFT)

#define LCNPHY_crsMiscCtrl1_bypass_transient_free_med_gain_SHIFT	3
#define LCNPHY_crsMiscCtrl1_bypass_transient_free_med_gain_MASK	(1 << LCNPHY_crsMiscCtrl1_bypass_transient_free_med_gain_SHIFT)
