Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 23:39:46 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_165_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 Delay1No19_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.992ns (28.457%)  route 2.494ns (71.543%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 7.362 - 4.000 ) 
    Source Clock Delay      (SCD):    4.005ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.068ns (routing 1.832ns, distribution 1.236ns)
  Clock Net Delay (Destination): 2.715ns (routing 1.663ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=23061, routed)       3.068     4.005    Delay1No19_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X132Y121       FDCE                                         r  Delay1No19_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y121       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.084 r  Delay1No19_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.626     4.710    Delay1No18_instance/Y_reg[33]_0[0]
    SLICE_X125Y141       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.834 r  Delay1No18_instance/geqOp_carry_i_16__1/O
                         net (fo=1, routed)           0.009     4.843    Sum13_0_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X125Y141       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.033 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     5.059    Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X125Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.074 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.100    Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y143       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.152 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.350     5.502    Delay1No18_instance/CO[0]
    SLICE_X127Y143       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.599 f  Delay1No18_instance/shiftedFracY_d1[49]_i_7__1/O
                         net (fo=2, routed)           0.282     5.881    Delay1No18_instance/Sum13_0_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X126Y144       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     5.920 f  Delay1No18_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.072     5.992    Delay1No18_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X126Y144       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     6.141 r  Delay1No18_instance/shiftedFracY_d1[45]_i_4__1/O
                         net (fo=31, routed)          0.485     6.626    Delay1No19_instance/Y_reg[23]_0
    SLICE_X128Y137       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.677 r  Delay1No19_instance/shiftedFracY_d1[8]_i_2__1/O
                         net (fo=4, routed)           0.260     6.937    Delay1No19_instance/Sum13_0_impl_instance/level2[9]
    SLICE_X126Y137       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     7.082 r  Delay1No19_instance/shiftedFracY_d1[8]_i_1__1/O
                         net (fo=2, routed)           0.307     7.389    Delay1No18_instance/Y_reg[26]_0[2]
    SLICE_X127Y137       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     7.440 r  Delay1No18_instance/shiftedFracY_d1[24]_i_1__1/O
                         net (fo=1, routed)           0.051     7.491    Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY[13]
    SLICE_X127Y137       FDRE                                         r  Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=23061, routed)       2.715     7.362    Sum13_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X127Y137       FDRE                                         r  Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.520     7.882    
                         clock uncertainty           -0.035     7.847    
    SLICE_X127Y137       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.872    Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  0.380    




