
*** Running vivado
    with args -log master.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source master.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source master.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.809 ; gain = 0.023 ; free physical = 1958 ; free virtual = 5505
Command: link_design -top master -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.gen/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'movement/atan/cordic'
INFO: [Project 1-454] Reading design checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.gen/sources_1/ip/floating_point_1/floating_point_1.dcp' for cell 'movement/mover/calculator'
INFO: [Project 1-454] Reading design checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.gen/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'movement/mover/converterFixed2Float'
INFO: [Project 1-454] Reading design checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.gen/sources_1/ip/floating_point_2/floating_point_2.dcp' for cell 'movement/mover/converterFloat2Fixed'
INFO: [Project 1-454] Reading design checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'screen/memAngel'
INFO: [Project 1-454] Reading design checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.dcp' for cell 'screen/memColl'
INFO: [Project 1-454] Reading design checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'screen/memEnt'
INFO: [Project 1-454] Reading design checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'screen/memStruct'
INFO: [Project 1-454] Reading design checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.dcp' for cell 'screen/memVGA'
INFO: [Project 1-454] Reading design checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.dcp' for cell 'screen/outMaster/youDied'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1681.684 ; gain = 0.000 ; free physical = 1564 ; free virtual = 5112
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.242 ; gain = 0.000 ; free physical = 1453 ; free virtual = 5002
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1843.242 ; gain = 544.715 ; free physical = 1453 ; free virtual = 5002
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1933.023 ; gain = 89.781 ; free physical = 1442 ; free virtual = 4991

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d1d7d241

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2368.883 ; gain = 435.859 ; free physical = 1053 ; free virtual = 4616

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/data_slice/y_plus_x_shift/inst_i_1__1, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst_i_1__0, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst_i_1__3, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst_i_1__2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst_i_1__5, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst_i_1__4, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst_i_1__6, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst_i_1__7, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/phase_slice/add_nsub, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_x_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_x_plus_y/inst_i_12, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_x_min_y/inst_i_12__0, which resulted in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b832e086

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2657.773 ; gain = 0.000 ; free physical = 802 ; free virtual = 4367
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 39 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 270597edd

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2657.773 ; gain = 0.000 ; free physical = 802 ; free virtual = 4367
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 337 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b32cc8a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2657.773 ; gain = 0.000 ; free physical = 805 ; free virtual = 4370
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 159 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b32cc8a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2689.789 ; gain = 32.016 ; free physical = 804 ; free virtual = 4370
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b32cc8a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2689.789 ; gain = 32.016 ; free physical = 804 ; free virtual = 4370
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19e705921

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2689.789 ; gain = 32.016 ; free physical = 804 ; free virtual = 4370
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |              39  |                                              0  |
|  Constant propagation         |              31  |             337  |                                              0  |
|  Sweep                        |               1  |             159  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.789 ; gain = 0.000 ; free physical = 804 ; free virtual = 4370
Ending Logic Optimization Task | Checksum: 283d738f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.789 ; gain = 32.016 ; free physical = 804 ; free virtual = 4370

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 95 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 38 newly gated: 0 Total Ports: 190
Number of Flops added for Enable Generation: 17

Ending PowerOpt Patch Enables Task | Checksum: 15b51bee0

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3055.031 ; gain = 0.000 ; free physical = 750 ; free virtual = 4323
Ending Power Optimization Task | Checksum: 15b51bee0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3055.031 ; gain = 365.242 ; free physical = 765 ; free virtual = 4338

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1b8f2ac32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3055.031 ; gain = 0.000 ; free physical = 771 ; free virtual = 4345
Ending Final Cleanup Task | Checksum: 1b8f2ac32

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3055.031 ; gain = 0.000 ; free physical = 772 ; free virtual = 4345

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.031 ; gain = 0.000 ; free physical = 772 ; free virtual = 4345
Ending Netlist Obfuscation Task | Checksum: 1b8f2ac32

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.031 ; gain = 0.000 ; free physical = 772 ; free virtual = 4345
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 3055.031 ; gain = 1211.789 ; free physical = 772 ; free virtual = 4345
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3055.031 ; gain = 0.000 ; free physical = 768 ; free virtual = 4343
INFO: [Common 17-1381] The checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.runs/impl_1/master_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file master_drc_opted.rpt -pb master_drc_opted.pb -rpx master_drc_opted.rpx
Command: report_drc -file master_drc_opted.rpt -pb master_drc_opted.pb -rpx master_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.runs/impl_1/master_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 742 ; free virtual = 4320
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19539e76c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 742 ; free virtual = 4320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 742 ; free virtual = 4320

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e3860c66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 730 ; free virtual = 4312

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18ab5dc57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 731 ; free virtual = 4316

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18ab5dc57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 731 ; free virtual = 4316
Phase 1 Placer Initialization | Checksum: 18ab5dc57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 731 ; free virtual = 4316

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 137c05e72

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 723 ; free virtual = 4308

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12b3dcaaf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 722 ; free virtual = 4308

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12b3dcaaf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 722 ; free virtual = 4308

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15615efae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 678 ; free virtual = 4265

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 296 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 2, total 6, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 141 nets or LUTs. Breaked 6 LUTs, combined 135 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 676 ; free virtual = 4265

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |            135  |                   141  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |            135  |                   141  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 10faf0590

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 676 ; free virtual = 4266
Phase 2.4 Global Placement Core | Checksum: 18037128f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 675 ; free virtual = 4265
Phase 2 Global Placement | Checksum: 18037128f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 675 ; free virtual = 4265

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1652ae0e0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 674 ; free virtual = 4265

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11041f00c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 674 ; free virtual = 4264

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e97823a5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 674 ; free virtual = 4265

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10ee7468c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 674 ; free virtual = 4265

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 193ea6f94

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 673 ; free virtual = 4264

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11786b739

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 669 ; free virtual = 4260

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11d6ff011

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 669 ; free virtual = 4260

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17a66e42d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 669 ; free virtual = 4260
Phase 3 Detail Placement | Checksum: 17a66e42d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 669 ; free virtual = 4260

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e74389ef

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.629 | TNS=-0.883 |
Phase 1 Physical Synthesis Initialization | Checksum: 181b7d2a7

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 670 ; free virtual = 4261
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 128fbfb60

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 670 ; free virtual = 4261
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e74389ef

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 670 ; free virtual = 4261

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.265. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16a65816f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 666 ; free virtual = 4253

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 666 ; free virtual = 4253
Phase 4.1 Post Commit Optimization | Checksum: 16a65816f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 666 ; free virtual = 4253

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16a65816f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 666 ; free virtual = 4253

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16a65816f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 666 ; free virtual = 4253
Phase 4.3 Placer Reporting | Checksum: 16a65816f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 665 ; free virtual = 4252

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 665 ; free virtual = 4252

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 665 ; free virtual = 4252
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1488e5f19

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 665 ; free virtual = 4252
Ending Placer Task | Checksum: c0284cfa

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 665 ; free virtual = 4252
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 686 ; free virtual = 4274
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 673 ; free virtual = 4272
INFO: [Common 17-1381] The checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.runs/impl_1/master_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file master_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 673 ; free virtual = 4264
INFO: [runtcl-4] Executing : report_utilization -file master_utilization_placed.rpt -pb master_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file master_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 686 ; free virtual = 4277
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 667 ; free virtual = 4258
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 646 ; free virtual = 4249
INFO: [Common 17-1381] The checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.runs/impl_1/master_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6600b4c4 ConstDB: 0 ShapeSum: 5a279836 RouteDB: 0
Post Restoration Checksum: NetGraph: 69c8800a NumContArr: 8fe3e903 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: f9ac690d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 544 ; free virtual = 4141

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f9ac690d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 518 ; free virtual = 4116

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f9ac690d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 518 ; free virtual = 4116
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 184c2e727

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 4102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.309  | TNS=0.000  | WHS=-0.279 | THS=-67.896|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000828415 %
  Global Horizontal Routing Utilization  = 0.0010142 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6236
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6233
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 1daa5944f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 497 ; free virtual = 4096

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1daa5944f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 497 ; free virtual = 4096
Phase 3 Initial Routing | Checksum: 2e3f0732b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 494 ; free virtual = 4094

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 710
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.136 | TNS=-0.136 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd382ba

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 495 ; free virtual = 4095

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.023 | TNS=-0.023 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: aefa744a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 494 ; free virtual = 4093

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.018 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1e6126a37

Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 496 ; free virtual = 4095
Phase 4 Rip-up And Reroute | Checksum: 1e6126a37

Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 496 ; free virtual = 4095

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d334d26f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:44 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 496 ; free virtual = 4095
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.097  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d334d26f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:44 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 496 ; free virtual = 4095

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d334d26f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:44 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 496 ; free virtual = 4095
Phase 5 Delay and Skew Optimization | Checksum: 1d334d26f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 496 ; free virtual = 4095

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f1893b29

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 496 ; free virtual = 4095
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.097  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 200891193

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 496 ; free virtual = 4095
Phase 6 Post Hold Fix | Checksum: 200891193

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 496 ; free virtual = 4095

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.96236 %
  Global Horizontal Routing Utilization  = 2.46763 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c8067789

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 496 ; free virtual = 4095

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c8067789

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 494 ; free virtual = 4094

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 193fbb716

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 488 ; free virtual = 4093

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.097  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 193fbb716

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 449 ; free virtual = 4091
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 484 ; free virtual = 4126

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:48 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 479 ; free virtual = 4121
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3062.059 ; gain = 0.000 ; free physical = 471 ; free virtual = 4122
INFO: [Common 17-1381] The checkpoint '/home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.runs/impl_1/master_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file master_drc_routed.rpt -pb master_drc_routed.pb -rpx master_drc_routed.rpx
Command: report_drc -file master_drc_routed.rpt -pb master_drc_routed.pb -rpx master_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.runs/impl_1/master_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file master_methodology_drc_routed.rpt -pb master_methodology_drc_routed.pb -rpx master_methodology_drc_routed.rpx
Command: report_methodology -file master_methodology_drc_routed.rpt -pb master_methodology_drc_routed.pb -rpx master_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/angelonutu/Desktop/ADA2.0/Progetto-Finale-ADA/master/master.runs/impl_1/master_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file master_power_routed.rpt -pb master_power_summary_routed.pb -rpx master_power_routed.rpx
Command: report_power -file master_power_routed.rpt -pb master_power_summary_routed.pb -rpx master_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file master_route_status.rpt -pb master_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file master_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file master_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file master_bus_skew_routed.rpt -pb master_bus_skew_routed.pb -rpx master_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force master.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/sDesigner/vStart0 input screen/sDesigner/vStart0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/sDesigner/vStart1 input screen/sDesigner/vStart1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/sDesigner/vStart1 input screen/sDesigner/vStart1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP screen/sDesigner/vStart0 output screen/sDesigner/vStart0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP screen/sDesigner/vStart1 output screen/sDesigner/vStart1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP screen/sDesigner/vStart0 multiplier stage screen/sDesigner/vStart0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP screen/sDesigner/vStart1 multiplier stage screen/sDesigner/vStart1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net movement/atan/angle_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin movement/atan/angle_reg[7]_i_2/O, cell movement/atan/angle_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./master.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:02 ; elapsed = 00:00:25 . Memory (MB): peak = 3326.078 ; gain = 204.969 ; free physical = 465 ; free virtual = 4014
INFO: [Common 17-206] Exiting Vivado at Sat Mar 16 12:32:20 2024...
