#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1dc69c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dbde00 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1ded540 .functor NOT 1, L_0x1defd00, C4<0>, C4<0>, C4<0>;
L_0x1defa90 .functor XOR 5, L_0x1def930, L_0x1def9f0, C4<00000>, C4<00000>;
L_0x1defbf0 .functor XOR 5, L_0x1defa90, L_0x1defb50, C4<00000>, C4<00000>;
v0x1dec8c0_0 .net *"_ivl_10", 4 0, L_0x1defb50;  1 drivers
v0x1dec9c0_0 .net *"_ivl_12", 4 0, L_0x1defbf0;  1 drivers
v0x1decaa0_0 .net *"_ivl_2", 4 0, L_0x1def870;  1 drivers
v0x1decb60_0 .net *"_ivl_4", 4 0, L_0x1def930;  1 drivers
v0x1decc40_0 .net *"_ivl_6", 4 0, L_0x1def9f0;  1 drivers
v0x1decd70_0 .net *"_ivl_8", 4 0, L_0x1defa90;  1 drivers
v0x1dece50_0 .var "clk", 0 0;
v0x1decef0_0 .var/2u "stats1", 159 0;
v0x1decfb0_0 .var/2u "strobe", 0 0;
v0x1ded100_0 .net "sum_dut", 4 0, L_0x1def7d0;  1 drivers
v0x1ded1c0_0 .net "sum_ref", 4 0, L_0x1ded910;  1 drivers
v0x1ded260_0 .net "tb_match", 0 0, L_0x1defd00;  1 drivers
v0x1ded300_0 .net "tb_mismatch", 0 0, L_0x1ded540;  1 drivers
v0x1ded3c0_0 .net "x", 3 0, v0x1de65e0_0;  1 drivers
v0x1ded480_0 .net "y", 3 0, v0x1de66a0_0;  1 drivers
L_0x1def870 .concat [ 5 0 0 0], L_0x1ded910;
L_0x1def930 .concat [ 5 0 0 0], L_0x1ded910;
L_0x1def9f0 .concat [ 5 0 0 0], L_0x1def7d0;
L_0x1defb50 .concat [ 5 0 0 0], L_0x1ded910;
L_0x1defd00 .cmp/eeq 5, L_0x1def870, L_0x1defbf0;
S_0x1dc4e40 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1dbde00;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1dc2f00_0 .net *"_ivl_0", 4 0, L_0x1ded600;  1 drivers
L_0x7f5d4a2f3018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1dc0c30_0 .net *"_ivl_3", 0 0, L_0x7f5d4a2f3018;  1 drivers
v0x1dbe930_0 .net *"_ivl_4", 4 0, L_0x1ded790;  1 drivers
L_0x7f5d4a2f3060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1de5e90_0 .net *"_ivl_7", 0 0, L_0x7f5d4a2f3060;  1 drivers
v0x1de5f70_0 .net "sum", 4 0, L_0x1ded910;  alias, 1 drivers
v0x1de60a0_0 .net "x", 3 0, v0x1de65e0_0;  alias, 1 drivers
v0x1de6180_0 .net "y", 3 0, v0x1de66a0_0;  alias, 1 drivers
L_0x1ded600 .concat [ 4 1 0 0], v0x1de65e0_0, L_0x7f5d4a2f3018;
L_0x1ded790 .concat [ 4 1 0 0], v0x1de66a0_0, L_0x7f5d4a2f3060;
L_0x1ded910 .arith/sum 5, L_0x1ded600, L_0x1ded790;
S_0x1de62e0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1dbde00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1de6500_0 .net "clk", 0 0, v0x1dece50_0;  1 drivers
v0x1de65e0_0 .var "x", 3 0;
v0x1de66a0_0 .var "y", 3 0;
E_0x1daeb00/0 .event negedge, v0x1de6500_0;
E_0x1daeb00/1 .event posedge, v0x1de6500_0;
E_0x1daeb00 .event/or E_0x1daeb00/0, E_0x1daeb00/1;
S_0x1de6780 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1dbde00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1dec110_0 .net "c1", 0 0, L_0x1dedeb0;  1 drivers
v0x1dec1d0_0 .net "c2", 0 0, L_0x1dee5f0;  1 drivers
v0x1dec290_0 .net "c3", 0 0, L_0x1deecd0;  1 drivers
v0x1dec330_0 .net "sum", 4 0, L_0x1def7d0;  alias, 1 drivers
v0x1dec3d0_0 .net "x", 3 0, v0x1de65e0_0;  alias, 1 drivers
v0x1dec530_0 .net "y", 3 0, v0x1de66a0_0;  alias, 1 drivers
L_0x1dedff0 .part v0x1de65e0_0, 0, 1;
L_0x1dee140 .part v0x1de66a0_0, 0, 1;
L_0x1dee730 .part v0x1de65e0_0, 1, 1;
L_0x1dee860 .part v0x1de66a0_0, 1, 1;
L_0x1deee10 .part v0x1de65e0_0, 2, 1;
L_0x1deef40 .part v0x1de66a0_0, 2, 1;
L_0x1def4a0 .part v0x1de65e0_0, 3, 1;
L_0x1def5d0 .part v0x1de66a0_0, 3, 1;
LS_0x1def7d0_0_0 .concat8 [ 1 1 1 1], L_0x1dedc40, L_0x1dee420, L_0x1deeab0, L_0x1def1f0;
LS_0x1def7d0_0_4 .concat8 [ 1 0 0 0], L_0x1def410;
L_0x1def7d0 .concat8 [ 4 1 0 0], LS_0x1def7d0_0_0, LS_0x1def7d0_0_4;
S_0x1de6960 .scope module, "fa0" "full_adder" 4 9, 4 15 0, S_0x1de6780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1dedeb0 .functor OR 1, L_0x1dedb60, L_0x1deddd0, C4<0>, C4<0>;
v0x1de7840_0 .net "a", 0 0, L_0x1dedff0;  1 drivers
v0x1de7900_0 .net "b", 0 0, L_0x1dee140;  1 drivers
v0x1de79d0_0 .net "c1", 0 0, L_0x1dedb60;  1 drivers
v0x1de7ad0_0 .net "c2", 0 0, L_0x1deddd0;  1 drivers
L_0x7f5d4a2f30a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1de7ba0_0 .net "cin", 0 0, L_0x7f5d4a2f30a8;  1 drivers
v0x1de7c90_0 .net "cout", 0 0, L_0x1dedeb0;  alias, 1 drivers
v0x1de7d30_0 .net "s1", 0 0, L_0x1ded9b0;  1 drivers
v0x1de7e20_0 .net "sum", 0 0, L_0x1dedc40;  1 drivers
S_0x1de6bf0 .scope module, "ha1" "half_adder" 4 25, 4 30 0, S_0x1de6960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1ded9b0 .functor XOR 1, L_0x1dedff0, L_0x1dee140, C4<0>, C4<0>;
L_0x1dedb60 .functor AND 1, L_0x1dedff0, L_0x1dee140, C4<1>, C4<1>;
v0x1de6e20_0 .net "a", 0 0, L_0x1dedff0;  alias, 1 drivers
v0x1de6f00_0 .net "b", 0 0, L_0x1dee140;  alias, 1 drivers
v0x1de6fc0_0 .net "cout", 0 0, L_0x1dedb60;  alias, 1 drivers
v0x1de7090_0 .net "sum", 0 0, L_0x1ded9b0;  alias, 1 drivers
S_0x1de7200 .scope module, "ha2" "half_adder" 4 26, 4 30 0, S_0x1de6960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1dedc40 .functor XOR 1, L_0x1ded9b0, L_0x7f5d4a2f30a8, C4<0>, C4<0>;
L_0x1deddd0 .functor AND 1, L_0x1ded9b0, L_0x7f5d4a2f30a8, C4<1>, C4<1>;
v0x1de7490_0 .net "a", 0 0, L_0x1ded9b0;  alias, 1 drivers
v0x1de7560_0 .net "b", 0 0, L_0x7f5d4a2f30a8;  alias, 1 drivers
v0x1de7600_0 .net "cout", 0 0, L_0x1deddd0;  alias, 1 drivers
v0x1de76d0_0 .net "sum", 0 0, L_0x1dedc40;  alias, 1 drivers
S_0x1de7ef0 .scope module, "fa1" "full_adder" 4 10, 4 15 0, S_0x1de6780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1dee5f0 .functor OR 1, L_0x1dee390, L_0x1dee560, C4<0>, C4<0>;
v0x1de8e30_0 .net "a", 0 0, L_0x1dee730;  1 drivers
v0x1de8ef0_0 .net "b", 0 0, L_0x1dee860;  1 drivers
v0x1de8fc0_0 .net "c1", 0 0, L_0x1dee390;  1 drivers
v0x1de90c0_0 .net "c2", 0 0, L_0x1dee560;  1 drivers
v0x1de9190_0 .net "cin", 0 0, L_0x1dedeb0;  alias, 1 drivers
v0x1de92d0_0 .net "cout", 0 0, L_0x1dee5f0;  alias, 1 drivers
v0x1de9370_0 .net "s1", 0 0, L_0x1dee300;  1 drivers
v0x1de9460_0 .net "sum", 0 0, L_0x1dee420;  1 drivers
S_0x1de8180 .scope module, "ha1" "half_adder" 4 25, 4 30 0, S_0x1de7ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1dee300 .functor XOR 1, L_0x1dee730, L_0x1dee860, C4<0>, C4<0>;
L_0x1dee390 .functor AND 1, L_0x1dee730, L_0x1dee860, C4<1>, C4<1>;
v0x1de8420_0 .net "a", 0 0, L_0x1dee730;  alias, 1 drivers
v0x1de8500_0 .net "b", 0 0, L_0x1dee860;  alias, 1 drivers
v0x1de85c0_0 .net "cout", 0 0, L_0x1dee390;  alias, 1 drivers
v0x1de8690_0 .net "sum", 0 0, L_0x1dee300;  alias, 1 drivers
S_0x1de8800 .scope module, "ha2" "half_adder" 4 26, 4 30 0, S_0x1de7ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1dee420 .functor XOR 1, L_0x1dee300, L_0x1dedeb0, C4<0>, C4<0>;
L_0x1dee560 .functor AND 1, L_0x1dee300, L_0x1dedeb0, C4<1>, C4<1>;
v0x1de8a90_0 .net "a", 0 0, L_0x1dee300;  alias, 1 drivers
v0x1de8b60_0 .net "b", 0 0, L_0x1dedeb0;  alias, 1 drivers
v0x1de8c30_0 .net "cout", 0 0, L_0x1dee560;  alias, 1 drivers
v0x1de8d00_0 .net "sum", 0 0, L_0x1dee420;  alias, 1 drivers
S_0x1de9500 .scope module, "fa2" "full_adder" 4 11, 4 15 0, S_0x1de6780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1deecd0 .functor OR 1, L_0x1deea20, L_0x1deec40, C4<0>, C4<0>;
v0x1dea440_0 .net "a", 0 0, L_0x1deee10;  1 drivers
v0x1dea500_0 .net "b", 0 0, L_0x1deef40;  1 drivers
v0x1dea5d0_0 .net "c1", 0 0, L_0x1deea20;  1 drivers
v0x1dea6d0_0 .net "c2", 0 0, L_0x1deec40;  1 drivers
v0x1dea7a0_0 .net "cin", 0 0, L_0x1dee5f0;  alias, 1 drivers
v0x1dea8e0_0 .net "cout", 0 0, L_0x1deecd0;  alias, 1 drivers
v0x1dea980_0 .net "s1", 0 0, L_0x1dee990;  1 drivers
v0x1deaa70_0 .net "sum", 0 0, L_0x1deeab0;  1 drivers
S_0x1de9790 .scope module, "ha1" "half_adder" 4 25, 4 30 0, S_0x1de9500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1dee990 .functor XOR 1, L_0x1deee10, L_0x1deef40, C4<0>, C4<0>;
L_0x1deea20 .functor AND 1, L_0x1deee10, L_0x1deef40, C4<1>, C4<1>;
v0x1de9a30_0 .net "a", 0 0, L_0x1deee10;  alias, 1 drivers
v0x1de9b10_0 .net "b", 0 0, L_0x1deef40;  alias, 1 drivers
v0x1de9bd0_0 .net "cout", 0 0, L_0x1deea20;  alias, 1 drivers
v0x1de9ca0_0 .net "sum", 0 0, L_0x1dee990;  alias, 1 drivers
S_0x1de9e10 .scope module, "ha2" "half_adder" 4 26, 4 30 0, S_0x1de9500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1deeab0 .functor XOR 1, L_0x1dee990, L_0x1dee5f0, C4<0>, C4<0>;
L_0x1deec40 .functor AND 1, L_0x1dee990, L_0x1dee5f0, C4<1>, C4<1>;
v0x1dea0a0_0 .net "a", 0 0, L_0x1dee990;  alias, 1 drivers
v0x1dea170_0 .net "b", 0 0, L_0x1dee5f0;  alias, 1 drivers
v0x1dea240_0 .net "cout", 0 0, L_0x1deec40;  alias, 1 drivers
v0x1dea310_0 .net "sum", 0 0, L_0x1deeab0;  alias, 1 drivers
S_0x1deab10 .scope module, "fa3" "full_adder" 4 12, 4 15 0, S_0x1de6780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1def410 .functor OR 1, L_0x1def160, L_0x1def380, C4<0>, C4<0>;
v0x1deba40_0 .net "a", 0 0, L_0x1def4a0;  1 drivers
v0x1debb00_0 .net "b", 0 0, L_0x1def5d0;  1 drivers
v0x1debbd0_0 .net "c1", 0 0, L_0x1def160;  1 drivers
v0x1debcd0_0 .net "c2", 0 0, L_0x1def380;  1 drivers
v0x1debda0_0 .net "cin", 0 0, L_0x1deecd0;  alias, 1 drivers
v0x1debee0_0 .net "cout", 0 0, L_0x1def410;  1 drivers
v0x1debf80_0 .net "s1", 0 0, L_0x1def0b0;  1 drivers
v0x1dec070_0 .net "sum", 0 0, L_0x1def1f0;  1 drivers
S_0x1deada0 .scope module, "ha1" "half_adder" 4 25, 4 30 0, S_0x1deab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1def0b0 .functor XOR 1, L_0x1def4a0, L_0x1def5d0, C4<0>, C4<0>;
L_0x1def160 .functor AND 1, L_0x1def4a0, L_0x1def5d0, C4<1>, C4<1>;
v0x1deb030_0 .net "a", 0 0, L_0x1def4a0;  alias, 1 drivers
v0x1deb110_0 .net "b", 0 0, L_0x1def5d0;  alias, 1 drivers
v0x1deb1d0_0 .net "cout", 0 0, L_0x1def160;  alias, 1 drivers
v0x1deb2a0_0 .net "sum", 0 0, L_0x1def0b0;  alias, 1 drivers
S_0x1deb410 .scope module, "ha2" "half_adder" 4 26, 4 30 0, S_0x1deab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1def1f0 .functor XOR 1, L_0x1def0b0, L_0x1deecd0, C4<0>, C4<0>;
L_0x1def380 .functor AND 1, L_0x1def0b0, L_0x1deecd0, C4<1>, C4<1>;
v0x1deb6a0_0 .net "a", 0 0, L_0x1def0b0;  alias, 1 drivers
v0x1deb770_0 .net "b", 0 0, L_0x1deecd0;  alias, 1 drivers
v0x1deb840_0 .net "cout", 0 0, L_0x1def380;  alias, 1 drivers
v0x1deb910_0 .net "sum", 0 0, L_0x1def1f0;  alias, 1 drivers
S_0x1dec6c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1dbde00;
 .timescale -12 -12;
E_0x1daecb0 .event anyedge, v0x1decfb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1decfb0_0;
    %nor/r;
    %assign/vec4 v0x1decfb0_0, 0;
    %wait E_0x1daecb0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1de62e0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1daeb00;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1de66a0_0, 0;
    %assign/vec4 v0x1de65e0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1dbde00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dece50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1decfb0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1dbde00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dece50_0;
    %inv;
    %store/vec4 v0x1dece50_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1dbde00;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1de6500_0, v0x1ded300_0, v0x1ded3c0_0, v0x1ded480_0, v0x1ded1c0_0, v0x1ded100_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1dbde00;
T_5 ;
    %load/vec4 v0x1decef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1decef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1decef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1decef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1decef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1decef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1decef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1dbde00;
T_6 ;
    %wait E_0x1daeb00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1decef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1decef0_0, 4, 32;
    %load/vec4 v0x1ded260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1decef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1decef0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1decef0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1decef0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1ded1c0_0;
    %load/vec4 v0x1ded1c0_0;
    %load/vec4 v0x1ded100_0;
    %xor;
    %load/vec4 v0x1ded1c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1decef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1decef0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1decef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1decef0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q4j/iter0/response6/top_module.sv";
