INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreasb/intelFPGA_lite/21.1/vivado_projects/lab2/lab2.srcs/sim_1/new/synchronous_counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchronous_counter_tb'
