#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jul 11 14:51:13 2020
# Process ID: 4020
# Current directory: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.runs/synth_1
# Command line: vivado.exe -log SquareRoot.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SquareRoot.tcl
# Log file: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.runs/synth_1/SquareRoot.vds
# Journal file: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SquareRoot.tcl -notrace
Command: synth_design -top SquareRoot -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19896 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 550.660 ; gain = 242.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SquareRoot' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
INFO: [Synth 8-638] synthesizing module 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:40]
	Parameter WORD_SIZE bound to: 32 - type: integer 
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'comparatorLessThan' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:124' bound to instance 'comp1' of component 'comparatorLessThan' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:70]
INFO: [Synth 8-638] synthesizing module 'comparatorLessThan' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:134]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparatorLessThan' (1#1) [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:134]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2NtoN' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:155' bound to instance 'mux1' of component 'mux2NtoN' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:80]
INFO: [Synth 8-638] synthesizing module 'mux2NtoN' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:166]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2NtoN' (2#1) [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:166]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2NtoN' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:155' bound to instance 'mux2' of component 'mux2NtoN' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'SquareRootBasicBlock' (3#1) [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:40]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:69]
	Parameter WORD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootBasicBlock' declared at 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd:26' bound to instance 'SquareRootBasic' of component 'SquareRootBasicBlock' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'SquareRoot' (4#1) [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd:37]
WARNING: [Synth 8-3331] design SquareRootBasicBlock has unconnected port ri[31]
WARNING: [Synth 8-3331] design SquareRootBasicBlock has unconnected port ri[30]
WARNING: [Synth 8-3331] design SquareRootBasicBlock has unconnected port qi[31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 623.535 ; gain = 315.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 623.535 ; gain = 315.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 623.535 ; gain = 315.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 623.535 ; gain = 315.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux2NtoN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SquareRootBasicBlock 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design SquareRootBasicBlock has unconnected port ri[31]
WARNING: [Synth 8-3331] design SquareRootBasicBlock has unconnected port ri[30]
WARNING: [Synth 8-3331] design SquareRootBasicBlock has unconnected port qi[31]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 790.316 ; gain = 482.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 795.086 ; gain = 487.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 796.332 ; gain = 488.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 811.184 ; gain = 503.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 811.184 ; gain = 503.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 811.184 ; gain = 503.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 811.184 ; gain = 503.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 811.184 ; gain = 503.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 811.184 ; gain = 503.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   180|
|2     |LUT1   |    55|
|3     |LUT2   |   125|
|4     |LUT3   |   280|
|5     |LUT4   |   168|
|6     |LUT5   |   504|
|7     |LUT6   |   222|
|8     |IBUF   |    32|
|9     |OBUF   |    65|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------+------------------------+------+
|      |Instance                                            |Module                  |Cells |
+------+----------------------------------------------------+------------------------+------+
|1     |top                                                 |                        |  1631|
|2     |  \gen_sqrt_blocks[10].NORMAL_ITER.SquareRootBasic  |SquareRootBasicBlock    |     6|
|3     |    comp1                                           |comparatorLessThan_27   |     6|
|4     |  \gen_sqrt_blocks[11].NORMAL_ITER.SquareRootBasic  |SquareRootBasicBlock_0  |     6|
|5     |    comp1                                           |comparatorLessThan_26   |     6|
|6     |  \gen_sqrt_blocks[12].NORMAL_ITER.SquareRootBasic  |SquareRootBasicBlock_1  |     6|
|7     |    comp1                                           |comparatorLessThan_25   |     6|
|8     |  \gen_sqrt_blocks[13].NORMAL_ITER.SquareRootBasic  |SquareRootBasicBlock_2  |     6|
|9     |    comp1                                           |comparatorLessThan_24   |     6|
|10    |  \gen_sqrt_blocks[14].NORMAL_ITER.SquareRootBasic  |SquareRootBasicBlock_3  |     6|
|11    |    comp1                                           |comparatorLessThan_23   |     6|
|12    |  \gen_sqrt_blocks[15].LAST_ITER.SquareRootBasic    |SquareRootBasicBlock_4  |     6|
|13    |    comp1                                           |comparatorLessThan_22   |     6|
|14    |  \gen_sqrt_blocks[1].NORMAL_ITER.SquareRootBasic   |SquareRootBasicBlock_5  |  1405|
|15    |    comp1                                           |comparatorLessThan_21   |   813|
|16    |    mux1                                            |mux2NtoN                |   592|
|17    |  \gen_sqrt_blocks[2].NORMAL_ITER.SquareRootBasic   |SquareRootBasicBlock_6  |     6|
|18    |    comp1                                           |comparatorLessThan_20   |     6|
|19    |  \gen_sqrt_blocks[3].NORMAL_ITER.SquareRootBasic   |SquareRootBasicBlock_7  |     6|
|20    |    comp1                                           |comparatorLessThan_19   |     6|
|21    |  \gen_sqrt_blocks[4].NORMAL_ITER.SquareRootBasic   |SquareRootBasicBlock_8  |     6|
|22    |    comp1                                           |comparatorLessThan_18   |     6|
|23    |  \gen_sqrt_blocks[5].NORMAL_ITER.SquareRootBasic   |SquareRootBasicBlock_9  |     6|
|24    |    comp1                                           |comparatorLessThan_17   |     6|
|25    |  \gen_sqrt_blocks[6].NORMAL_ITER.SquareRootBasic   |SquareRootBasicBlock_10 |     6|
|26    |    comp1                                           |comparatorLessThan_16   |     6|
|27    |  \gen_sqrt_blocks[7].NORMAL_ITER.SquareRootBasic   |SquareRootBasicBlock_11 |     6|
|28    |    comp1                                           |comparatorLessThan_15   |     6|
|29    |  \gen_sqrt_blocks[8].NORMAL_ITER.SquareRootBasic   |SquareRootBasicBlock_12 |     6|
|30    |    comp1                                           |comparatorLessThan_14   |     6|
|31    |  \gen_sqrt_blocks[9].NORMAL_ITER.SquareRootBasic   |SquareRootBasicBlock_13 |     6|
|32    |    comp1                                           |comparatorLessThan      |     6|
+------+----------------------------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 811.184 ; gain = 503.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 811.184 ; gain = 503.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 811.184 ; gain = 503.406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 823.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 910.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 910.914 ; gain = 609.129
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 910.914 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.runs/synth_1/SquareRoot.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SquareRoot_utilization_synth.rpt -pb SquareRoot_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 11 14:51:47 2020...
