{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678915943944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678915943945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 14:32:23 2023 " "Processing started: Wed Mar 15 14:32:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678915943945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915943945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off N_Bit_Calculator -c N_Bit_Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off N_Bit_Calculator -c N_Bit_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915943945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678915944418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678915944418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_converter " "Found entity 1: BCD_converter" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_segment " "Found entity 1: bcd_to_segment" {  } { { "bcd_to_segment.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/bcd_to_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_comparator " "Found entity 1: n_bit_comparator" {  } { { "n_bit_comparator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_scanner.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_scanner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_scanner " "Found entity 1: keypad_scanner" {  } { { "keypad_scanner.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/keypad_scanner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_Bit_Calculator " "Found entity 1: N_Bit_Calculator" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_twos_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_twos_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_twos_comp " "Found entity 1: n_bit_twos_comp" {  } { { "n_bit_twos_comp.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_subtractor " "Found entity 1: n_bit_subtractor" {  } { { "n_bit_subtractor.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "n_bit_register.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_multiplier " "Found entity 1: n_bit_multiplier" {  } { { "n_bit_multiplier.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 n_bit_memory.sv(5) " "Verilog HDL Declaration information at n_bit_memory.sv(5): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "n_bit_memory.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678915955489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 n_bit_memory.sv(5) " "Verilog HDL Declaration information at n_bit_memory.sv(5): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "n_bit_memory.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678915955489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd RD n_bit_memory.sv(5) " "Verilog HDL Declaration information at n_bit_memory.sv(5): object \"rd\" differs only in case from object \"RD\" in the same scope" {  } { { "n_bit_memory.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678915955489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ri RI n_bit_memory.sv(6) " "Verilog HDL Declaration information at n_bit_memory.sv(6): object \"ri\" differs only in case from object \"RI\" in the same scope" {  } { { "n_bit_memory.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678915955489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_memory " "Found entity 1: n_bit_memory" {  } { { "n_bit_memory.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_divider " "Found entity 1: n_bit_divider" {  } { { "n_bit_divider.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_alu " "Found entity 1: n_bit_alu" {  } { { "n_bit_alu.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder " "Found entity 1: n_bit_adder" {  } { { "n_bit_adder.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bp BP control_unit.sv(11) " "Verilog HDL Declaration information at control_unit.sv(11): object \"bp\" differs only in case from object \"BP\" in the same scope" {  } { { "control_unit.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/control_unit.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678915955499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET control_unit.sv(9) " "Verilog HDL Declaration information at control_unit.sv(9): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "control_unit.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/control_unit.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678915955499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678915955500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915955500 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_converter.sv(28) " "Verilog HDL Instantiation warning at BCD_converter.sv(28): instance has no name" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678915955501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_converter.sv(29) " "Verilog HDL Instantiation warning at BCD_converter.sv(29): instance has no name" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678915955501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(16) " "Verilog HDL Instantiation warning at display.sv(16): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678915955503 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(19) " "Verilog HDL Instantiation warning at display.sv(19): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678915955503 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(20) " "Verilog HDL Instantiation warning at display.sv(20): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678915955503 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(21) " "Verilog HDL Instantiation warning at display.sv(21): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678915955503 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(22) " "Verilog HDL Instantiation warning at display.sv(22): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678915955503 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(23) " "Verilog HDL Instantiation warning at display.sv(23): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678915955503 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(24) " "Verilog HDL Instantiation warning at display.sv(24): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678915955503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "N_Bit_Calculator " "Elaborating entity \"N_Bit_Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678915955557 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR N_Bit_Calculator.sv(14) " "Output port \"DRAM_ADDR\" at N_Bit_Calculator.sv(14) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955561 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA N_Bit_Calculator.sv(15) " "Output port \"DRAM_BA\" at N_Bit_Calculator.sv(15) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955561 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR N_Bit_Calculator.sv(38) " "Output port \"LEDR\" at N_Bit_Calculator.sv(38) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B N_Bit_Calculator.sv(44) " "Output port \"VGA_B\" at N_Bit_Calculator.sv(44) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G N_Bit_Calculator.sv(45) " "Output port \"VGA_G\" at N_Bit_Calculator.sv(45) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R N_Bit_Calculator.sv(47) " "Output port \"VGA_R\" at N_Bit_Calculator.sv(47) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N N_Bit_Calculator.sv(16) " "Output port \"DRAM_CAS_N\" at N_Bit_Calculator.sv(16) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE N_Bit_Calculator.sv(17) " "Output port \"DRAM_CKE\" at N_Bit_Calculator.sv(17) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK N_Bit_Calculator.sv(18) " "Output port \"DRAM_CLK\" at N_Bit_Calculator.sv(18) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N N_Bit_Calculator.sv(19) " "Output port \"DRAM_CS_N\" at N_Bit_Calculator.sv(19) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM N_Bit_Calculator.sv(21) " "Output port \"DRAM_LDQM\" at N_Bit_Calculator.sv(21) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N N_Bit_Calculator.sv(22) " "Output port \"DRAM_RAS_N\" at N_Bit_Calculator.sv(22) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM N_Bit_Calculator.sv(23) " "Output port \"DRAM_UDQM\" at N_Bit_Calculator.sv(23) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N N_Bit_Calculator.sv(24) " "Output port \"DRAM_WE_N\" at N_Bit_Calculator.sv(24) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS N_Bit_Calculator.sv(46) " "Output port \"VGA_HS\" at N_Bit_Calculator.sv(46) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS N_Bit_Calculator.sv(48) " "Output port \"VGA_VS\" at N_Bit_Calculator.sv(48) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N N_Bit_Calculator.sv(51) " "Output port \"GSENSOR_CS_N\" at N_Bit_Calculator.sv(51) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK N_Bit_Calculator.sv(53) " "Output port \"GSENSOR_SCLK\" at N_Bit_Calculator.sv(53) has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678915955562 "|N_Bit_Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_scanner keypad_scanner:K0 " "Elaborating entity \"keypad_scanner\" for hierarchy \"keypad_scanner:K0\"" {  } { { "N_Bit_Calculator.sv" "K0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_scanner.sv(24) " "Verilog HDL assignment warning at keypad_scanner.sv(24): truncated value with size 32 to match size of target (3)" {  } { { "keypad_scanner.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/keypad_scanner.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678915955576 "|N_Bit_Calculator|keypad_scanner:K0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keypad_scanner.sv(33) " "Verilog HDL assignment warning at keypad_scanner.sv(33): truncated value with size 32 to match size of target (2)" {  } { { "keypad_scanner.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/keypad_scanner.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678915955576 "|N_Bit_Calculator|keypad_scanner:K0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_scanner.sv(46) " "Verilog HDL assignment warning at keypad_scanner.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "keypad_scanner.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/keypad_scanner.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678915955576 "|N_Bit_Calculator|keypad_scanner:K0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:C0 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:C0\"" {  } { { "N_Bit_Calculator.sv" "C0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register control_unit:C0\|n_bit_register:BP " "Elaborating entity \"n_bit_register\" for hierarchy \"control_unit:C0\|n_bit_register:BP\"" {  } { { "control_unit.sv" "BP" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/control_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register control_unit:C0\|n_bit_register:KT " "Elaborating entity \"n_bit_register\" for hierarchy \"control_unit:C0\|n_bit_register:KT\"" {  } { { "control_unit.sv" "KT" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/control_unit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_memory n_bit_memory:M0 " "Elaborating entity \"n_bit_memory\" for hierarchy \"n_bit_memory:M0\"" {  } { { "N_Bit_Calculator.sv" "M0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register n_bit_memory:M0\|n_bit_register:R0 " "Elaborating entity \"n_bit_register\" for hierarchy \"n_bit_memory:M0\|n_bit_register:R0\"" {  } { { "n_bit_memory.sv" "R0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register n_bit_memory:M0\|n_bit_register:RI " "Elaborating entity \"n_bit_register\" for hierarchy \"n_bit_memory:M0\|n_bit_register:RI\"" {  } { { "n_bit_memory.sv" "RI" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_memory.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_alu n_bit_alu:A0 " "Elaborating entity \"n_bit_alu\" for hierarchy \"n_bit_alu:A0\"" {  } { { "N_Bit_Calculator.sv" "A0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 20 n_bit_alu.sv(22) " "Verilog HDL assignment warning at n_bit_alu.sv(22): truncated value with size 40 to match size of target (20)" {  } { { "n_bit_alu.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678915955599 "|N_Bit_Calculator|n_bit_alu:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder n_bit_alu:A0\|n_bit_adder:D0 " "Elaborating entity \"n_bit_adder\" for hierarchy \"n_bit_alu:A0\|n_bit_adder:D0\"" {  } { { "n_bit_alu.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder n_bit_alu:A0\|n_bit_adder:D0\|full_adder:F1\[0\].D0 " "Elaborating entity \"full_adder\" for hierarchy \"n_bit_alu:A0\|n_bit_adder:D0\|full_adder:F1\[0\].D0\"" {  } { { "n_bit_adder.sv" "F1\[0\].D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_adder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_subtractor n_bit_alu:A0\|n_bit_subtractor:D1 " "Elaborating entity \"n_bit_subtractor\" for hierarchy \"n_bit_alu:A0\|n_bit_subtractor:D1\"" {  } { { "n_bit_alu.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_twos_comp n_bit_alu:A0\|n_bit_subtractor:D1\|n_bit_twos_comp:D0 " "Elaborating entity \"n_bit_twos_comp\" for hierarchy \"n_bit_alu:A0\|n_bit_subtractor:D1\|n_bit_twos_comp:D0\"" {  } { { "n_bit_subtractor.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_multiplier n_bit_alu:A0\|n_bit_multiplier:D2 " "Elaborating entity \"n_bit_multiplier\" for hierarchy \"n_bit_alu:A0\|n_bit_multiplier:D2\"" {  } { { "n_bit_alu.sv" "D2" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_divider n_bit_alu:A0\|n_bit_divider:D3 " "Elaborating entity \"n_bit_divider\" for hierarchy \"n_bit_alu:A0\|n_bit_divider:D3\"" {  } { { "n_bit_alu.sv" "D3" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915955779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:D0 " "Elaborating entity \"display\" for hierarchy \"display:D0\"" {  } { { "N_Bit_Calculator.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915957044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_converter display:D0\|BCD_converter:comb_3 " "Elaborating entity \"BCD_converter\" for hierarchy \"display:D0\|BCD_converter:comb_3\"" {  } { { "display.sv" "comb_3" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915957053 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "addResult " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"addResult\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1678915957199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_comparator display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6 " "Elaborating entity \"n_bit_comparator\" for hierarchy \"display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\"" {  } { { "BCD_converter.sv" "comb_6" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915957223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_twos_comp display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0 " "Elaborating entity \"n_bit_twos_comp\" for hierarchy \"display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\"" {  } { { "n_bit_comparator.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915957224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\|n_bit_adder:D0 " "Elaborating entity \"n_bit_adder\" for hierarchy \"display:D0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\|n_bit_adder:D0\"" {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915957225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder display:D0\|BCD_converter:comb_3\|n_bit_adder:comb_7 " "Elaborating entity \"n_bit_adder\" for hierarchy \"display:D0\|BCD_converter:comb_3\|n_bit_adder:comb_7\"" {  } { { "BCD_converter.sv" "comb_7" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915957230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_segment display:D0\|bcd_to_segment:comb_4 " "Elaborating entity \"bcd_to_segment\" for hierarchy \"display:D0\|bcd_to_segment:comb_4\"" {  } { { "display.sv" "comb_4" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/display.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915957930 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958348 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958348 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958348 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958349 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958349 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958349 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958350 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958350 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958350 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958351 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958351 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958351 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958352 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958352 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958352 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958353 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958353 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958353 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958354 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958354 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958354 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958355 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958355 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958355 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958356 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958356 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958356 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958357 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958357 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958357 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958358 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958358 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958359 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958359 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958360 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958360 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958360 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958361 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958361 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958361 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958362 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958362 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958363 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958363 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958363 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958364 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958364 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958364 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958365 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958365 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958365 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958366 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958366 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958366 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958367 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958367 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958367 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958368 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958368 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958368 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958369 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958370 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958370 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958370 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958371 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958371 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958372 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958372 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958372 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958373 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958373 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958373 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958374 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958374 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958374 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958375 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958376 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958376 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958377 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958377 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958377 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958378 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958378 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958378 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958379 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958379 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958379 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958380 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958380 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958380 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958381 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958381 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958382 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958382 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958383 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958383 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958384 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958384 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958384 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958385 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958385 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958385 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958386 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958386 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958386 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958387 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958387 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958388 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958388 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958389 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958389 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958390 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958390 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958390 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958391 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958391 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958392 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958392 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958393 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958393 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958394 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958394 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958394 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958395 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958396 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958396 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958397 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958397 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958397 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958398 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958398 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958398 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958399 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958400 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958400 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958401 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958401 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958401 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958402 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958402 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958402 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958403 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958404 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958404 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958405 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958405 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958405 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958406 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958406 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958406 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958407 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958408 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958408 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958409 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958410 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958410 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958411 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958411 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958411 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958412 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958412 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958413 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958413 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958414 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958414 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958415 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958415 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958415 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958416 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958417 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958417 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958418 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958418 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958418 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958419 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958419 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958419 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958420 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958421 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958421 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958422 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958422 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958422 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958423 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958424 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958424 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958425 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958425 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958425 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958427 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958427 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958427 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958428 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958428 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958428 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958429 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958430 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958430 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958431 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958431 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958431 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958432 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958433 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958433 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958434 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958434 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958434 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958435 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958435 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958435 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958437 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958437 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958437 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958438 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958438 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958439 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958440 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958440 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958440 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958441 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958442 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958442 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958443 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958443 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958443 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958444 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958445 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958445 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958446 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958446 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958446 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958447 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958448 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958448 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958449 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958449 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958449 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958450 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958450 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958451 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958452 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958452 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958452 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958453 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958453 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958454 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958455 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958455 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958455 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958456 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958457 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958457 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958458 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958458 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958458 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958459 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958460 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958460 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958461 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958461 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958461 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958462 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958463 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958463 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958464 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958464 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958464 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958465 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958466 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958466 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958467 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958467 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958467 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958468 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958469 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958469 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958470 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958470 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958470 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958472 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958472 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958472 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958473 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958474 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958474 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958475 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958475 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958476 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958477 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958477 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958477 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958478 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958479 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958479 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958480 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958480 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958480 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958481 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958482 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958482 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958483 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 5 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958483 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958483 "|N_Bit_Calculator|display:D0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[23\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[23\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[23\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[22\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[22\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[22\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[21\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[21\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[21\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[20\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[20\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[20\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[19\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[19\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[19\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[18\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[18\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[18\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[17\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[17\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[17\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[16\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[16\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[16\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[15\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[15\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[15\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[14\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[14\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[14\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[13\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[13\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[13\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[12\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[12\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[12\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[11\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[11\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[10\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[10\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[9\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[9\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[8\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[8\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[8\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[7\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[7\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[7\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[6\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[6\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[6\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[5\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[5\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[5\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[4\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[4\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[4\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:D0\|BCD_converter:comb_3\|temp\[0\]\[3\] " "Net \"display:D0\|BCD_converter:comb_3\|temp\[0\]\[3\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[3\]" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678915958491 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1678915958491 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958497 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958497 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958498 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958498 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958499 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958500 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958500 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958502 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958503 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958503 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958504 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958505 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958505 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958507 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958508 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958508 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958509 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958510 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958510 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958512 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958513 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958513 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958515 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958516 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958516 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958517 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958518 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958518 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958520 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958521 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958521 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958522 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958523 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958523 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958525 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958526 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958526 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958528 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958528 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958529 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958530 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958531 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958531 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958533 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958534 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958534 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958535 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958536 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958536 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958538 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958539 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958539 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958541 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958542 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958542 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958544 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958545 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958545 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958546 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958547 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958547 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958549 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958550 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958550 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958551 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958552 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958552 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958554 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958555 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958555 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958556 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958557 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958557 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958560 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958560 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958561 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958562 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958563 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958563 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958565 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958566 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958566 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958568 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958568 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958569 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958570 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958571 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958571 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958573 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958574 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958574 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958576 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958577 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958577 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958579 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958579 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958580 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958581 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958582 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958582 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958584 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958585 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958585 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958586 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958587 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958587 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958589 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958590 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958590 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958593 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958593 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958594 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958595 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958596 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958596 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958598 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958599 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958599 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958601 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958602 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958602 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958603 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958604 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958604 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958606 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958607 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958607 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958609 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958610 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958610 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958612 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958613 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958613 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958615 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958616 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958616 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958617 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958618 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958618 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958620 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958621 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958621 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958623 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958624 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958624 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958626 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958627 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958627 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958629 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958630 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958630 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958632 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958632 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958633 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958634 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958635 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958635 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958637 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958638 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958638 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958639 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958640 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958640 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958642 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958643 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958643 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958645 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958646 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958646 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958648 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958649 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958649 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958650 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958651 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958651 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958653 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958654 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958654 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958656 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958657 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958657 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958658 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958659 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958659 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958661 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958662 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958662 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958664 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958665 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958665 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958667 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958667 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958668 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958669 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958670 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958670 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958672 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958673 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958673 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958675 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958676 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958676 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958679 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958681 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958681 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958683 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958684 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958684 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958686 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958687 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958687 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958689 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958690 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958690 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958692 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958693 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958693 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958695 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958696 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958696 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958698 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958699 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958699 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958701 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958702 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958702 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958703 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958704 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958705 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958706 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958707 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958708 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958709 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958710 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958710 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958712 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958713 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958713 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958715 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958716 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958716 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D1 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958718 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958719 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958719 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958721 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958721 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 20 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 20.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958723 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D0 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678915958723 "|N_Bit_Calculator|n_bit_alu:A0|n_bit_subtractor:D1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "207 " "207 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678915966789 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678915966818 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO\[21\]\" and its non-tri-state driver." {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678915966818 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678915966818 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO\[25\]\" and its non-tri-state driver." {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678915966818 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1678915966818 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678915966819 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1678915966819 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915970667 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[21\]~synth " "Node \"GPIO\[21\]~synth\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915970667 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915970667 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[25\]~synth " "Node \"GPIO\[25\]~synth\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915970667 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1678915970667 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678915970668 "|N_Bit_Calculator|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678915970668 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678915970811 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.map.smsg " "Generated suppressed messages file C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915972511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678915973453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678915973453 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "N_Bit_Calculator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE525/Material/DE10/Tools/SystemBuilder/CodeGenerated/DE10_LITE/N_Bit_Calculator/N_Bit_Calculator.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678915973661 "|N_Bit_Calculator|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678915973661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1850 " "Implemented 1850 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678915973662 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678915973662 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1678915973662 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1665 " "Implemented 1665 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678915973662 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678915973662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 757 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 757 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678915973785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 14:32:53 2023 " "Processing ended: Wed Mar 15 14:32:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678915973785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678915973785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678915973785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678915973785 ""}
