Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 18a6060d57d64dae98fc78c1ee6564d4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bram_sum_behav xil_defaultlib.tb_bram_sum xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port ADDR [/home/xe-lpt-47/Documents/Maple/Pre-boarding/DLD/Vivado_Project_simulations/sum_an_array_lec10/bram_sum/bram_sum.srcs/sim_1/new/tb_bram_sum.v:272]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram_sum
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module unimacro_ver.BRAM_SINGLE_MACRO(DEVICE="7SERIE...
Compiling module xil_defaultlib.tb_bram_sum
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_sum_behav
