Trying to implement a avr core in verilog. Still work in progress.
