# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_S_AXI.v" \
"../../../../axi_stream_tbprj.srcs/sim_1/new/axi_slave_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
