LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY afficheur IS
PORT(
CLK: IN  STD_LOGIC
SW:  IN  STD_LOGIC_VECTOR(3 DOWNTO 0)
HEX: OUT STD_LOGIC_VECTOR(6 DOWNTO 0)
)

END afficheur;

ARCHITECTURE archi OF afficheur IS 
HEXS: SIGNAL STD_LOGIC_VECTOR(6 DOWNTO 0)
BEGIN 

PROCESS
BEGIN
WAIT UNTIL CLK'EVENT AND CLK= '1'
