//open a logfile and replace the existing logfile (if exists)
set log file ../logfile/out.log -replace

set compare effort low

read library -Both -Replace -sensitive -Statetable -Liberty /tools/kits/TSMCPDK/TSMC65/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.lib /tools/kits/TSMCPDK/TSMC65/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3tc.lib

read lef file -Both /tools/kits/TSMCPDK/TSMC65/TSMCHOME/digital/Back_End/lef/tcbn65lplvt_200a/lef/tcbn65lplvt_9lmT2.lef

// CHANGE TO YOURE GOLDEN NETLIST
read design ../datain/golden.v -Verilog -Golden -continuousassignment Bidirectional -nokeep_unreach -norangeconstraint

//CHANGE TO YOUR REVISED NETLIST
read design ../datain/revised.v -Verilog -Revised -sensitive -continuousassignment Bidirectional -nokeep_unreach -nosupply

//CHANGE TO YOURE ADDED SCAN CHAINS
//SCAN CHAINS
//ignore scan insertion - not in the RTL
add pin constraints 0 scan_in1 scan_in2 -both
add ignore outputs scan_out1 scan_out2 -both
add pin constraints 0 scan_en -both

// Disregard gated clocks as a reason for non-equivalance
set flatten model -gated_clock

uniquify -all

// Write Hierarchical dofile with wordlevel (reverse engineering algorithm that takes longer)
write hier_compare dofile hier.do -replace -prepend_string "analyze datapath -module -threads 4 ; analyze datapath -wordlevel -verbose" -usage

set dofile abort OFF
set compare effort low
run hier_compare hier.do
set log file
