      |                         ^~
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:195:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  195 |       collision_a_address = a1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:196:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  196 |       collision_a_read_flag = 1;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:198:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  198 |       collision_a_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:214:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  214 |       collision_b_address = b1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:215:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  215 |       collision_b_write_flag = 1;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:217:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  217 |       collision_b_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:237:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  237 |         collision_a_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:241:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  241 |         collision_a_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:248:31: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  248 |         collision_a_read_flag = 0;
      |                               ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:254:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  254 |         collision_b_write_flag = 0;   
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:258:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  258 |         collision_b_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:265:31: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  265 |         collision_b_read_flag = 0;
      |                               ^
%Warning-INITIALDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:373:21: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  373 |         RAM2_DATA[b][c] <= INIT2[a];
      |                     ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:442:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  442 |         collision_a2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:446:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  446 |         collision_a2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:453:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  453 |         collision_a2_read_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:459:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  459 |         collision_b2_write_flag = 0;   
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:463:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  463 |         collision_b2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:470:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  470 |         collision_b2_read_flag = 0;
      |                                ^
%Error-BLKLOOPINIT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:145:43: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
  145 |                 RAM1_PARITY[b1_addr][k_p] <= WPARITY_B1[k_p-(find_b1_write_index(ADDR_B1)*B1_PARITY_WRITE_WIDTH)];
      |                                           ^~
%Error-BLKLOOPINIT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:208:35: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
  208 |             RAM1_DATA[b1_addr][k] <= WDATA_B1[k-(find_b1_write_index(ADDR_B1)*B1_DATA_WRITE_WIDTH)];
      |                                   ^~
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/asym_ram_sdp_write_wider_dc_logic/run_1/synth_1_1/synthesis/asym_ram_sdp_write_wider_dc_logic_post_synth.v:38:14: Signal unoptimizable: Circular combinational logic: 'co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.$0$memwr$\RAM____Vhsh9QkEKb9HSHx4qOFkXnw8U1E94Nt24OSZh8iQnzDz'
   38 |   wire [7:0] \$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:82$1_EN[7:0]$518 ;
      |              ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/asym_ram_sdp_write_wider_dc_logic/run_1/synth_1_1/synthesis/asym_ram_sdp_write_wider_dc_logic_post_synth.v:38:14:      Example path: co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.$0$memwr$\RAM____Vhsh9QkEKb9HSHx4qOFkXnw8U1E94Nt24OSZh8iQnzDz
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/asym_ram_sdp_write_wider_dc_logic/run_1/synth_1_1/synthesis/asym_ram_sdp_write_wider_dc_logic_post_synth.v:773:1322:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/asym_ram_sdp_write_wider_dc_logic/run_1/synth_1_1/synthesis/asym_ram_sdp_write_wider_dc_logic_post_synth.v:38:14:      Example path: co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.$0$memwr$\RAM____Vhsh9QkEKb9HSHx4qOFkXnw8U1E94Nt24OSZh8iQnzDz
%Error: Exiting due to 2 error(s)
ERROR: SGT: Design asym_ram_sdp_write_wider_dc_logic simulation compilation failed!

ERROR: SGT: Design asym_ram_sdp_write_wider_dc_logic simulation failed!

Design asym_ram_sdp_write_wider_dc_logic simulation compilation failed!
Design asym_ram_sdp_write_wider_dc_logic simulation failed!

    while executing
"simulate gate verilator"
    (file "../raptor_tcl.tcl" line 27)
