vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:58:00 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v 
# -- Compiling module Sign_Extend
# ** Error: (vlog-13069) /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v(5): near "{": syntax error, unexpected '{'.
# End time: 21:58:00 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:58:39 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v 
# -- Compiling module Sign_Extend
# ** Error: (vlog-13069) /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v(5): near "{": syntax error, unexpected '{'.
# End time: 21:58:39 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:59:26 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v 
# -- Compiling module Sign_Extend
# ** Error: (vlog-13069) /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v(7): near ",": syntax error, unexpected ',', expecting '}'.
# End time: 21:59:26 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:59:52 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v 
# -- Compiling module Sign_Extend
# ** Error: (vlog-13069) /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v(7): near "(": syntax error, unexpected '(', expecting ',' or '}'.
# End time: 21:59:52 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:00:50 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v 
# -- Compiling module Sign_Extend
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v(7): (vlog-2110) Illegal reference to net "o_Y".
# End time: 22:00:50 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:01:12 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v 
# -- Compiling module Sign_Extend
# ** Error: (vlog-13069) /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v(6): near "=": syntax error, unexpected '=', expecting ++ or --.
# End time: 22:01:12 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:01:23 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend.v 
# -- Compiling module Sign_Extend
# 
# Top level modules:
# 	Sign_Extend
# End time: 22:01:23 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:04:04 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v 
# -- Compiling module Sign_Extend_tb
# 
# Top level modules:
# 	Sign_Extend_tb
# End time: 22:04:04 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Sign_Extend_tb
# vsim work.Sign_Extend_tb 
# Start time: 22:04:08 on Nov 23,2020
# Loading work.Sign_Extend_tb
# Loading work.Sign_Extend
add wave -position insertpoint sim:/Sign_Extend_tb/*
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:04:27 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v 
# -- Compiling module Sign_Extend_tb
# 
# Top level modules:
# 	Sign_Extend_tb
# End time: 22:04:27 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Sign_Extend_tb
# End time: 22:04:35 on Nov 23,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim work.Sign_Extend_tb 
# Start time: 22:04:35 on Nov 23,2020
# Loading work.Sign_Extend_tb
# Loading work.Sign_Extend
add wave -position insertpoint sim:/Sign_Extend_tb/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $finish    : /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v(9)
#    Time: 20 ps  Iteration: 0  Instance: /Sign_Extend_tb
# 1
# Break in Module Sign_Extend_tb at /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v line 9
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:05:01 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v 
# -- Compiling module Sign_Extend_tb
# 
# Top level modules:
# 	Sign_Extend_tb
# End time: 22:05:01 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Sign_Extend_tb
# End time: 22:05:09 on Nov 23,2020, Elapsed time: 0:00:34
# Errors: 0, Warnings: 1
# vsim work.Sign_Extend_tb 
# Start time: 22:05:09 on Nov 23,2020
# Loading work.Sign_Extend_tb
# Loading work.Sign_Extend
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $finish    : /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v(9)
#    Time: 20 ps  Iteration: 0  Instance: /Sign_Extend_tb
# 1
# Break in Module Sign_Extend_tb at /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v line 9
add wave -position insertpoint sim:/Sign_Extend_tb/*
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $finish    : /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v(9)
#    Time: 20 ps  Iteration: 0  Instance: /Sign_Extend_tb
# 1
# Break in Module Sign_Extend_tb at /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v line 9
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:05:50 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v 
# -- Compiling module Sign_Extend_tb
# 
# Top level modules:
# 	Sign_Extend_tb
# End time: 22:05:50 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:05:50 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v 
# -- Compiling module Sign_Extend_tb
# 
# Top level modules:
# 	Sign_Extend_tb
# End time: 22:05:51 on Nov 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.Sign_Extend_tb
# End time: 22:05:58 on Nov 23,2020, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# vsim work.Sign_Extend_tb 
# Start time: 22:05:58 on Nov 23,2020
# Loading work.Sign_Extend_tb
# Loading work.Sign_Extend
add wave -position insertpoint sim:/Sign_Extend_tb/*
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $finish    : /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v(9)
#    Time: 40 ps  Iteration: 0  Instance: /Sign_Extend_tb
# 1
# Break in Module Sign_Extend_tb at /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Sign_Extend_tb.v line 9
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:13:07 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v 
# -- Compiling module ALU
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(30): (vlog-2730) Undefined variable: 'AND'.
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(31): (vlog-2730) Undefined variable: 'OR'.
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(32): (vlog-2730) Undefined variable: 'ADD'.
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(33): (vlog-2730) Undefined variable: 'SRA'.
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(34): (vlog-2730) Undefined variable: 'SRL'.
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(35): (vlog-2730) Undefined variable: 'SUB'.
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(36): (vlog-2730) Undefined variable: 'SLT'.
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(37): (vlog-2730) Undefined variable: 'SLTU'.
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(38): (vlog-2730) Undefined variable: 'SLL'.
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(39): (vlog-2730) Undefined variable: 'NOR'.
# ** Error: /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(40): (vlog-2730) Undefined variable: 'XOR'.
# End time: 22:13:07 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:13:22 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v 
# -- Compiling module ALU
# ** Error: (vlog-13069) ** while parsing macro expansion: 'AND' starting at /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(30)
# ** at /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v(30): near ";": syntax error, unexpected ';', expecting ':'.
# End time: 22:13:22 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:13:39 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:13:39 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:15:31 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/ALU/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:15:31 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Adder.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:18:25 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Adder.v 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 22:18:25 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Shift_Left_2.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:19:35 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/Others/Shift_Left_2.v 
# -- Compiling module Shift_Left_2
# 
# Top level modules:
# 	Shift_Left_2
# End time: 22:19:35 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/DataMEM/DataMEM.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:49:36 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/DataMEM/DataMEM.v 
# -- Compiling module DataMEM
# 
# Top level modules:
# 	DataMEM
# End time: 22:49:36 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/DataMEM/DataMEM_tb.v
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:49:36 on Nov 23,2020
# vlog -reportprogress 300 -work work /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/DataMEM/DataMEM_tb.v 
# -- Compiling module DataMEM_tb
# 
# Top level modules:
# 	DataMEM_tb
# End time: 22:49:36 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.DataMEM_tb
# End time: 22:49:43 on Nov 23,2020, Elapsed time: 0:43:45
# Errors: 12, Warnings: 1
# vsim work.DataMEM_tb 
# Start time: 22:49:43 on Nov 23,2020
# Loading work.DataMEM_tb
# Loading work.DataMEM
add wave -position insertpoint sim:/DataMEM_tb/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-7) Failed to open readmem file "MEMData.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/DataMEM/DataMEM.v(12)
#    Time: 0 ps  Iteration: 0  Instance: /DataMEM_tb/DataMEM
run
# ** Note: $finish    : /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/DataMEM/DataMEM_tb.v(22)
#    Time: 115 ps  Iteration: 0  Instance: /DataMEM_tb
# 1
# Break in Module DataMEM_tb at /home/jin/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle/DataMEM/DataMEM_tb.v line 22
# End time: 22:50:35 on Nov 23,2020, Elapsed time: 0:00:52
# Errors: 0, Warnings: 2
