* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Dec 12 2017 23:24:49

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : d2_state
T_14_21_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g2_1
T_15_22_wire_logic_cluster/lc_4/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g0_1
T_14_22_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_1/in_3

End 

Net : d2.idle_i
T_15_22_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_41
T_16_25_sp4_v_t_41
T_16_29_sp4_v_t_37
T_16_33_lc_trk_g1_0
T_16_33_wire_gbuf/in

End 

Net : d2.idle_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

End 

Net : d2_sync_1
T_15_21_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g1_6
T_15_22_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_1/in_1

T_15_21_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_0/in_3

End 

Net : d1_sync_1
T_11_15_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_4/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_3/in_0

T_11_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_3/in_3

End 

Net : d1.idle_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_5/s_r

End 

Net : d1.idle_i
T_10_16_wire_logic_cluster/lc_4/out
T_9_16_sp4_h_l_0
T_5_16_sp4_h_l_3
T_0_16_span4_horz_3
T_0_16_lc_trk_g0_3
T_0_16_wire_gbuf/in

End 

Net : s_a_state
T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g3_3
T_10_16_wire_logic_cluster/lc_4/in_0

T_10_16_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_46
T_10_14_lc_trk_g2_6
T_10_14_wire_logic_cluster/lc_5/in_3

T_10_16_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_3/in_1

T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g3_3
T_10_16_wire_logic_cluster/lc_3/in_1

End 

Net : d2.trans_up_1_15_8
T_14_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g1_6
T_14_21_wire_logic_cluster/lc_0/in_1

End 

Net : d2.countZ0Z_10
T_13_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_6/in_1

T_13_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_1/in_1

End 

Net : d2_trans_up_1_15
T_14_21_wire_logic_cluster/lc_0/out
T_14_18_sp4_v_t_40
T_15_22_sp4_h_l_11
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_2/cen

End 

Net : d2.trans_up_1_15_1
T_14_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g2_4
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

End 

Net : d2.countZ0Z_0
T_14_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g1_1
T_14_21_input_2_4
T_14_21_wire_logic_cluster/lc_4/in_2

T_14_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_4/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_1/in_3

End 

Net : d2.countZ0Z_6
T_13_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_4/in_1

T_13_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g1_5
T_13_20_wire_logic_cluster/lc_5/in_1

End 

Net : d2.countZ0Z_9
T_13_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g0_0
T_14_21_wire_logic_cluster/lc_6/in_0

T_13_21_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g3_0
T_13_21_wire_logic_cluster/lc_0/in_1

End 

Net : d2.countZ0Z_8
T_13_20_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g3_7
T_14_21_input_2_6
T_14_21_wire_logic_cluster/lc_6/in_2

T_13_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_7/in_1

End 

Net : d2.countZ0Z_13
T_13_21_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g1_4
T_13_22_wire_logic_cluster/lc_6/in_1

T_13_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g3_4
T_13_21_wire_logic_cluster/lc_4/in_1

End 

Net : d2.countZ0Z_5
T_13_20_wire_logic_cluster/lc_4/out
T_11_20_sp4_h_l_5
T_14_20_sp4_v_t_40
T_14_21_lc_trk_g2_0
T_14_21_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g3_4
T_13_20_wire_logic_cluster/lc_4/in_1

End 

Net : d2.countZ0Z_14
T_13_21_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_6/in_0

T_13_21_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g1_5
T_13_21_wire_logic_cluster/lc_5/in_1

End 

Net : d2.countZ0Z_12
T_13_21_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g1_3
T_13_22_input_2_6
T_13_22_wire_logic_cluster/lc_6/in_2

T_13_21_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_3/in_1

End 

Net : d2.trans_up_1_15_7
T_13_22_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_37
T_14_21_lc_trk_g3_0
T_14_21_wire_logic_cluster/lc_0/in_3

End 

Net : d2.countZ0Z_11
T_13_21_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g1_2
T_13_22_wire_logic_cluster/lc_6/in_3

T_13_21_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_2/in_1

End 

Net : d2.countZ0Z_7
T_13_20_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g3_6
T_14_21_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_6/in_1

End 

Net : d2.countZ0Z_4
T_13_20_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g2_3
T_14_21_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_3/in_1

End 

Net : d1.countZ0Z_0
T_9_16_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g2_1
T_10_17_wire_logic_cluster/lc_0/in_1

T_9_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g1_1
T_10_16_wire_logic_cluster/lc_5/in_1

T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_0/in_1

T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_1/in_0

End 

Net : d2.un3_count_cry_15
T_13_21_wire_logic_cluster/lc_6/cout
T_13_21_wire_logic_cluster/lc_7/in_3

End 

Net : d1.un3_count_cry_15
T_10_18_wire_logic_cluster/lc_6/cout
T_10_18_wire_logic_cluster/lc_7/in_3

End 

Net : d2.countZ0Z_1
T_14_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g2_4
T_13_20_input_2_0
T_13_20_wire_logic_cluster/lc_0/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_4/in_3

End 

Net : d1.countZ0Z_1
T_9_16_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g2_0
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

T_9_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_6/in_0

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_0/in_3

End 

Net : d2.countZ0Z_2
T_13_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_1/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_2/in_3

End 

Net : d1.countZ0Z_2
T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g0_1
T_10_16_wire_logic_cluster/lc_6/in_1

End 

Net : d2.un3_count_cry_14
T_13_21_wire_logic_cluster/lc_5/cout
T_13_21_wire_logic_cluster/lc_6/in_3

Net : d1.un3_count_cry_14
T_10_18_wire_logic_cluster/lc_5/cout
T_10_18_wire_logic_cluster/lc_6/in_3

Net : d1.countZ0Z_3
T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g1_2
T_10_17_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g1_2
T_10_16_wire_logic_cluster/lc_6/in_3

End 

Net : d2.countZ0Z_3
T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g1_2
T_13_20_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_2/in_1

End 

Net : d2.un3_count_cry_13
T_13_21_wire_logic_cluster/lc_4/cout
T_13_21_wire_logic_cluster/lc_5/in_3

Net : d1.un3_count_cry_13
T_10_18_wire_logic_cluster/lc_4/cout
T_10_18_wire_logic_cluster/lc_5/in_3

Net : d2.un3_count_cry_12
T_13_21_wire_logic_cluster/lc_3/cout
T_13_21_wire_logic_cluster/lc_4/in_3

Net : d1.un3_count_cry_12
T_10_18_wire_logic_cluster/lc_3/cout
T_10_18_wire_logic_cluster/lc_4/in_3

Net : d1.countZ0Z_4
T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_5/in_0

End 

Net : d1.countZ0Z_5
T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g3_4
T_10_17_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g1_4
T_10_16_input_2_5
T_10_16_wire_logic_cluster/lc_5/in_2

End 

Net : d1.un3_count_cry_11
T_10_18_wire_logic_cluster/lc_2/cout
T_10_18_wire_logic_cluster/lc_3/in_3

Net : d2.un3_count_cry_11
T_13_21_wire_logic_cluster/lc_2/cout
T_13_21_wire_logic_cluster/lc_3/in_3

Net : d1.countZ0Z_14
T_10_18_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g2_5
T_9_17_wire_logic_cluster/lc_6/in_1

T_10_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_5/in_1

End 

Net : d1_trans_dn_1_15
T_10_16_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_1/cen

End 

Net : d1.countZ0Z_6
T_10_17_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g1_5
T_10_16_wire_logic_cluster/lc_5/in_3

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/in_1

End 

Net : d1.countZ0Z_13
T_10_18_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g2_4
T_9_17_wire_logic_cluster/lc_6/in_0

T_10_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g3_4
T_10_18_wire_logic_cluster/lc_4/in_1

End 

Net : d1.countZ0Z_12
T_10_18_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

T_10_18_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g1_3
T_10_18_wire_logic_cluster/lc_3/in_1

End 

Net : d1.countZ0Z_11
T_10_18_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g3_2
T_9_17_wire_logic_cluster/lc_6/in_3

T_10_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g1_2
T_10_18_wire_logic_cluster/lc_2/in_1

End 

Net : d1.trans_dn_1_15_7
T_9_17_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_2/in_3

End 

Net : d1.trans_dn_1_15_1
T_10_16_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g3_5
T_10_16_wire_logic_cluster/lc_2/in_0

End 

Net : d2.un3_count_cry_10
T_13_21_wire_logic_cluster/lc_1/cout
T_13_21_wire_logic_cluster/lc_2/in_3

Net : d1.un3_count_cry_10
T_10_18_wire_logic_cluster/lc_1/cout
T_10_18_wire_logic_cluster/lc_2/in_3

Net : d1_trans_dn_1_14_2
T_10_16_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g1_6
T_10_15_wire_logic_cluster/lc_3/in_0

T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_3/in_3

End 

Net : d1.countZ0Z_16
T_10_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_42
T_8_16_sp4_h_l_1
T_10_16_lc_trk_g2_4
T_10_16_input_2_6
T_10_16_wire_logic_cluster/lc_6/in_2

T_10_18_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g1_7
T_10_18_wire_logic_cluster/lc_7/in_1

End 

Net : d2.countZ0Z_15
T_13_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_0/in_0

T_13_21_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g1_6
T_13_21_wire_logic_cluster/lc_6/in_1

End 

Net : d1.countZ0Z_7
T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g1_6
T_10_17_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g0_6
T_10_16_wire_logic_cluster/lc_1/in_1

End 

Net : d1.un3_count_cry_9
T_10_18_wire_logic_cluster/lc_0/cout
T_10_18_wire_logic_cluster/lc_1/in_3

Net : d2.un3_count_cry_9
T_13_21_wire_logic_cluster/lc_0/cout
T_13_21_wire_logic_cluster/lc_1/in_3

Net : d1.countZ0Z_10
T_10_18_wire_logic_cluster/lc_1/out
T_10_15_sp4_v_t_42
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_1/in_0

T_10_18_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g3_1
T_10_18_wire_logic_cluster/lc_1/in_1

End 

Net : d1.countZ0Z_9
T_10_18_wire_logic_cluster/lc_0/out
T_10_15_sp4_v_t_40
T_10_16_lc_trk_g3_0
T_10_16_input_2_1
T_10_16_wire_logic_cluster/lc_1/in_2

T_10_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_0/in_1

End 

Net : d1.trans_dn_1_15_8_cascade_
T_10_16_wire_logic_cluster/lc_1/ltout
T_10_16_wire_logic_cluster/lc_2/in_2

End 

Net : d1.countZ0Z_8
T_10_17_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_7/in_1

T_10_17_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g1_7
T_10_16_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_9_15_0_
T_13_21_wire_logic_cluster/carry_in_mux/cout
T_13_21_wire_logic_cluster/lc_0/in_3

Net : bfn_6_12_0_
T_10_18_wire_logic_cluster/carry_in_mux/cout
T_10_18_wire_logic_cluster/lc_0/in_3

Net : d1.countZ0Z_15
T_10_18_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_36
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_2/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g1_6
T_10_18_wire_logic_cluster/lc_6/in_1

End 

Net : d2_trans_up_1_15_cascade_
T_14_21_wire_logic_cluster/lc_0/ltout
T_14_21_wire_logic_cluster/lc_1/in_2

End 

Net : d2.un3_count_cry_7
T_13_20_wire_logic_cluster/lc_6/cout
T_13_20_wire_logic_cluster/lc_7/in_3

Net : d1.un3_count_cry_7
T_10_17_wire_logic_cluster/lc_6/cout
T_10_17_wire_logic_cluster/lc_7/in_3

Net : d1_trans_dn_1_15_cascade_
T_10_16_wire_logic_cluster/lc_2/ltout
T_10_16_wire_logic_cluster/lc_3/in_2

End 

Net : d2_trans_up_1_14_2
T_14_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g1_2
T_14_21_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g0_2
T_14_22_wire_logic_cluster/lc_0/in_0

End 

Net : d2.countZ0Z_16
T_13_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g1_7
T_14_21_input_2_2
T_14_21_wire_logic_cluster/lc_2/in_2

T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g1_7
T_13_21_wire_logic_cluster/lc_7/in_1

End 

Net : d1.un3_count_cry_6
T_10_17_wire_logic_cluster/lc_5/cout
T_10_17_wire_logic_cluster/lc_6/in_3

Net : d2.un3_count_cry_6
T_13_20_wire_logic_cluster/lc_5/cout
T_13_20_wire_logic_cluster/lc_6/in_3

Net : d1.un3_count_cry_5
T_10_17_wire_logic_cluster/lc_4/cout
T_10_17_wire_logic_cluster/lc_5/in_3

Net : d2.un3_count_cry_5
T_13_20_wire_logic_cluster/lc_4/cout
T_13_20_wire_logic_cluster/lc_5/in_3

Net : d2.un3_count_cry_4
T_13_20_wire_logic_cluster/lc_3/cout
T_13_20_wire_logic_cluster/lc_4/in_3

Net : d1.un3_count_cry_4
T_10_17_wire_logic_cluster/lc_3/cout
T_10_17_wire_logic_cluster/lc_4/in_3

Net : d2.un3_count_cry_3
T_13_20_wire_logic_cluster/lc_2/cout
T_13_20_wire_logic_cluster/lc_3/in_3

Net : d1.un3_count_cry_3
T_10_17_wire_logic_cluster/lc_2/cout
T_10_17_wire_logic_cluster/lc_3/in_3

Net : d1.un3_count_cry_2
T_10_17_wire_logic_cluster/lc_1/cout
T_10_17_wire_logic_cluster/lc_2/in_3

Net : d2.un3_count_cry_2
T_13_20_wire_logic_cluster/lc_1/cout
T_13_20_wire_logic_cluster/lc_2/in_3

Net : d2.un3_count_cry_1
T_13_20_wire_logic_cluster/lc_0/cout
T_13_20_wire_logic_cluster/lc_1/in_3

Net : d1.un3_count_cry_1
T_10_17_wire_logic_cluster/lc_0/cout
T_10_17_wire_logic_cluster/lc_1/in_3

Net : led_b_c
T_14_22_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g0_0
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_14_22_wire_logic_cluster/lc_0/out
T_14_18_sp12_v_t_23
T_15_18_sp12_h_l_0
T_26_6_sp12_v_t_23
T_26_4_sp4_v_t_47
T_27_4_sp4_h_l_3
T_30_0_span4_vert_44
T_30_0_lc_trk_g0_4
T_30_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : led_a_c
T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g0_3
T_10_15_input_2_3
T_10_15_wire_logic_cluster/lc_3/in_2

T_10_15_wire_logic_cluster/lc_3/out
T_4_15_sp12_h_l_1
T_15_3_sp12_v_t_22
T_16_3_sp12_h_l_1
T_24_3_sp4_h_l_8
T_28_3_sp4_h_l_11
T_31_0_span4_vert_29
T_31_0_lc_trk_g0_5
T_31_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : d2.syncZ0Z_0
T_16_21_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g3_6
T_15_21_wire_logic_cluster/lc_6/in_3

End 

Net : d1.syncZ0Z_0
T_12_15_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g2_3
T_11_15_wire_logic_cluster/lc_0/in_3

End 

Net : CLK_c_g
T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

End 

Net : switch_b_c
T_29_0_wire_io_cluster/io_1/D_IN_0
T_29_0_span12_vert_20
T_18_11_sp12_h_l_0
T_17_11_sp12_v_t_23
T_17_17_sp4_v_t_39
T_16_21_lc_trk_g1_2
T_16_21_wire_logic_cluster/lc_6/in_3

End 

Net : switch_a_c
T_29_0_wire_io_cluster/io_0/D_IN_0
T_29_0_span12_vert_0
T_18_1_sp12_h_l_0
T_17_1_sp12_v_t_23
T_17_7_sp4_v_t_39
T_14_11_sp4_h_l_7
T_13_11_sp4_v_t_42
T_12_15_lc_trk_g1_7
T_12_15_wire_logic_cluster/lc_3/in_3

End 

Net : led_c_c
T_10_14_wire_logic_cluster/lc_5/out
T_10_7_sp12_v_t_22
T_11_7_sp12_h_l_1
T_23_7_sp12_h_l_1
T_27_7_sp4_h_l_4
T_30_3_sp4_v_t_41
T_30_0_span4_vert_24
T_30_0_lc_trk_g1_0
T_30_0_wire_io_cluster/io_1/D_OUT_0

End 

