#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x144e05f80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x144e060f0 .scope module, "async_receiver" "async_receiver" 3 77;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RxD";
    .port_info 2 /OUTPUT 1 "RxD_data_ready";
    .port_info 3 /OUTPUT 8 "RxD_data";
    .port_info 4 /OUTPUT 1 "RxD_idle";
    .port_info 5 /OUTPUT 1 "RxD_endofpacket";
P_0x144e06260 .param/l "Baud" 0 3 79, +C4<00000000000000011100001000000000>;
P_0x144e062a0 .param/l "ClkFrequency" 0 3 78, +C4<00000010111110101111000010000000>;
P_0x144e062e0 .param/l "Oversampling" 1 3 96, +C4<00000000000000000000000000001000>;
P_0x144e06320 .param/l "l2o" 1 3 138, +C4<00000000000000000000000000000100>;
L_0x144e1a3b0 .functor AND 1, L_0x144e19fe0, L_0x144e1a270, C4<1>, C4<1>;
v0x144e17800_0 .var "Filter_cnt", 1 0;
v0x144e178c0_0 .var "GapCnt", 5 0;
v0x144e17960_0 .var "OversamplingCnt", 2 0;
v0x144e17a10_0 .net "OversamplingTick", 0 0, L_0x144e19fe0;  1 drivers
o0x1480182b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x144e17ac0_0 .net "RxD", 0 0, o0x1480182b0;  0 drivers
v0x144e17b90_0 .var "RxD_bit", 0 0;
v0x144e17c30_0 .var "RxD_data", 7 0;
v0x144e17ce0_0 .var "RxD_data_ready", 0 0;
v0x144e17d80_0 .var "RxD_endofpacket", 0 0;
v0x144e17e90_0 .net "RxD_idle", 0 0, L_0x144e1a460;  1 drivers
v0x144e17f20_0 .var "RxD_state", 3 0;
v0x144e17fd0_0 .var "RxD_sync", 1 0;
v0x144e18080_0 .net *"_ivl_2", 31 0, L_0x144e1a0c0;  1 drivers
L_0x148050058 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144e18130_0 .net *"_ivl_5", 28 0, L_0x148050058;  1 drivers
L_0x1480500a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x144e181e0_0 .net/2u *"_ivl_6", 31 0, L_0x1480500a0;  1 drivers
v0x144e18290_0 .net *"_ivl_8", 0 0, L_0x144e1a270;  1 drivers
o0x148018100 .functor BUFZ 1, C4<z>; HiZ drive
v0x144e18330_0 .net "clk", 0 0, o0x148018100;  0 drivers
v0x144e184c0_0 .net "sampleNow", 0 0, L_0x144e1a3b0;  1 drivers
L_0x144e1a0c0 .concat [ 3 29 0 0], v0x144e17960_0, L_0x148050058;
L_0x144e1a270 .cmp/eq 32, L_0x144e1a0c0, L_0x1480500a0;
L_0x144e1a460 .part v0x144e178c0_0, 5, 1;
S_0x144e06860 .scope function.vec4.u32, "log2" "log2" 3 137, 3 137 0, S_0x144e060f0;
 .timescale 0 0;
; Variable log2 is vec4 return value of scope S_0x144e06860
v0x144e16ac0_0 .var/i "v", 31 0;
TD_async_receiver.log2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x144e16ac0_0;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %ix/vec4 4;
    %shiftr 4;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x144e16b60 .scope module, "tickgen" "BaudTickGen" 3 114, 3 190 0, S_0x144e060f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x144e16d20 .param/l "AccWidth" 1 3 200, +C4<000000000000000000000000000010001>;
P_0x144e16d60 .param/l "Baud" 0 3 192, +C4<00000000000000011100001000000000>;
P_0x144e16da0 .param/l "ClkFrequency" 0 3 191, +C4<00000010111110101111000010000000>;
P_0x144e16de0 .param/l "Inc" 1 3 203, +C4<000000000000000000000100101110000>;
P_0x144e16e20 .param/l "Oversampling" 0 3 193, +C4<00000000000000000000000000001000>;
P_0x144e16e60 .param/l "ShiftLimiter" 1 3 202, +C4<00000000000000000000000000000110>;
v0x144e17570_0 .var "Acc", 17 0;
v0x144e17600_0 .net "clk", 0 0, o0x148018100;  alias, 0 drivers
L_0x148050010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x144e17690_0 .net "enable", 0 0, L_0x148050010;  1 drivers
v0x144e17720_0 .net "tick", 0 0, L_0x144e19fe0;  alias, 1 drivers
E_0x144e17220 .event posedge, v0x144e17600_0;
L_0x144e19fe0 .part v0x144e17570_0, 17, 1;
S_0x144e17260 .scope function.vec4.u32, "log2" "log2" 3 199, 3 199 0, S_0x144e16b60;
 .timescale 0 0;
; Variable log2 is vec4 return value of scope S_0x144e17260
v0x144e174d0_0 .var/i "v", 31 0;
TD_async_receiver.tickgen.log2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x144e174d0_0;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %ix/vec4 4;
    %shiftr 4;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x144e06580 .scope module, "async_transmitter" "async_transmitter" 3 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "TxD_start";
    .port_info 2 /INPUT 8 "TxD_data";
    .port_info 3 /OUTPUT 1 "TxD";
    .port_info 4 /OUTPUT 1 "TxD_busy";
P_0x144e06360 .param/l "Baud" 0 3 15, +C4<00000000000000011100001000000000>;
P_0x144e063a0 .param/l "ClkFrequency" 0 3 14, +C4<00000010111110101111000010000000>;
L_0x144e1a8c0 .functor NOT 1, L_0x144e1a7a0, C4<0>, C4<0>, C4<0>;
L_0x144e1ad50 .functor AND 1, L_0x144e1abf0, L_0x144e1ac90, C4<1>, C4<1>;
L_0x144e1ae80 .functor OR 1, L_0x144e1aad0, L_0x144e1ad50, C4<0>, C4<0>;
v0x144e191d0_0 .net "BitTick", 0 0, L_0x144e1a540;  1 drivers
v0x144e19270_0 .net "TxD", 0 0, L_0x144e1ae80;  1 drivers
v0x144e19300_0 .net "TxD_busy", 0 0, L_0x144e1a8c0;  1 drivers
o0x148018820 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x144e193d0_0 .net "TxD_data", 7 0, o0x148018820;  0 drivers
v0x144e19460_0 .net "TxD_ready", 0 0, L_0x144e1a7a0;  1 drivers
v0x144e19540_0 .var "TxD_shift", 7 0;
o0x1480188b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x144e195f0_0 .net "TxD_start", 0 0, o0x1480188b0;  0 drivers
v0x144e19690_0 .var "TxD_state", 3 0;
v0x144e19740_0 .net *"_ivl_0", 31 0, L_0x144e1a620;  1 drivers
v0x144e19850_0 .net *"_ivl_10", 31 0, L_0x144e1a9b0;  1 drivers
L_0x148050178 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144e19900_0 .net *"_ivl_13", 27 0, L_0x148050178;  1 drivers
L_0x1480501c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x144e199b0_0 .net/2u *"_ivl_14", 31 0, L_0x1480501c0;  1 drivers
v0x144e19a60_0 .net *"_ivl_16", 0 0, L_0x144e1aad0;  1 drivers
v0x144e19b00_0 .net *"_ivl_19", 0 0, L_0x144e1abf0;  1 drivers
v0x144e19bb0_0 .net *"_ivl_21", 0 0, L_0x144e1ac90;  1 drivers
v0x144e19c60_0 .net *"_ivl_22", 0 0, L_0x144e1ad50;  1 drivers
L_0x1480500e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144e19d10_0 .net *"_ivl_3", 27 0, L_0x1480500e8;  1 drivers
L_0x148050130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144e19ea0_0 .net/2u *"_ivl_4", 31 0, L_0x148050130;  1 drivers
o0x1480186d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x144e19f30_0 .net "clk", 0 0, o0x1480186d0;  0 drivers
L_0x144e1a620 .concat [ 4 28 0 0], v0x144e19690_0, L_0x1480500e8;
L_0x144e1a7a0 .cmp/eq 32, L_0x144e1a620, L_0x148050130;
L_0x144e1a9b0 .concat [ 4 28 0 0], v0x144e19690_0, L_0x148050178;
L_0x144e1aad0 .cmp/gt 32, L_0x1480501c0, L_0x144e1a9b0;
L_0x144e1abf0 .part v0x144e19690_0, 3, 1;
L_0x144e1ac90 .part v0x144e19540_0, 0, 1;
S_0x144e18550 .scope module, "tickgen" "BaudTickGen" 3 39, 3 190 0, S_0x144e06580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x144e18710 .param/l "AccWidth" 1 3 200, +C4<000000000000000000000000000010001>;
P_0x144e18750 .param/l "Baud" 0 3 192, +C4<00000000000000011100001000000000>;
P_0x144e18790 .param/l "ClkFrequency" 0 3 191, +C4<00000010111110101111000010000000>;
P_0x144e187d0 .param/l "Inc" 1 3 203, +C4<000000000000000000000000100101110>;
P_0x144e18810 .param/l "Oversampling" 0 3 193, +C4<00000000000000000000000000000001>;
P_0x144e18850 .param/l "ShiftLimiter" 1 3 202, +C4<00000000000000000000000000000011>;
v0x144e18f40_0 .var "Acc", 17 0;
v0x144e18fd0_0 .net "clk", 0 0, o0x1480186d0;  alias, 0 drivers
v0x144e19060_0 .net "enable", 0 0, L_0x144e1a8c0;  alias, 1 drivers
v0x144e190f0_0 .net "tick", 0 0, L_0x144e1a540;  alias, 1 drivers
E_0x144e18be0 .event posedge, v0x144e18fd0_0;
L_0x144e1a540 .part v0x144e18f40_0, 17, 1;
S_0x144e18c20 .scope function.vec4.u32, "log2" "log2" 3 199, 3 199 0, S_0x144e18550;
 .timescale 0 0;
; Variable log2 is vec4 return value of scope S_0x144e18c20
v0x144e18ea0_0 .var/i "v", 31 0;
TD_async_transmitter.tickgen.log2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x144e18ea0_0;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %ix/vec4 4;
    %shiftr 4;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.5, 8;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0x144e16b60;
T_3 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x144e17570_0, 0, 18;
    %end;
    .thread T_3, $init;
    .scope S_0x144e16b60;
T_4 ;
    %wait E_0x144e17220;
    %load/vec4 v0x144e17690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x144e17570_0;
    %parti/s 17, 0, 2;
    %pad/u 18;
    %addi 2416, 0, 18;
    %assign/vec4 v0x144e17570_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 2416, 0, 18;
    %assign/vec4 v0x144e17570_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x144e060f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e17ce0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x144e17c30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e17d80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x144e17f20_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x144e17fd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x144e17800_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144e17b90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x144e17960_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x144e178c0_0, 0, 6;
    %end;
    .thread T_5, $init;
    .scope S_0x144e060f0;
T_6 ;
    %wait E_0x144e17220;
    %load/vec4 v0x144e17a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x144e17fd0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x144e17ac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x144e17fd0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x144e060f0;
T_7 ;
    %wait E_0x144e17220;
    %load/vec4 v0x144e17a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x144e17fd0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v0x144e17800_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x144e17800_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x144e17800_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x144e17fd0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v0x144e17800_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x144e17800_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x144e17800_0, 0;
T_7.5 ;
T_7.3 ;
    %load/vec4 v0x144e17800_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144e17b90_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x144e17800_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144e17b90_0, 0;
T_7.10 ;
T_7.9 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x144e060f0;
T_8 ;
    %wait E_0x144e17220;
    %load/vec4 v0x144e17a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x144e17f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x144e17960_0;
    %addi 1, 0, 3;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %assign/vec4 v0x144e17960_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x144e060f0;
T_9 ;
    %wait E_0x144e17220;
    %load/vec4 v0x144e17f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v0x144e17b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
T_9.13 ;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
T_9.15 ;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.17, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
T_9.17 ;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
T_9.19 ;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.21, 8;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
T_9.21 ;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.23, 8;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
T_9.23 ;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.25, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
T_9.25 ;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
T_9.27 ;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.29, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
T_9.29 ;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
T_9.31 ;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144e17f20_0, 0;
T_9.33 ;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x144e060f0;
T_10 ;
    %wait E_0x144e17220;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x144e17f20_0;
    %parti/s 1, 3, 3;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x144e17b90_0;
    %load/vec4 v0x144e17c30_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x144e17c30_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x144e060f0;
T_11 ;
    %wait E_0x144e17220;
    %load/vec4 v0x144e184c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.1, 9;
    %load/vec4 v0x144e17f20_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x144e17b90_0;
    %and;
T_11.0;
    %assign/vec4 v0x144e17ce0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x144e060f0;
T_12 ;
    %wait E_0x144e17220;
    %load/vec4 v0x144e17f20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x144e178c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x144e17a10_0;
    %load/vec4 v0x144e178c0_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x144e16ac0_0, 0, 32;
    %callf/vec4 TD_async_receiver.log2, S_0x144e06860;
    %addi 1, 0, 32;
    %part/s 1;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x144e178c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x144e178c0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x144e060f0;
T_13 ;
    %wait E_0x144e17220;
    %load/vec4 v0x144e17a10_0;
    %load/vec4 v0x144e178c0_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %load/vec4 v0x144e178c0_0;
    %parti/s 5, 0, 2;
    %and/r;
    %and;
    %assign/vec4 v0x144e17d80_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x144e18550;
T_14 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x144e18f40_0, 0, 18;
    %end;
    .thread T_14, $init;
    .scope S_0x144e18550;
T_15 ;
    %wait E_0x144e18be0;
    %load/vec4 v0x144e19060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x144e18f40_0;
    %parti/s 17, 0, 2;
    %pad/u 18;
    %addi 302, 0, 18;
    %assign/vec4 v0x144e18f40_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 302, 0, 18;
    %assign/vec4 v0x144e18f40_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x144e06580;
T_16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x144e19690_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x144e19540_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_0x144e06580;
T_17 ;
    %wait E_0x144e18be0;
    %load/vec4 v0x144e19460_0;
    %load/vec4 v0x144e195f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x144e193d0_0;
    %assign/vec4 v0x144e19540_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x144e19690_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x144e191d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x144e19540_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x144e19540_0, 0;
T_17.2 ;
T_17.1 ;
    %load/vec4 v0x144e19690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.18 ;
    %jmp T_17.17;
T_17.4 ;
    %load/vec4 v0x144e195f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.20 ;
    %jmp T_17.17;
T_17.5 ;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.22, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.22 ;
    %jmp T_17.17;
T_17.6 ;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.24, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.24 ;
    %jmp T_17.17;
T_17.7 ;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.26 ;
    %jmp T_17.17;
T_17.8 ;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.28, 8;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.28 ;
    %jmp T_17.17;
T_17.9 ;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.30, 8;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.30 ;
    %jmp T_17.17;
T_17.10 ;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.32, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.32 ;
    %jmp T_17.17;
T_17.11 ;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.34, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.34 ;
    %jmp T_17.17;
T_17.12 ;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.36, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.36 ;
    %jmp T_17.17;
T_17.13 ;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.38, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.38 ;
    %jmp T_17.17;
T_17.14 ;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.40, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.40 ;
    %jmp T_17.17;
T_17.15 ;
    %load/vec4 v0x144e191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.42, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x144e19690_0, 0;
T_17.42 ;
    %jmp T_17.17;
T_17.17 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "async.v";
