Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 24 15:45:39 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     314         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               87          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (468)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (461)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (468)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/HZ2/CLK_TEMP_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: fsm/H_JP1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm/intermitente_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/primer_enter_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/primer_enter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/primer_enter_reg[8]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: fsm/sumturno1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance1/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance2/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance3/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance4/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance5/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance6/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_c/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_t/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_y/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_eg/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_ep/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_fullh/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_m/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance1/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance2/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance3/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance4/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance5/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance6/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_c/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_t/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_y/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_eg/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_ep/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_fullh/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_m/ready_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (461)
--------------------------------------------------
 There are 461 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.989      -27.136                      4                  447        0.082        0.000                      0                  447        4.020        0.000                       0                   335  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.989      -27.136                      4                  423        0.082        0.000                      0                  423        4.020        0.000                       0                   335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.710        0.000                      0                   24        1.156        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -6.989ns,  Total Violation      -27.136ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.989ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.939ns  (logic 7.549ns (44.567%)  route 9.390ns (55.433%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.640     5.243    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X36Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.699 r  dados_aleatorios/dados_i_reg[0][0]_replica_5/Q
                         net (fo=2, routed)           0.658     6.357    dados_aleatorios/dados[0][0]_repN_5
    SLICE_X36Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.481 r  dados_aleatorios/resultado[4]_i_101__0/O
                         net (fo=1, routed)           0.000     6.481    dados_aleatorios/resultado[4]_i_101__0_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.938 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=24, routed)          0.497     7.435    dados_aleatorios/resultado_reg[4]_i_67_n_2
    SLICE_X35Y94         LUT3 (Prop_lut3_I2_O)        0.329     7.764 r  dados_aleatorios/resultado[4]_i_115/O
                         net (fo=2, routed)           0.303     8.067    dados_aleatorios/resultado[4]_i_115_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.191 r  dados_aleatorios/resultado[4]_i_103/O
                         net (fo=1, routed)           0.189     8.381    dados_aleatorios/resultado[4]_i_103_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.846 r  dados_aleatorios/resultado_reg[4]_i_68/CO[1]
                         net (fo=17, routed)          0.436     9.282    dados_aleatorios/resultado_reg[4]_i_68_n_2
    SLICE_X38Y94         LUT5 (Prop_lut5_I4_O)        0.329     9.611 f  dados_aleatorios/resultado[4]_i_117/O
                         net (fo=1, routed)           0.412    10.023    dados_aleatorios/puntuaciones1/instance_caso_ep/p_2_in[0]
    SLICE_X39Y93         LUT6 (Prop_lut6_I3_O)        0.124    10.147 r  dados_aleatorios/resultado[4]_i_112/O
                         net (fo=1, routed)           0.332    10.479    dados_aleatorios/resultado[4]_i_112_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    10.967 r  dados_aleatorios/resultado_reg[4]_i_97/CO[1]
                         net (fo=6, routed)           0.373    11.340    dados_aleatorios/resultado_reg[4]_i_97_n_2
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.332    11.672 r  dados_aleatorios/resultado[4]_i_83/O
                         net (fo=4, routed)           0.679    12.351    dados_aleatorios/resultado[4]_i_83_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.475 r  dados_aleatorios/resultado[4]_i_107/O
                         net (fo=1, routed)           0.195    12.670    dados_aleatorios/resultado[4]_i_107_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.135 r  dados_aleatorios/resultado_reg[4]_i_82/CO[1]
                         net (fo=8, routed)           0.501    13.636    dados_aleatorios/resultado_reg[4]_i_82_n_2
    SLICE_X39Y95         LUT5 (Prop_lut5_I4_O)        0.329    13.965 r  dados_aleatorios/resultado[4]_i_61/O
                         net (fo=5, routed)           0.599    14.564    dados_aleatorios/resultado[4]_i_61_n_0
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.124    14.688 r  dados_aleatorios/resultado[4]_i_96/O
                         net (fo=1, routed)           0.000    14.688    dados_aleatorios/resultado[4]_i_96_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.145 r  dados_aleatorios/resultado_reg[4]_i_54/CO[1]
                         net (fo=11, routed)          0.357    15.503    dados_aleatorios/resultado_reg[4]_i_54_n_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I2_O)        0.329    15.832 r  dados_aleatorios/resultado[4]_i_52/O
                         net (fo=8, routed)           0.853    16.684    dados_aleatorios/resultado[4]_i_52_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.808 r  dados_aleatorios/resultado[4]_i_86/O
                         net (fo=1, routed)           0.337    17.145    dados_aleatorios/resultado[4]_i_86_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.610 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=19, routed)          0.535    18.145    dados_aleatorios/resultado_reg[4]_i_48_n_2
    SLICE_X41Y96         LUT6 (Prop_lut6_I4_O)        0.329    18.474 r  dados_aleatorios/resultado[4]_i_90_comp/O
                         net (fo=1, routed)           0.330    18.805    dados_aleatorios/resultado[4]_i_90_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.270 r  dados_aleatorios/resultado_reg[4]_i_53/CO[1]
                         net (fo=6, routed)           0.355    19.625    dados_aleatorios/resultado_reg[4]_i_53_n_2
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.329    19.954 r  dados_aleatorios/resultado[4]_i_20/O
                         net (fo=1, routed)           0.000    19.954    dados_aleatorios/resultado[4]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.487 r  dados_aleatorios/resultado_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.797    21.284    dados_aleatorios/resultado_reg[4]_i_7_n_0
    SLICE_X43Y95         LUT4 (Prop_lut4_I0_O)        0.124    21.408 r  dados_aleatorios/resultado[4]_i_3/O
                         net (fo=1, routed)           0.649    22.057    dados_aleatorios/resultado[4]_i_3_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.181 r  dados_aleatorios/resultado[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.181    puntuaciones1/instance_caso_ep/resultado_reg[4]_1
    SLICE_X45Y96         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.515    14.938    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X45Y96         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X45Y96         FDCE (Setup_fdce_C_D)        0.031    15.192    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -22.181    
  -------------------------------------------------------------------
                         slack                                 -6.989    

Slack (VIOLATED) :        -6.808ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.760ns  (logic 7.782ns (46.431%)  route 8.978ns (53.569%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.641     5.244    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X33Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.700 r  dados_aleatorios/dados_i_reg[1][0]_replica_3/Q
                         net (fo=23, routed)          0.906     6.605    dados_aleatorios/dados[1][0]_repN_3
    SLICE_X28Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.729 r  dados_aleatorios/resultado[4]_i_101__1/O
                         net (fo=1, routed)           0.000     6.729    dados_aleatorios/resultado[4]_i_101__1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.186 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=24, routed)          0.538     7.725    dados_aleatorios/resultado_reg[4]_i_67__0_n_2
    SLICE_X28Y93         LUT6 (Prop_lut6_I4_O)        0.329     8.054 r  dados_aleatorios/resultado[4]_i_103__0_comp/O
                         net (fo=1, routed)           0.351     8.405    dados_aleatorios/resultado[4]_i_103__0_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     8.893 r  dados_aleatorios/resultado_reg[4]_i_68__0/CO[1]
                         net (fo=17, routed)          0.383     9.275    dados_aleatorios/resultado_reg[4]_i_68__0_n_2
    SLICE_X29Y92         LUT5 (Prop_lut5_I4_O)        0.332     9.607 r  dados_aleatorios/resultado[4]_i_38__0/O
                         net (fo=7, routed)           0.779    10.387    dados_aleatorios/puntuaciones1/instance_caso_eg/p_1_in__0[0]
    SLICE_X36Y90         LUT4 (Prop_lut4_I0_O)        0.124    10.511 r  dados_aleatorios/resultado[4]_i_72__0/O
                         net (fo=1, routed)           0.000    10.511    dados_aleatorios/resultado[4]_i_72__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.968 r  dados_aleatorios/resultado_reg[4]_i_35__0/CO[1]
                         net (fo=28, routed)          0.388    11.356    dados_aleatorios/puntuaciones1/instance_caso_eg/p_0_in
    SLICE_X37Y90         LUT3 (Prop_lut3_I2_O)        0.329    11.685 r  dados_aleatorios/resultado[4]_i_42__0/O
                         net (fo=3, routed)           0.460    12.145    dados_aleatorios/puntuaciones1/instance_caso_eg/dados_aux[3]__0[1]
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.269 r  dados_aleatorios/resultado[4]_i_74__0/O
                         net (fo=1, routed)           0.189    12.458    dados_aleatorios/resultado[4]_i_74__0_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    12.946 r  dados_aleatorios/resultado_reg[4]_i_36__0/CO[1]
                         net (fo=11, routed)          0.497    13.444    dados_aleatorios/puntuaciones1/instance_caso_eg/dados_aux[4]1
    SLICE_X33Y90         LUT5 (Prop_lut5_I4_O)        0.332    13.776 r  dados_aleatorios/resultado[4]_i_51__0/O
                         net (fo=9, routed)           0.775    14.550    dados_aleatorios/resultado[4]_i_51__0_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.124    14.674 r  dados_aleatorios/resultado[4]_i_80__0/O
                         net (fo=1, routed)           0.000    14.674    dados_aleatorios/resultado[4]_i_80__0_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.131 r  dados_aleatorios/resultado_reg[4]_i_39__0/CO[1]
                         net (fo=26, routed)          0.459    15.590    dados_aleatorios/resultado_reg[4]_i_39__0_n_2
    SLICE_X31Y89         LUT3 (Prop_lut3_I2_O)        0.329    15.919 f  dados_aleatorios/resultado[4]_i_60__0/O
                         net (fo=4, routed)           0.693    16.613    dados_aleatorios/resultado[4]_i_60__0_n_0
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124    16.737 r  dados_aleatorios/resultado[4]_i_86__0/O
                         net (fo=1, routed)           0.190    16.927    dados_aleatorios/resultado[4]_i_86__0_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.392 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=20, routed)          0.429    17.821    dados_aleatorios/resultado_reg[4]_i_48__0_n_2
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.329    18.150 r  dados_aleatorios/resultado[4]_i_110__0/O
                         net (fo=1, routed)           0.450    18.600    dados_aleatorios/resultado[4]_i_110__0_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.724 r  dados_aleatorios/resultado[4]_i_92__0/O
                         net (fo=1, routed)           0.000    18.724    dados_aleatorios/resultado[4]_i_92__0_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    19.181 r  dados_aleatorios/resultado_reg[4]_i_53__0/CO[1]
                         net (fo=6, routed)           0.360    19.541    dados_aleatorios/resultado_reg[4]_i_53__0_n_2
    SLICE_X35Y91         LUT5 (Prop_lut5_I4_O)        0.329    19.870 r  dados_aleatorios/resultado[4]_i_24__1/O
                         net (fo=1, routed)           0.330    20.200    dados_aleatorios/resultado[4]_i_24__1_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    20.779 f  dados_aleatorios/resultado_reg[4]_i_8__0/O[2]
                         net (fo=1, routed)           0.646    21.425    dados_aleatorios/resultado_reg[4]_i_8__0_n_5
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.301    21.726 r  dados_aleatorios/resultado[4]_i_4__0/O
                         net (fo=1, routed)           0.154    21.880    dados_aleatorios/resultado[4]_i_4__0_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I2_O)        0.124    22.004 r  dados_aleatorios/resultado[4]_i_1__1/O
                         net (fo=1, routed)           0.000    22.004    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X37Y91         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.518    14.941    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X37Y91         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X37Y91         FDCE (Setup_fdce_C_D)        0.032    15.196    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -22.004    
  -------------------------------------------------------------------
                         slack                                 -6.808    

Slack (VIOLATED) :        -6.694ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.641ns  (logic 7.412ns (44.541%)  route 9.229ns (55.458%))
  Logic Levels:           22  (CARRY4=8 LUT3=3 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.641     5.244    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X33Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.700 r  dados_aleatorios/dados_i_reg[0][0]_replica_4/Q
                         net (fo=22, routed)          0.916     6.615    dados_aleatorios/dados[0][0]_repN_4
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.739 r  dados_aleatorios/resultado[4]_i_101/O
                         net (fo=1, routed)           0.000     6.739    dados_aleatorios/resultado[4]_i_101_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.196 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=24, routed)          0.448     7.645    dados_aleatorios/resultado_reg[4]_i_67__2_n_2
    SLICE_X34Y94         LUT3 (Prop_lut3_I2_O)        0.329     7.974 r  dados_aleatorios/resultado[4]_i_115__2/O
                         net (fo=2, routed)           0.304     8.278    dados_aleatorios/resultado[4]_i_115__2_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.402 r  dados_aleatorios/resultado[4]_i_103__2/O
                         net (fo=1, routed)           0.189     8.591    dados_aleatorios/resultado[4]_i_103__2_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     9.079 r  dados_aleatorios/resultado_reg[4]_i_68__2/CO[1]
                         net (fo=17, routed)          0.436     9.515    dados_aleatorios/resultado_reg[4]_i_68__2_n_2
    SLICE_X37Y93         LUT5 (Prop_lut5_I4_O)        0.332     9.847 r  dados_aleatorios/resultado[4]_i_38__2/O
                         net (fo=11, routed)          0.663    10.510    dados_aleatorios/puntuaciones2/instance_caso_eg/p_1_in__0[0]
    SLICE_X38Y92         LUT4 (Prop_lut4_I0_O)        0.124    10.634 r  dados_aleatorios/resultado[4]_i_72__2/O
                         net (fo=1, routed)           0.000    10.634    dados_aleatorios/resultado[4]_i_72__2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.092 r  dados_aleatorios/resultado_reg[4]_i_35__2/CO[1]
                         net (fo=28, routed)          0.500    11.591    dados_aleatorios/puntuaciones2/instance_caso_eg/p_0_in
    SLICE_X39Y92         LUT3 (Prop_lut3_I2_O)        0.332    11.923 f  dados_aleatorios/resultado[4]_i_116__2/O
                         net (fo=2, routed)           0.423    12.347    dados_aleatorios/resultado[4]_i_116__2_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.471 r  dados_aleatorios/resultado[4]_i_107__2/O
                         net (fo=1, routed)           0.195    12.666    dados_aleatorios/resultado[4]_i_107__2_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.131 r  dados_aleatorios/resultado_reg[4]_i_82__2/CO[1]
                         net (fo=8, routed)           0.371    13.502    dados_aleatorios/resultado_reg[4]_i_82__2_n_2
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.329    13.831 r  dados_aleatorios/resultado[4]_i_58__2/O
                         net (fo=5, routed)           0.820    14.651    dados_aleatorios/resultado[4]_i_58__2_n_0
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.124    14.775 r  dados_aleatorios/resultado[4]_i_96__2/O
                         net (fo=1, routed)           0.000    14.775    dados_aleatorios/resultado[4]_i_96__2_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.233 r  dados_aleatorios/resultado_reg[4]_i_54__2/CO[1]
                         net (fo=11, routed)          0.390    15.623    dados_aleatorios/resultado_reg[4]_i_54__2_n_2
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.332    15.955 r  dados_aleatorios/resultado[4]_i_52__2/O
                         net (fo=8, routed)           0.499    16.454    dados_aleatorios/resultado[4]_i_52__2_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I3_O)        0.124    16.578 r  dados_aleatorios/resultado[4]_i_86__2/O
                         net (fo=1, routed)           0.190    16.768    dados_aleatorios/resultado[4]_i_86__2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.233 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=20, routed)          0.641    17.874    dados_aleatorios/resultado_reg[4]_i_48__2_n_2
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.329    18.203 r  dados_aleatorios/resultado[4]_i_89__2/O
                         net (fo=1, routed)           0.519    18.722    dados_aleatorios/resultado[4]_i_89__2_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.178 r  dados_aleatorios/resultado_reg[4]_i_53__2/CO[1]
                         net (fo=6, routed)           0.353    19.531    dados_aleatorios/resultado_reg[4]_i_53__2_n_2
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.332    19.863 r  dados_aleatorios/resultado[4]_i_24__3/O
                         net (fo=1, routed)           0.486    20.349    dados_aleatorios/resultado[4]_i_24__3_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.875 r  dados_aleatorios/resultado_reg[4]_i_8__2/CO[3]
                         net (fo=1, routed)           0.885    21.760    dados_aleatorios/resultado_reg[4]_i_8__2_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124    21.884 r  dados_aleatorios/resultado[4]_i_1__4_comp_1/O
                         net (fo=1, routed)           0.000    21.884    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X41Y88         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.515    14.938    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X41Y88         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X41Y88         FDCE (Setup_fdce_C_D)        0.029    15.190    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -21.884    
  -------------------------------------------------------------------
                         slack                                 -6.694    

Slack (VIOLATED) :        -6.646ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.598ns  (logic 7.720ns (46.510%)  route 8.878ns (53.490%))
  Logic Levels:           23  (CARRY4=8 LUT3=3 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.641     5.244    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X33Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.700 r  dados_aleatorios/dados_i_reg[0][0]_replica_4/Q
                         net (fo=22, routed)          0.916     6.615    dados_aleatorios/dados[0][0]_repN_4
    SLICE_X31Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.739 r  dados_aleatorios/resultado[4]_i_101__2/O
                         net (fo=1, routed)           0.000     6.739    dados_aleatorios/resultado[4]_i_101__2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.196 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=24, routed)          0.508     7.705    dados_aleatorios/resultado_reg[4]_i_67__1_n_2
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.329     8.034 r  dados_aleatorios/resultado[4]_i_115__1/O
                         net (fo=2, routed)           0.437     8.471    dados_aleatorios/resultado[4]_i_115__1_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  dados_aleatorios/resultado[4]_i_105__1/O
                         net (fo=1, routed)           0.000     8.595    dados_aleatorios/resultado[4]_i_105__1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.052 r  dados_aleatorios/resultado_reg[4]_i_68__1/CO[1]
                         net (fo=17, routed)          0.550     9.603    dados_aleatorios/resultado_reg[4]_i_68__1_n_2
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.329     9.932 r  dados_aleatorios/resultado[4]_i_38__1/O
                         net (fo=12, routed)          0.635    10.567    dados_aleatorios/puntuaciones2/instance_caso_ep/p_1_in__0[0]
    SLICE_X34Y95         LUT4 (Prop_lut4_I0_O)        0.124    10.691 r  dados_aleatorios/resultado[4]_i_72__1/O
                         net (fo=1, routed)           0.000    10.691    dados_aleatorios/resultado[4]_i_72__1_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.149 r  dados_aleatorios/resultado_reg[4]_i_35__1/CO[1]
                         net (fo=29, routed)          0.450    11.599    dados_aleatorios/puntuaciones2/instance_caso_ep/p_0_in
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.332    11.931 f  dados_aleatorios/resultado[4]_i_116__1/O
                         net (fo=2, routed)           0.655    12.586    dados_aleatorios/resultado[4]_i_116__1_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.710 r  dados_aleatorios/resultado[4]_i_107__1/O
                         net (fo=1, routed)           0.189    12.900    dados_aleatorios/resultado[4]_i_107__1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.365 r  dados_aleatorios/resultado_reg[4]_i_82__1/CO[1]
                         net (fo=8, routed)           0.406    13.770    dados_aleatorios/resultado_reg[4]_i_82__1_n_2
    SLICE_X33Y96         LUT5 (Prop_lut5_I4_O)        0.329    14.099 r  dados_aleatorios/resultado[4]_i_58__1/O
                         net (fo=5, routed)           0.675    14.774    dados_aleatorios/resultado[4]_i_58__1_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.124    14.898 r  dados_aleatorios/resultado[4]_i_96__1/O
                         net (fo=1, routed)           0.000    14.898    dados_aleatorios/resultado[4]_i_96__1_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.356 r  dados_aleatorios/resultado_reg[4]_i_54__1/CO[1]
                         net (fo=11, routed)          0.457    15.814    dados_aleatorios/resultado_reg[4]_i_54__1_n_2
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.332    16.146 r  dados_aleatorios/resultado[4]_i_52__1/O
                         net (fo=8, routed)           0.493    16.638    dados_aleatorios/resultado[4]_i_52__1_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I3_O)        0.124    16.762 r  dados_aleatorios/resultado[4]_i_86__1/O
                         net (fo=1, routed)           0.330    17.093    dados_aleatorios/resultado[4]_i_86__1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.558 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=19, routed)          0.515    18.073    dados_aleatorios/resultado_reg[4]_i_48__1_n_2
    SLICE_X37Y96         LUT6 (Prop_lut6_I4_O)        0.329    18.402 r  dados_aleatorios/resultado[4]_i_89__1/O
                         net (fo=1, routed)           0.331    18.732    dados_aleatorios/resultado[4]_i_89__1_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.177 r  dados_aleatorios/resultado_reg[4]_i_53__1/CO[1]
                         net (fo=6, routed)           0.495    19.672    dados_aleatorios/resultado_reg[4]_i_53__1_n_2
    SLICE_X37Y98         LUT6 (Prop_lut6_I0_O)        0.329    20.001 r  dados_aleatorios/resultado[4]_i_20__1/O
                         net (fo=1, routed)           0.000    20.001    dados_aleatorios/resultado[4]_i_20__1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.581 f  dados_aleatorios/resultado_reg[4]_i_7__1/O[2]
                         net (fo=1, routed)           0.407    20.988    dados_aleatorios/resultado_reg[4]_i_7__1_n_5
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.302    21.290 f  dados_aleatorios/resultado[4]_i_3__1_comp_1/O
                         net (fo=1, routed)           0.428    21.718    dados_aleatorios/resultado[4]_i_3__1_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I3_O)        0.124    21.842 r  dados_aleatorios/resultado[4]_i_1__3_comp_1/O
                         net (fo=1, routed)           0.000    21.842    puntuaciones2/instance_caso_ep/resultado_reg[4]_1
    SLICE_X39Y98         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.519    14.942    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X39Y98         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X39Y98         FDCE (Setup_fdce_C_D)        0.031    15.196    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -21.842    
  -------------------------------------------------------------------
                         slack                                 -6.646    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 1.935ns (20.076%)  route 7.703ns (79.924%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.641     5.244    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X31Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.700 r  dados_aleatorios/dados_i_reg[1][1]/Q
                         net (fo=27, routed)          2.019     7.719    dados_aleatorios/dados[1][1]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.124     7.843 r  dados_aleatorios/resultado_i[0]_i_4/O
                         net (fo=15, routed)          1.984     9.827    dados_aleatorios/resultado_i[0]_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     9.951 r  dados_aleatorios/resultado[4]_i_22/O
                         net (fo=1, routed)           0.162    10.112    dados_aleatorios/resultado[4]_i_22_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.236 r  dados_aleatorios/resultado[4]_i_11__3/O
                         net (fo=5, routed)           1.118    11.355    dados_aleatorios/resultado[4]_i_11__3_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I0_O)        0.124    11.479 r  dados_aleatorios/resultado[4]_i_5__4/O
                         net (fo=2, routed)           0.735    12.213    dados_aleatorios/resultado[4]_i_5__4_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.733 r  dados_aleatorios/resultado_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.963    13.696    dados_aleatorios/resultado_reg[4]_i_3_n_1
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.313    14.009 r  dados_aleatorios/resultado[4]_i_2/O
                         net (fo=1, routed)           0.723    14.732    fsm/resultado_reg[4]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.150    14.882 r  fsm/resultado[4]_i_1/O
                         net (fo=1, routed)           0.000    14.882    puntuaciones1/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X51Y98         FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.512    14.935    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)        0.047    15.205    puntuaciones1/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -14.882    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 1.937ns (20.812%)  route 7.370ns (79.188%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.641     5.244    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X31Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.700 r  dados_aleatorios/dados_i_reg[1][1]/Q
                         net (fo=27, routed)          2.019     7.719    dados_aleatorios/dados[1][1]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.124     7.843 r  dados_aleatorios/resultado_i[0]_i_4/O
                         net (fo=15, routed)          1.984     9.827    dados_aleatorios/resultado_i[0]_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     9.951 r  dados_aleatorios/resultado[4]_i_22/O
                         net (fo=1, routed)           0.162    10.112    dados_aleatorios/resultado[4]_i_22_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.236 r  dados_aleatorios/resultado[4]_i_11__3/O
                         net (fo=5, routed)           1.118    11.355    dados_aleatorios/resultado[4]_i_11__3_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I0_O)        0.124    11.479 r  dados_aleatorios/resultado[4]_i_5__4/O
                         net (fo=2, routed)           0.545    12.024    dados_aleatorios/resultado[4]_i_5__4_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.544 r  dados_aleatorios/resultado_reg[4]_i_3__0/CO[2]
                         net (fo=1, routed)           0.587    13.130    dados_aleatorios/resultado_reg[4]_i_3__0_n_1
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.313    13.443 r  dados_aleatorios/resultado[4]_i_2__0/O
                         net (fo=1, routed)           0.955    14.399    fsm/resultado_reg[4]_0
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.152    14.551 r  fsm/resultado[4]_i_1__2/O
                         net (fo=1, routed)           0.000    14.551    puntuaciones2/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X51Y98         FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.512    14.935    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)        0.047    15.205    puntuaciones2/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 2.385ns (27.425%)  route 6.312ns (72.575%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.642     5.245    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X28Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.701 r  dados_aleatorios/dados_i_reg[0][0]/Q
                         net (fo=30, routed)          3.039     8.740    dados_aleatorios/dados[0][0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.864 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           1.143    10.007    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.152    10.159 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.861    11.020    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.362    11.382 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.594    11.976    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.356    12.332 r  dados_aleatorios/resultado_i[4]_i_3__1/O
                         net (fo=2, routed)           0.674    13.006    dados_aleatorios/resultado_i[4]_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    13.607 r  dados_aleatorios/resultado_i_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.607    dados_aleatorios/resultado_i_reg[4]_i_1__2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.941 r  dados_aleatorios/resultado_i_reg[9]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    13.941    puntuaciones2/instance6/resultado_i_reg[9]_0[5]
    SLICE_X53Y102        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.489    14.911    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y102        FDRE (Setup_fdre_C_D)        0.062    15.118    puntuaciones2/instance6/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 2.274ns (26.486%)  route 6.312ns (73.514%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.642     5.245    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X28Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.701 r  dados_aleatorios/dados_i_reg[0][0]/Q
                         net (fo=30, routed)          3.039     8.740    dados_aleatorios/dados[0][0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.864 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           1.143    10.007    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.152    10.159 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.861    11.020    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.362    11.382 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.594    11.976    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.356    12.332 r  dados_aleatorios/resultado_i[4]_i_3__1/O
                         net (fo=2, routed)           0.674    13.006    dados_aleatorios/resultado_i[4]_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    13.607 r  dados_aleatorios/resultado_i_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.607    dados_aleatorios/resultado_i_reg[4]_i_1__2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.830 r  dados_aleatorios/resultado_i_reg[9]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    13.830    puntuaciones2/instance6/resultado_i_reg[9]_0[4]
    SLICE_X53Y102        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.489    14.911    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[5]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y102        FDRE (Setup_fdre_C_D)        0.062    15.118    puntuaciones2/instance6/resultado_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 2.385ns (28.035%)  route 6.122ns (71.965%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.642     5.245    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X28Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.701 r  dados_aleatorios/dados_i_reg[0][0]/Q
                         net (fo=30, routed)          3.039     8.740    dados_aleatorios/dados[0][0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.864 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           1.143    10.007    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.152    10.159 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.861    11.020    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.362    11.382 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.594    11.976    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.356    12.332 r  dados_aleatorios/resultado_i[4]_i_3__1/O
                         net (fo=2, routed)           0.485    12.817    dados_aleatorios/resultado_i[4]_i_3__1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    13.418 r  dados_aleatorios/resultado_i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.418    dados_aleatorios/resultado_i_reg[4]_i_1__0_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.752 r  dados_aleatorios/resultado_i_reg[9]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.752    puntuaciones1/instance6/resultado_i_reg[9]_0[5]
    SLICE_X52Y102        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.489    14.911    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X52Y102        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y102        FDRE (Setup_fdre_C_D)        0.062    15.118    puntuaciones1/instance6/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 2.092ns (24.894%)  route 6.312ns (75.106%))
  Logic Levels:           5  (CARRY4=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.642     5.245    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X28Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     5.701 r  dados_aleatorios/dados_i_reg[0][0]/Q
                         net (fo=30, routed)          3.039     8.740    dados_aleatorios/dados[0][0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.864 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           1.143    10.007    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.152    10.159 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.861    11.020    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.362    11.382 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           0.594    11.976    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.356    12.332 r  dados_aleatorios/resultado_i[4]_i_3__1/O
                         net (fo=2, routed)           0.674    13.006    dados_aleatorios/resultado_i[4]_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.642    13.648 r  dados_aleatorios/resultado_i_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    13.648    puntuaciones2/instance6/resultado_i_reg[9]_0[3]
    SLICE_X53Y101        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.489    14.911    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[4]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.062    15.118    puntuaciones2/instance6/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  1.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[3][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.466%)  route 0.263ns (58.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fsm/tirar_dados_reg[3]/Q
                         net (fo=3, routed)           0.263     1.889    dados_aleatorios/lfsr_generators[3].LFSR_inst/tirar_dados[0]
    SLICE_X35Y94         LUT4 (Prop_lut4_I2_O)        0.045     1.934 r  dados_aleatorios/lfsr_generators[3].LFSR_inst/dados_i[3][1]_i_1/O
                         net (fo=1, routed)           0.000     1.934    dados_aleatorios/lfsr_generators[3].LFSR_inst_n_1
    SLICE_X35Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.841     2.006    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X35Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[3][1]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X35Y94         FDPE (Hold_fdpe_C_D)         0.092     1.852    dados_aleatorios/dados_i_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[4][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.154%)  route 0.277ns (59.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fsm/tirar_dados_reg[4]/Q
                         net (fo=3, routed)           0.277     1.904    dados_aleatorios/lfsr_generators[4].LFSR_inst/tirar_dados[0]
    SLICE_X43Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.949 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/dados_i[4][2]_i_1/O
                         net (fo=1, routed)           0.000     1.949    dados_aleatorios/lfsr_generators[4].LFSR_inst_n_0
    SLICE_X43Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.839     2.004    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X43Y98         FDPE (Hold_fdpe_C_D)         0.091     1.849    dados_aleatorios/dados_i_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 up/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.562     1.481    up/U1/clk_IBUF_BUFG
    SLICE_X37Y110        FDRE                                         r  up/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  up/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.100     1.722    up/U2/sreg_reg[0]
    SLICE_X34Y110        SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.833     1.998    up/U2/clk_IBUF_BUFG
    SLICE_X34Y110        SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X34Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.612    up/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[2][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.226%)  route 0.327ns (63.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fsm/tirar_dados_reg[2]/Q
                         net (fo=3, routed)           0.327     1.954    dados_aleatorios/lfsr_generators[2].LFSR_inst/tirar_dados[0]
    SLICE_X38Y94         LUT4 (Prop_lut4_I2_O)        0.045     1.999 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/dados_i[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.999    dados_aleatorios/lfsr_generators[2].LFSR_inst_n_2
    SLICE_X38Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.840     2.005    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X38Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X38Y94         FDPE (Hold_fdpe_C_D)         0.121     1.880    dados_aleatorios/dados_i_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[1][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.842%)  route 0.306ns (62.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  fsm/tirar_dados_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fsm/tirar_dados_reg[1]/Q
                         net (fo=2, routed)           0.306     1.932    dados_aleatorios/lfsr_generators[1].LFSR_inst/tirar_dados[0]
    SLICE_X29Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.977 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/dados_i[1][0]_i_1/O
                         net (fo=5, routed)           0.000     1.977    dados_aleatorios/lfsr_generators[1].LFSR_inst_n_2
    SLICE_X29Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.842     2.007    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X29Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X29Y93         FDPE (Hold_fdpe_C_D)         0.091     1.852    dados_aleatorios/dados_i_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 enter/U3/sreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U3/sreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.485%)  route 0.123ns (46.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.561     1.480    enter/U3/clk_IBUF_BUFG
    SLICE_X33Y113        FDRE                                         r  enter/U3/sreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y113        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  enter/U3/sreg_reg[4]/Q
                         net (fo=2, routed)           0.123     1.744    enter/U3/sreg_reg_n_0_[4]
    SLICE_X34Y113        FDRE                                         r  enter/U3/sreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.830     1.995    enter/U3/clk_IBUF_BUFG
    SLICE_X34Y113        FDRE                                         r  enter/U3/sreg_reg[5]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X34Y113        FDRE (Hold_fdre_C_D)         0.075     1.590    enter/U3/sreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[2][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.592%)  route 0.337ns (64.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fsm/tirar_dados_reg[2]/Q
                         net (fo=3, routed)           0.337     1.963    dados_aleatorios/lfsr_generators[2].LFSR_inst/tirar_dados[0]
    SLICE_X35Y93         LUT4 (Prop_lut4_I2_O)        0.045     2.008 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/dados_i[2][2]_i_1/O
                         net (fo=1, routed)           0.000     2.008    dados_aleatorios/lfsr_generators[2].LFSR_inst_n_0
    SLICE_X35Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.841     2.006    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X35Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X35Y93         FDPE (Hold_fdpe_C_D)         0.092     1.852    dados_aleatorios/dados_i_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_etapa_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_etapa_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.543%)  route 0.096ns (40.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.562     1.481    fsm/clk_IBUF_BUFG
    SLICE_X36Y111        FDCE                                         r  fsm/FSM_onehot_etapa_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  fsm/FSM_onehot_etapa_reg[4]/Q
                         net (fo=8, routed)           0.096     1.718    fsm/FSM_onehot_etapa_reg_n_0_[4]
    SLICE_X36Y111        FDCE                                         r  fsm/FSM_onehot_etapa_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.833     1.998    fsm/clk_IBUF_BUFG
    SLICE_X36Y111        FDCE                                         r  fsm/FSM_onehot_etapa_reg[5]/C
                         clock pessimism             -0.516     1.481    
    SLICE_X36Y111        FDCE (Hold_fdce_C_D)         0.078     1.559    fsm/FSM_onehot_etapa_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 down/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.088%)  route 0.172ns (54.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    down/U1/clk_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  down/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  down/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.172     1.792    down/U2/sreg_reg[0]
    SLICE_X30Y117        SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.827     1.993    down/U2/clk_IBUF_BUFG
    SLICE_X30Y117        SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.479     1.513    
    SLICE_X30Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.630    down/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fsm/indice_jugador_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/indice_jugador_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.429%)  route 0.134ns (41.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.558     1.477    fsm/clk_IBUF_BUFG
    SLICE_X39Y114        FDPE                                         r  fsm/indice_jugador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  fsm/indice_jugador_reg[1]/Q
                         net (fo=23, routed)          0.134     1.753    fsm/indice_jugador__0[1]
    SLICE_X38Y114        LUT3 (Prop_lut3_I0_O)        0.048     1.801 r  fsm/indice_jugador[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    fsm/indice_jugador[0]_i_1_n_0
    SLICE_X38Y114        FDCE                                         r  fsm/indice_jugador_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.829     1.994    fsm/clk_IBUF_BUFG
    SLICE_X38Y114        FDCE                                         r  fsm/indice_jugador_reg[0]/C
                         clock pessimism             -0.503     1.490    
    SLICE_X38Y114        FDCE (Hold_fdce_C_D)         0.133     1.623    fsm/indice_jugador_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X28Y93    dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X35Y91    dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X39Y95    dados_aleatorios/dados_i_reg[0][0]_replica_1/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X39Y93    dados_aleatorios/dados_i_reg[0][0]_replica_2/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X29Y93    dados_aleatorios/dados_i_reg[0][0]_replica_3/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X33Y93    dados_aleatorios/dados_i_reg[0][0]_replica_4/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X36Y95    dados_aleatorios/dados_i_reg[0][0]_replica_5/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X37Y95    dados_aleatorios/dados_i_reg[0][0]_replica_6/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X29Y93    dados_aleatorios/dados_i_reg[0][1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y117   down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y117   down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y110   enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y110   enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y110   up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y110   up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X28Y93    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X28Y93    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X35Y91    dados_aleatorios/dados_i_reg[0][0]_replica/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X35Y91    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y117   down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y117   down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y110   enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y110   enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y110   up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y110   up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X28Y93    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X28Y93    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X35Y91    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X35Y91    dados_aleatorios/dados_i_reg[0][0]_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.614ns (16.386%)  route 3.133ns (83.614%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.621     5.223    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.301     7.042    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.138 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.832     8.970    puntuaciones1/instance_caso_eg/ready_reg_0
    SLICE_X37Y91         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.518    14.941    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X37Y91         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X37Y91         FDCE (Recov_fdce_C_CLR)     -0.405    14.680    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.614ns (16.399%)  route 3.130ns (83.601%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.621     5.223    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.301     7.042    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.138 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.829     8.967    puntuaciones2/instance_caso_eg/ready_reg_0
    SLICE_X41Y88         FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.515    14.938    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X41Y88         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.677    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.614ns (16.382%)  route 3.134ns (83.618%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.621     5.223    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.301     7.042    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.138 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.833     8.971    puntuaciones2/instance_caso_ep/ready_reg_0
    SLICE_X39Y98         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.519    14.942    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X39Y98         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X39Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.681    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.614ns (16.404%)  route 3.129ns (83.596%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.621     5.223    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.301     7.042    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.138 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.828     8.966    puntuaciones1/instance_caso_ep/ready_reg_0
    SLICE_X45Y96         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.515    14.938    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X45Y96         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X45Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.677    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.614ns (16.417%)  route 3.126ns (83.583%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.621     5.223    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.301     7.042    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.138 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.825     8.963    puntuaciones1/instance_caso_eg/ready_reg_0
    SLICE_X36Y106        FDCE                                         f  puntuaciones1/instance_caso_eg/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.503    14.925    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X36Y106        FDCE                                         r  puntuaciones1/instance_caso_eg/ready_reg/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X36Y106        FDCE (Recov_fdce_C_CLR)     -0.405    14.744    puntuaciones1/instance_caso_eg/ready_reg
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.614ns (16.417%)  route 3.126ns (83.583%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.621     5.223    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.301     7.042    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.138 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.825     8.963    puntuaciones1/instance_caso_ep/ready_reg_0
    SLICE_X36Y106        FDCE                                         f  puntuaciones1/instance_caso_ep/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.503    14.925    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X36Y106        FDCE                                         r  puntuaciones1/instance_caso_ep/ready_reg/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X36Y106        FDCE (Recov_fdce_C_CLR)     -0.405    14.744    puntuaciones1/instance_caso_ep/ready_reg
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.614ns (16.417%)  route 3.126ns (83.583%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.621     5.223    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.301     7.042    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.138 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.825     8.963    puntuaciones2/instance_caso_ep/ready_reg_0
    SLICE_X36Y106        FDCE                                         f  puntuaciones2/instance_caso_ep/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.503    14.925    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X36Y106        FDCE                                         r  puntuaciones2/instance_caso_ep/ready_reg/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X36Y106        FDCE (Recov_fdce_C_CLR)     -0.405    14.744    puntuaciones2/instance_caso_ep/ready_reg
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.614ns (16.444%)  route 3.120ns (83.556%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.621     5.223    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.301     7.042    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.138 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.819     8.957    puntuaciones1/instance1/ready_reg_1
    SLICE_X44Y108        FDCE                                         f  puntuaciones1/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.498    14.920    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X44Y108        FDCE                                         r  puntuaciones1/instance1/ready_reg/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X44Y108        FDCE (Recov_fdce_C_CLR)     -0.405    14.739    puntuaciones1/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance2/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.614ns (16.444%)  route 3.120ns (83.556%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.621     5.223    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.301     7.042    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.138 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.819     8.957    puntuaciones1/instance2/ready_reg_1
    SLICE_X44Y108        FDCE                                         f  puntuaciones1/instance2/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.498    14.920    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X44Y108        FDCE                                         r  puntuaciones1/instance2/ready_reg/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X44Y108        FDCE (Recov_fdce_C_CLR)     -0.405    14.739    puntuaciones1/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance1/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.614ns (16.444%)  route 3.120ns (83.556%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.621     5.223    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.518     5.741 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.301     7.042    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.138 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.819     8.957    puntuaciones2/instance1/ready_reg_1
    SLICE_X44Y108        FDCE                                         f  puntuaciones2/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.498    14.920    puntuaciones2/instance1/clk_IBUF_BUFG
    SLICE_X44Y108        FDCE                                         r  puntuaciones2/instance1/ready_reg/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X44Y108        FDCE (Recov_fdce_C_CLR)     -0.405    14.739    puntuaciones2/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.190ns (14.156%)  route 1.152ns (85.844%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.527     2.171    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.197 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.625     2.822    puntuaciones2/instance_caso_eg/ready_reg_0
    SLICE_X41Y88         FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.838     2.003    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X41Y88         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X41Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.665    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.190ns (14.124%)  route 1.155ns (85.876%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.527     2.171    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.197 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.628     2.825    puntuaciones2/instance_caso_ep/ready_reg_0
    SLICE_X39Y98         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.841     2.006    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X39Y98         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.668    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.190ns (14.124%)  route 1.155ns (85.876%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.527     2.171    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.197 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.628     2.825    puntuaciones1/instance_caso_eg/ready_reg_0
    SLICE_X37Y91         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.840     2.005    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X37Y91         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X37Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.667    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.190ns (14.135%)  route 1.154ns (85.865%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.527     2.171    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.197 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.627     2.824    puntuaciones1/instance_caso_ep/ready_reg_0
    SLICE_X45Y96         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.838     2.003    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X45Y96         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X45Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.665    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.190ns (14.176%)  route 1.150ns (85.824%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.527     2.171    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.197 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.623     2.820    puntuaciones1/instance3/ready_reg_1
    SLICE_X47Y103        FDCE                                         f  puntuaciones1/instance3/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.831     1.996    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X47Y103        FDCE                                         r  puntuaciones1/instance3/ready_reg/C
                         clock pessimism             -0.479     1.516    
    SLICE_X47Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.424    puntuaciones1/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance4/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.190ns (14.176%)  route 1.150ns (85.824%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.527     2.171    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.197 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.623     2.820    puntuaciones1/instance4/ready_reg_1
    SLICE_X47Y103        FDCE                                         f  puntuaciones1/instance4/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.831     1.996    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X47Y103        FDCE                                         r  puntuaciones1/instance4/ready_reg/C
                         clock pessimism             -0.479     1.516    
    SLICE_X47Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.424    puntuaciones1/instance4/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.190ns (14.176%)  route 1.150ns (85.824%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.527     2.171    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.197 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.623     2.820    puntuaciones2/instance3/ready_reg_1
    SLICE_X47Y103        FDCE                                         f  puntuaciones2/instance3/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.831     1.996    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X47Y103        FDCE                                         r  puntuaciones2/instance3/ready_reg/C
                         clock pessimism             -0.479     1.516    
    SLICE_X47Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.424    puntuaciones2/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance4/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.190ns (14.176%)  route 1.150ns (85.824%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.527     2.171    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.197 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.623     2.820    puntuaciones2/instance4/ready_reg_1
    SLICE_X47Y103        FDCE                                         f  puntuaciones2/instance4/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.831     1.996    puntuaciones2/instance4/clk_IBUF_BUFG
    SLICE_X47Y103        FDCE                                         r  puntuaciones2/instance4/ready_reg/C
                         clock pessimism             -0.479     1.516    
    SLICE_X47Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.424    puntuaciones2/instance4/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.190ns (14.155%)  route 1.152ns (85.845%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.527     2.171    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.197 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.625     2.822    puntuaciones1/instance5/ready_reg_1
    SLICE_X45Y106        FDCE                                         f  puntuaciones1/instance5/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.831     1.997    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X45Y106        FDCE                                         r  puntuaciones1/instance5/ready_reg/C
                         clock pessimism             -0.479     1.517    
    SLICE_X45Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.425    puntuaciones1/instance5/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.190ns (14.155%)  route 1.152ns (85.845%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.527     2.171    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.197 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.625     2.822    puntuaciones1/instance6/ready_reg_1
    SLICE_X45Y106        FDCE                                         f  puntuaciones1/instance6/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.831     1.997    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X45Y106        FDCE                                         r  puntuaciones1/instance6/ready_reg/C
                         clock pessimism             -0.479     1.517    
    SLICE_X45Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.425    puntuaciones1/instance6/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.396    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           369 Endpoints
Min Delay           369 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.971ns  (logic 3.935ns (32.872%)  route 8.036ns (67.128%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[3]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance5/resultado_reg[3]/Q
                         net (fo=2, routed)           1.179     1.738    puntuaciones1/instancia_demux/centenas0_carry__0_i_21[3]
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.862 r  puntuaciones1/instancia_demux/centenas0_carry_i_36/O
                         net (fo=1, routed)           0.282     2.144    puntuaciones1/instancia_demux/centenas0_carry_i_36_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.268 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.738     3.007    mux_fin/decenas1__13_carry_2
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124     3.131 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.919     5.050    fsm/puntos[3]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.174 r  fsm/decenas1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.174    display/UTB1/decenas1_carry__1_0[0]
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.706 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.706    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.928 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759     6.687    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299     6.986 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.986    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.536 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.536    display/UTB1/decenas1__13_carry_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.870 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.509     9.379    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X51Y108        LUT6 (Prop_lut6_I3_O)        0.303     9.682 r  display/UTB1/segmentos[1]_i_14/O
                         net (fo=1, routed)           0.000     9.682    display/UTB1/segmentos[1]_i_14_n_0
    SLICE_X51Y108        MUXF7 (Prop_muxf7_I1_O)      0.217     9.899 r  display/UTB1/segmentos_reg[1]_i_11/O
                         net (fo=1, routed)           0.658    10.557    fsm/segmentos_reg[1]_3
    SLICE_X50Y108        LUT6 (Prop_lut6_I0_O)        0.299    10.856 r  fsm/segmentos[1]_i_5/O
                         net (fo=1, routed)           0.991    11.847    fsm/segmentos[1]_i_5_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  fsm/segmentos[1]_i_1/O
                         net (fo=1, routed)           0.000    11.971    display/segmentos_vector[7]__0[1]
    SLICE_X36Y108        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.740ns  (logic 3.958ns (33.713%)  route 7.782ns (66.287%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[3]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance5/resultado_reg[3]/Q
                         net (fo=2, routed)           1.179     1.738    puntuaciones1/instancia_demux/centenas0_carry__0_i_21[3]
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.862 r  puntuaciones1/instancia_demux/centenas0_carry_i_36/O
                         net (fo=1, routed)           0.282     2.144    puntuaciones1/instancia_demux/centenas0_carry_i_36_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.268 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.738     3.007    mux_fin/decenas1__13_carry_2
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124     3.131 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.919     5.050    fsm/puntos[3]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.174 r  fsm/decenas1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.174    display/UTB1/decenas1_carry__1_0[0]
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.706 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.706    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.928 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759     6.687    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299     6.986 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.986    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.536 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.536    display/UTB1/decenas1__13_carry_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.870 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.006     8.876    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.303     9.179 r  display/UTB1/segmentos[3]_i_13/O
                         net (fo=1, routed)           0.000     9.179    display/UTB1/segmentos[3]_i_13_n_0
    SLICE_X50Y109        MUXF7 (Prop_muxf7_I0_O)      0.241     9.420 r  display/UTB1/segmentos_reg[3]_i_11/O
                         net (fo=1, routed)           0.834    10.253    fsm/segmentos_reg[3]_3
    SLICE_X50Y108        LUT6 (Prop_lut6_I0_O)        0.298    10.551 r  fsm/segmentos[3]_i_5/O
                         net (fo=1, routed)           1.065    11.616    fsm/segmentos[3]_i_5_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.124    11.740 r  fsm/segmentos[3]_i_1/O
                         net (fo=1, routed)           0.000    11.740    display/segmentos_vector[7]__0[3]
    SLICE_X36Y108        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.562ns  (logic 3.819ns (33.031%)  route 7.743ns (66.969%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=2 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[3]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance5/resultado_reg[3]/Q
                         net (fo=2, routed)           1.179     1.738    puntuaciones1/instancia_demux/centenas0_carry__0_i_21[3]
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.862 r  puntuaciones1/instancia_demux/centenas0_carry_i_36/O
                         net (fo=1, routed)           0.282     2.144    puntuaciones1/instancia_demux/centenas0_carry_i_36_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.268 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.738     3.007    mux_fin/decenas1__13_carry_2
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124     3.131 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.919     5.050    fsm/puntos[3]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.174 r  fsm/decenas1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.174    display/UTB1/decenas1_carry__1_0[0]
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.706 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.706    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.928 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759     6.687    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299     6.986 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.986    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.536 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.536    display/UTB1/decenas1__13_carry_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.758 r  display/UTB1/decenas1__13_carry__0/O[0]
                         net (fo=14, routed)          1.526     9.283    display/UTB1/decenas1__13_carry__0_n_7
    SLICE_X48Y107        LUT6 (Prop_lut6_I3_O)        0.299     9.582 r  display/UTB1/segmentos[4]_i_14/O
                         net (fo=1, routed)           0.000     9.582    display/UTB1/segmentos[4]_i_14_n_0
    SLICE_X48Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     9.799 r  display/UTB1/segmentos_reg[4]_i_11/O
                         net (fo=1, routed)           0.441    10.240    display/UTB1/segmentos_reg[4]_i_11_n_0
    SLICE_X48Y107        LUT5 (Prop_lut5_I0_O)        0.299    10.539 r  display/UTB1/segmentos[4]_i_5/O
                         net (fo=1, routed)           0.898    11.438    fsm/segmentos_reg[4]
    SLICE_X35Y107        LUT6 (Prop_lut6_I5_O)        0.124    11.562 r  fsm/segmentos[4]_i_1/O
                         net (fo=1, routed)           0.000    11.562    display/segmentos_vector[7]__0[4]
    SLICE_X35Y107        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.395ns  (logic 3.930ns (34.488%)  route 7.465ns (65.512%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[3]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance5/resultado_reg[3]/Q
                         net (fo=2, routed)           1.179     1.738    puntuaciones1/instancia_demux/centenas0_carry__0_i_21[3]
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.862 r  puntuaciones1/instancia_demux/centenas0_carry_i_36/O
                         net (fo=1, routed)           0.282     2.144    puntuaciones1/instancia_demux/centenas0_carry_i_36_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.268 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.738     3.007    mux_fin/decenas1__13_carry_2
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124     3.131 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.919     5.050    fsm/puntos[3]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.174 r  fsm/decenas1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.174    display/UTB1/decenas1_carry__1_0[0]
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.706 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.706    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.928 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759     6.687    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299     6.986 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.986    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.536 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.536    display/UTB1/decenas1__13_carry_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.870 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.156     9.026    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X50Y109        LUT6 (Prop_lut6_I3_O)        0.303     9.329 r  display/UTB1/segmentos[0]_i_13/O
                         net (fo=1, routed)           0.000     9.329    display/UTB1/segmentos[0]_i_13_n_0
    SLICE_X50Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     9.543 r  display/UTB1/segmentos_reg[0]_i_11/O
                         net (fo=1, routed)           0.303     9.846    fsm/segmentos_reg[0]_3
    SLICE_X49Y109        LUT6 (Prop_lut6_I0_O)        0.297    10.143 r  fsm/segmentos[0]_i_5/O
                         net (fo=1, routed)           1.128    11.271    fsm/segmentos[0]_i_5_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I5_O)        0.124    11.395 r  fsm/segmentos[0]_i_1/O
                         net (fo=1, routed)           0.000    11.395    display/segmentos_vector[7]__0[0]
    SLICE_X34Y109        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/salida_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.109ns  (logic 3.083ns (27.751%)  route 8.026ns (72.249%))
  Logic Levels:           13  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        LDCE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/salida_reg[0]/G
    SLICE_X38Y103        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instancia_punt_total/salida_reg[0]/Q
                         net (fo=1, routed)           0.599     1.224    puntuaciones1/instancia_demux/salida[0]
    SLICE_X38Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.348 r  puntuaciones1/instancia_demux/centenas0_carry_i_56/O
                         net (fo=1, routed)           0.811     2.159    puntuaciones1/instancia_demux/centenas0_carry_i_56_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I0_O)        0.124     2.283 r  puntuaciones1/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           1.125     3.408    mux_fin/segmentos[2]_i_5_1
    SLICE_X48Y100        LUT6 (Prop_lut6_I2_O)        0.124     3.532 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.308     4.840    puntuaciones2/instance_caso_ep/puntos[0]
    SLICE_X49Y106        LUT2 (Prop_lut2_I1_O)        0.124     4.964 r  puntuaciones2/instance_caso_ep/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.964    display/UTB1/S[1]
    SLICE_X49Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.514 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.514    display/UTB1/centenas0_carry_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.628    display/UTB1/centenas0_carry__0_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.867 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          1.219     7.086    fsm/O[2]
    SLICE_X49Y110        LUT5 (Prop_lut5_I2_O)        0.302     7.388 r  fsm/centenas0__14_carry__0_i_1/O
                         net (fo=1, routed)           0.404     7.792    display/UTB1/segmentos[3]_i_10_0[3]
    SLICE_X48Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.177 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.164     9.341    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.465 r  fsm/segmentos[5]_i_10/O
                         net (fo=1, routed)           0.808    10.273    fsm/segmentos[5]_i_10_n_0
    SLICE_X42Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.397 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.588    10.985    fsm/segmentos[5]_i_4_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I3_O)        0.124    11.109 r  fsm/segmentos[5]_i_1/O
                         net (fo=1, routed)           0.000    11.109    display/segmentos_vector[7]__0[5]
    SLICE_X36Y108        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.012ns  (logic 3.930ns (35.689%)  route 7.082ns (64.311%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=2 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[3]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance5/resultado_reg[3]/Q
                         net (fo=2, routed)           1.179     1.738    puntuaciones1/instancia_demux/centenas0_carry__0_i_21[3]
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.862 r  puntuaciones1/instancia_demux/centenas0_carry_i_36/O
                         net (fo=1, routed)           0.282     2.144    puntuaciones1/instancia_demux/centenas0_carry_i_36_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.268 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.738     3.007    mux_fin/decenas1__13_carry_2
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124     3.131 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.919     5.050    fsm/puntos[3]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.174 r  fsm/decenas1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.174    display/UTB1/decenas1_carry__1_0[0]
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.706 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.706    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.928 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759     6.687    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299     6.986 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.986    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.536 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.536    display/UTB1/decenas1__13_carry_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.870 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          0.868     8.738    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X50Y108        LUT6 (Prop_lut6_I3_O)        0.303     9.041 r  display/UTB1/segmentos[2]_i_13/O
                         net (fo=1, routed)           0.000     9.041    display/UTB1/segmentos[2]_i_13_n_0
    SLICE_X50Y108        MUXF7 (Prop_muxf7_I1_O)      0.214     9.255 r  display/UTB1/segmentos_reg[2]_i_11/O
                         net (fo=1, routed)           0.316     9.570    display/UTB1/segmentos_reg[2]_i_11_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I0_O)        0.297     9.867 r  display/UTB1/segmentos[2]_i_5/O
                         net (fo=1, routed)           1.020    10.888    fsm/segmentos_reg[2]
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.124    11.012 r  fsm/segmentos[2]_i_1/O
                         net (fo=1, routed)           0.000    11.012    display/segmentos_vector[7]__0[2]
    SLICE_X36Y108        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.963ns  (logic 3.694ns (33.695%)  route 7.269ns (66.305%))
  Logic Levels:           13  (CARRY4=3 LDCE=1 LUT2=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[3]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance5/resultado_reg[3]/Q
                         net (fo=2, routed)           1.179     1.738    puntuaciones1/instancia_demux/centenas0_carry__0_i_21[3]
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.124     1.862 r  puntuaciones1/instancia_demux/centenas0_carry_i_36/O
                         net (fo=1, routed)           0.282     2.144    puntuaciones1/instancia_demux/centenas0_carry_i_36_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.268 r  puntuaciones1/instancia_demux/centenas0_carry_i_15/O
                         net (fo=1, routed)           0.738     3.007    mux_fin/decenas1__13_carry_2
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124     3.131 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.919     5.050    fsm/puntos[3]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.124     5.174 r  fsm/decenas1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.174    display/UTB1/decenas1_carry__1_0[0]
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.706 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.706    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.928 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759     6.687    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299     6.986 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.986    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.626 r  display/UTB1/decenas1__13_carry/O[3]
                         net (fo=14, routed)          1.325     8.951    display/UTB1/decenas1__13_carry_n_4
    SLICE_X49Y109        LUT6 (Prop_lut6_I0_O)        0.306     9.257 r  display/UTB1/segmentos[6]_i_19/O
                         net (fo=1, routed)           0.000     9.257    display/UTB1/segmentos[6]_i_19_n_0
    SLICE_X49Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     9.474 r  display/UTB1/segmentos_reg[6]_i_12/O
                         net (fo=1, routed)           0.436     9.911    fsm/segmentos_reg[6]_3
    SLICE_X49Y109        LUT6 (Prop_lut6_I0_O)        0.299    10.210 r  fsm/segmentos[6]_i_5/O
                         net (fo=1, routed)           0.629    10.839    fsm/segmentos[6]_i_5_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.963 r  fsm/segmentos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.963    display/segmentos_vector[7]__0[6]
    SLICE_X34Y109        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.723ns  (logic 4.679ns (48.126%)  route 5.044ns (51.874%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y113        LDCE (EnToQ_ldce_G_Q)        0.766     0.766 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.816     1.582    display/digictrl_reg[7]_LDC_n_0
    SLICE_X31Y112        LUT3 (Prop_lut3_I1_O)        0.152     1.734 r  display/digictrl_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.228     5.962    digictrl_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     9.723 r  digictrl_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.723    digictrl[7]
    U13                                                               r  digictrl[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.275ns  (logic 4.464ns (48.135%)  route 4.810ns (51.865%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y113        LDCE (EnToQ_ldce_G_Q)        0.766     0.766 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.750     1.516    display/digictrl_reg[7]_LDC_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I1_O)        0.124     1.640 r  display/digictrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.060     5.700    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.275 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.275    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 4.638ns (51.674%)  route 4.337ns (48.326%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y113        LDCE (EnToQ_ldce_G_Q)        0.766     0.766 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.623     1.389    display/digictrl_reg[7]_LDC_n_0
    SLICE_X31Y112        LUT3 (Prop_lut3_I1_O)        0.118     1.507 r  display/digictrl_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.714     5.221    digictrl_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754     8.975 r  digictrl_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.975    digictrl[5]
    T14                                                               r  digictrl[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__6/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.261%)  route 0.105ns (42.739%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__6/C
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__6/Q
                         net (fo=1, routed)           0.105     0.246    puntuaciones1/instancia_punt_total/sumador_reg[0]__6_n_0
    SLICE_X39Y100        FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.771%)  route 0.124ns (49.229%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.124     0.252    display/ROTATE_LEFT[6]
    SLICE_X32Y110        FDRE                                         r  display/digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/salida_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[5]/C
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[5]/Q
                         net (fo=3, routed)           0.112     0.253    puntuaciones1/instancia_punt_total/sumador[5]
    SLICE_X40Y104        LDCE                                         r  puntuaciones1/instancia_punt_total/salida_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[1]__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[1]__3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.170%)  route 0.119ns (45.830%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__2/C
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__2/Q
                         net (fo=1, routed)           0.119     0.260    puntuaciones1/instancia_punt_total/sumador_reg[1]__2_n_0
    SLICE_X44Y99         FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[1]__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/sumador_reg[0]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones2/instancia_punt_total/sumador_reg[0]__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/sumador_reg[0]__0/C
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones2/instancia_punt_total/sumador_reg[0]__0/Q
                         net (fo=1, routed)           0.120     0.261    puntuaciones2/instancia_punt_total/sumador_reg[0]
    SLICE_X45Y102        FDRE                                         r  puntuaciones2/instancia_punt_total/sumador_reg[0]__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.135     0.263    display/ROTATE_LEFT[5]
    SLICE_X31Y111        FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__10/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__11/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__10/C
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__10/Q
                         net (fo=1, routed)           0.126     0.267    puntuaciones1/instancia_punt_total/sumador_reg[0]__10_n_0
    SLICE_X36Y104        FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__2/C
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__2/Q
                         net (fo=1, routed)           0.127     0.268    puntuaciones1/instancia_punt_total/sumador_reg[0]__2_n_0
    SLICE_X44Y99         FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE                         0.000     0.000 r  display/digisel_reg[3]/C
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[3]/Q
                         net (fo=2, routed)           0.128     0.269    display/ROTATE_LEFT[4]
    SLICE_X31Y111        FDRE                                         r  display/digisel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__0/C
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__0/Q
                         net (fo=1, routed)           0.110     0.274    puntuaciones1/instancia_punt_total/sumador_reg[0]
    SLICE_X43Y102        FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__1/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.002ns  (logic 4.227ns (28.176%)  route 10.775ns (71.824%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.622     5.224    fsm/clk_IBUF_BUFG
    SLICE_X36Y110        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.456     5.680 r  fsm/letras_reg[1]/Q
                         net (fo=88, routed)          4.529    10.209    puntuaciones2/instancia_demux/centenas0_carry_i_2[1]
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.124    10.333 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000    10.333    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    10.545 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.010    11.555    mux_fin/decenas1__13_carry_4
    SLICE_X47Y104        LUT6 (Prop_lut6_I1_O)        0.299    11.854 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.319    13.173    puntuaciones2/instance_caso_ep/puntos[1]
    SLICE_X52Y106        LUT2 (Prop_lut2_I0_O)        0.124    13.297 r  puntuaciones2/instance_caso_ep/decenas1_carry_i_3/O
                         net (fo=1, routed)           0.000    13.297    display/UTB1/decenas1_carry__0_0[1]
    SLICE_X52Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.847 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    display/UTB1/decenas1_carry_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.961 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.961    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.183 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759    14.943    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299    15.242 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.242    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.792 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.792    display/UTB1/decenas1__13_carry_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.126 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.509    17.634    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X51Y108        LUT6 (Prop_lut6_I3_O)        0.303    17.937 r  display/UTB1/segmentos[1]_i_14/O
                         net (fo=1, routed)           0.000    17.937    display/UTB1/segmentos[1]_i_14_n_0
    SLICE_X51Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    18.154 r  display/UTB1/segmentos_reg[1]_i_11/O
                         net (fo=1, routed)           0.658    18.813    fsm/segmentos_reg[1]_3
    SLICE_X50Y108        LUT6 (Prop_lut6_I0_O)        0.299    19.112 r  fsm/segmentos[1]_i_5/O
                         net (fo=1, routed)           0.991    20.102    fsm/segmentos[1]_i_5_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.124    20.226 r  fsm/segmentos[1]_i_1/O
                         net (fo=1, routed)           0.000    20.226    display/segmentos_vector[7]__0[1]
    SLICE_X36Y108        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.772ns  (logic 4.250ns (28.771%)  route 10.522ns (71.229%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.622     5.224    fsm/clk_IBUF_BUFG
    SLICE_X36Y110        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.456     5.680 r  fsm/letras_reg[1]/Q
                         net (fo=88, routed)          4.529    10.209    puntuaciones2/instancia_demux/centenas0_carry_i_2[1]
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.124    10.333 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000    10.333    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    10.545 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.010    11.555    mux_fin/decenas1__13_carry_4
    SLICE_X47Y104        LUT6 (Prop_lut6_I1_O)        0.299    11.854 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.319    13.173    puntuaciones2/instance_caso_ep/puntos[1]
    SLICE_X52Y106        LUT2 (Prop_lut2_I0_O)        0.124    13.297 r  puntuaciones2/instance_caso_ep/decenas1_carry_i_3/O
                         net (fo=1, routed)           0.000    13.297    display/UTB1/decenas1_carry__0_0[1]
    SLICE_X52Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.847 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    display/UTB1/decenas1_carry_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.961 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.961    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.183 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759    14.943    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299    15.242 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.242    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.792 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.792    display/UTB1/decenas1__13_carry_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.126 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.006    17.131    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.303    17.434 r  display/UTB1/segmentos[3]_i_13/O
                         net (fo=1, routed)           0.000    17.434    display/UTB1/segmentos[3]_i_13_n_0
    SLICE_X50Y109        MUXF7 (Prop_muxf7_I0_O)      0.241    17.675 r  display/UTB1/segmentos_reg[3]_i_11/O
                         net (fo=1, routed)           0.834    18.509    fsm/segmentos_reg[3]_3
    SLICE_X50Y108        LUT6 (Prop_lut6_I0_O)        0.298    18.807 r  fsm/segmentos[3]_i_5/O
                         net (fo=1, routed)           1.065    19.872    fsm/segmentos[3]_i_5_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.124    19.996 r  fsm/segmentos[3]_i_1/O
                         net (fo=1, routed)           0.000    19.996    display/segmentos_vector[7]__0[3]
    SLICE_X36Y108        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.593ns  (logic 4.111ns (28.171%)  route 10.482ns (71.829%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.622     5.224    fsm/clk_IBUF_BUFG
    SLICE_X36Y110        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.456     5.680 r  fsm/letras_reg[1]/Q
                         net (fo=88, routed)          4.529    10.209    puntuaciones2/instancia_demux/centenas0_carry_i_2[1]
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.124    10.333 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000    10.333    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    10.545 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.010    11.555    mux_fin/decenas1__13_carry_4
    SLICE_X47Y104        LUT6 (Prop_lut6_I1_O)        0.299    11.854 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.319    13.173    puntuaciones2/instance_caso_ep/puntos[1]
    SLICE_X52Y106        LUT2 (Prop_lut2_I0_O)        0.124    13.297 r  puntuaciones2/instance_caso_ep/decenas1_carry_i_3/O
                         net (fo=1, routed)           0.000    13.297    display/UTB1/decenas1_carry__0_0[1]
    SLICE_X52Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.847 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    display/UTB1/decenas1_carry_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.961 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.961    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.183 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759    14.943    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299    15.242 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.242    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.792 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.792    display/UTB1/decenas1__13_carry_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.014 r  display/UTB1/decenas1__13_carry__0/O[0]
                         net (fo=14, routed)          1.526    17.539    display/UTB1/decenas1__13_carry__0_n_7
    SLICE_X48Y107        LUT6 (Prop_lut6_I3_O)        0.299    17.838 r  display/UTB1/segmentos[4]_i_14/O
                         net (fo=1, routed)           0.000    17.838    display/UTB1/segmentos[4]_i_14_n_0
    SLICE_X48Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    18.055 r  display/UTB1/segmentos_reg[4]_i_11/O
                         net (fo=1, routed)           0.441    18.496    display/UTB1/segmentos_reg[4]_i_11_n_0
    SLICE_X48Y107        LUT5 (Prop_lut5_I0_O)        0.299    18.795 r  display/UTB1/segmentos[4]_i_5/O
                         net (fo=1, routed)           0.898    19.693    fsm/segmentos_reg[4]
    SLICE_X35Y107        LUT6 (Prop_lut6_I5_O)        0.124    19.817 r  fsm/segmentos[4]_i_1/O
                         net (fo=1, routed)           0.000    19.817    display/segmentos_vector[7]__0[4]
    SLICE_X35Y107        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.427ns  (logic 4.222ns (29.266%)  route 10.205ns (70.734%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.622     5.224    fsm/clk_IBUF_BUFG
    SLICE_X36Y110        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.456     5.680 r  fsm/letras_reg[1]/Q
                         net (fo=88, routed)          4.529    10.209    puntuaciones2/instancia_demux/centenas0_carry_i_2[1]
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.124    10.333 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000    10.333    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    10.545 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.010    11.555    mux_fin/decenas1__13_carry_4
    SLICE_X47Y104        LUT6 (Prop_lut6_I1_O)        0.299    11.854 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.319    13.173    puntuaciones2/instance_caso_ep/puntos[1]
    SLICE_X52Y106        LUT2 (Prop_lut2_I0_O)        0.124    13.297 r  puntuaciones2/instance_caso_ep/decenas1_carry_i_3/O
                         net (fo=1, routed)           0.000    13.297    display/UTB1/decenas1_carry__0_0[1]
    SLICE_X52Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.847 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    display/UTB1/decenas1_carry_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.961 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.961    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.183 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759    14.943    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299    15.242 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.242    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.792 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.792    display/UTB1/decenas1__13_carry_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.126 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.156    17.281    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X50Y109        LUT6 (Prop_lut6_I3_O)        0.303    17.584 r  display/UTB1/segmentos[0]_i_13/O
                         net (fo=1, routed)           0.000    17.584    display/UTB1/segmentos[0]_i_13_n_0
    SLICE_X50Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    17.798 r  display/UTB1/segmentos_reg[0]_i_11/O
                         net (fo=1, routed)           0.303    18.101    fsm/segmentos_reg[0]_3
    SLICE_X49Y109        LUT6 (Prop_lut6_I0_O)        0.297    18.398 r  fsm/segmentos[0]_i_5/O
                         net (fo=1, routed)           1.128    19.527    fsm/segmentos[0]_i_5_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  fsm/segmentos[0]_i_1/O
                         net (fo=1, routed)           0.000    19.651    display/segmentos_vector[7]__0[0]
    SLICE_X34Y109        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.043ns  (logic 4.222ns (30.065%)  route 9.821ns (69.935%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.622     5.224    fsm/clk_IBUF_BUFG
    SLICE_X36Y110        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.456     5.680 r  fsm/letras_reg[1]/Q
                         net (fo=88, routed)          4.529    10.209    puntuaciones2/instancia_demux/centenas0_carry_i_2[1]
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.124    10.333 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000    10.333    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    10.545 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.010    11.555    mux_fin/decenas1__13_carry_4
    SLICE_X47Y104        LUT6 (Prop_lut6_I1_O)        0.299    11.854 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.319    13.173    puntuaciones2/instance_caso_ep/puntos[1]
    SLICE_X52Y106        LUT2 (Prop_lut2_I0_O)        0.124    13.297 r  puntuaciones2/instance_caso_ep/decenas1_carry_i_3/O
                         net (fo=1, routed)           0.000    13.297    display/UTB1/decenas1_carry__0_0[1]
    SLICE_X52Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.847 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    display/UTB1/decenas1_carry_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.961 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.961    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.183 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759    14.943    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299    15.242 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.242    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.792 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.792    display/UTB1/decenas1__13_carry_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.126 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          0.868    16.993    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X50Y108        LUT6 (Prop_lut6_I3_O)        0.303    17.296 r  display/UTB1/segmentos[2]_i_13/O
                         net (fo=1, routed)           0.000    17.296    display/UTB1/segmentos[2]_i_13_n_0
    SLICE_X50Y108        MUXF7 (Prop_muxf7_I1_O)      0.214    17.510 r  display/UTB1/segmentos_reg[2]_i_11/O
                         net (fo=1, routed)           0.316    17.826    display/UTB1/segmentos_reg[2]_i_11_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I0_O)        0.297    18.123 r  display/UTB1/segmentos[2]_i_5/O
                         net (fo=1, routed)           1.020    19.143    fsm/segmentos_reg[2]
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.124    19.267 r  fsm/segmentos[2]_i_1/O
                         net (fo=1, routed)           0.000    19.267    display/segmentos_vector[7]__0[2]
    SLICE_X36Y108        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.041ns  (logic 4.111ns (29.278%)  route 9.930ns (70.722%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.622     5.224    fsm/clk_IBUF_BUFG
    SLICE_X36Y110        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.456     5.680 r  fsm/letras_reg[1]/Q
                         net (fo=88, routed)          4.529    10.209    puntuaciones2/instancia_demux/centenas0_carry_i_2[1]
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.124    10.333 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000    10.333    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    10.545 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.010    11.555    mux_fin/decenas1__13_carry_4
    SLICE_X47Y104        LUT6 (Prop_lut6_I1_O)        0.299    11.854 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.319    13.173    puntuaciones2/instance_caso_ep/puntos[1]
    SLICE_X52Y106        LUT2 (Prop_lut2_I0_O)        0.124    13.297 r  puntuaciones2/instance_caso_ep/decenas1_carry_i_3/O
                         net (fo=1, routed)           0.000    13.297    display/UTB1/decenas1_carry__0_0[1]
    SLICE_X52Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.847 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    display/UTB1/decenas1_carry_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.961 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.961    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.183 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759    14.943    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299    15.242 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.242    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.792 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.792    display/UTB1/decenas1__13_carry_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.014 r  display/UTB1/decenas1__13_carry__0/O[0]
                         net (fo=14, routed)          1.376    17.390    display/UTB1/decenas1__13_carry__0_n_7
    SLICE_X48Y108        LUT6 (Prop_lut6_I4_O)        0.299    17.689 r  display/UTB1/segmentos[5]_i_14/O
                         net (fo=1, routed)           0.000    17.689    display/UTB1/segmentos[5]_i_14_n_0
    SLICE_X48Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    17.906 r  display/UTB1/segmentos_reg[5]_i_11/O
                         net (fo=1, routed)           0.441    18.347    fsm/segmentos_reg[5]_3
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.299    18.646 r  fsm/segmentos[5]_i_5/O
                         net (fo=1, routed)           0.496    19.142    fsm/segmentos[5]_i_5_n_0
    SLICE_X36Y108        LUT6 (Prop_lut6_I5_O)        0.124    19.266 r  fsm/segmentos[5]_i_1/O
                         net (fo=1, routed)           0.000    19.266    display/segmentos_vector[7]__0[5]
    SLICE_X36Y108        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.994ns  (logic 3.986ns (28.483%)  route 10.008ns (71.517%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.622     5.224    fsm/clk_IBUF_BUFG
    SLICE_X36Y110        FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.456     5.680 r  fsm/letras_reg[1]/Q
                         net (fo=88, routed)          4.529    10.209    puntuaciones2/instancia_demux/centenas0_carry_i_2[1]
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.124    10.333 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000    10.333    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    10.545 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.010    11.555    mux_fin/decenas1__13_carry_4
    SLICE_X47Y104        LUT6 (Prop_lut6_I1_O)        0.299    11.854 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=24, routed)          1.319    13.173    puntuaciones2/instance_caso_ep/puntos[1]
    SLICE_X52Y106        LUT2 (Prop_lut2_I0_O)        0.124    13.297 r  puntuaciones2/instance_caso_ep/decenas1_carry_i_3/O
                         net (fo=1, routed)           0.000    13.297    display/UTB1/decenas1_carry__0_0[1]
    SLICE_X52Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.847 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.847    display/UTB1/decenas1_carry_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.961 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.961    display/UTB1/decenas1_carry__0_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.183 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           0.759    14.943    puntuaciones2/instance_caso_ep/decenas1__13_carry[0]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.299    15.242 r  puntuaciones2/instance_caso_ep/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    15.242    display/UTB1/segmentos_reg[0]_i_11_0[1]
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.882 r  display/UTB1/decenas1__13_carry/O[3]
                         net (fo=14, routed)          1.325    17.207    display/UTB1/decenas1__13_carry_n_4
    SLICE_X49Y109        LUT6 (Prop_lut6_I0_O)        0.306    17.513 r  display/UTB1/segmentos[6]_i_19/O
                         net (fo=1, routed)           0.000    17.513    display/UTB1/segmentos[6]_i_19_n_0
    SLICE_X49Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    17.730 r  display/UTB1/segmentos_reg[6]_i_12/O
                         net (fo=1, routed)           0.436    18.166    fsm/segmentos_reg[6]_3
    SLICE_X49Y109        LUT6 (Prop_lut6_I0_O)        0.299    18.465 r  fsm/segmentos[6]_i_5/O
                         net (fo=1, routed)           0.629    19.094    fsm/segmentos[6]_i_5_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I5_O)        0.124    19.218 r  fsm/segmentos[6]_i_1/O
                         net (fo=1, routed)           0.000    19.218    display/segmentos_vector[7]__0[6]
    SLICE_X34Y109        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 4.368ns (44.272%)  route 5.499ns (55.728%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.623     5.225    fsm/clk_IBUF_BUFG
    SLICE_X31Y110        FDCE                                         r  fsm/etapa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDCE (Prop_fdce_C_Q)         0.456     5.681 r  fsm/etapa_reg[2]/Q
                         net (fo=24, routed)          1.719     7.400    fsm/etapa_reg_n_0_[2]
    SLICE_X28Y102        LUT4 (Prop_lut4_I1_O)        0.150     7.550 r  fsm/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.780    11.330    leds_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         3.762    15.092 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.092    leds[14]
    V14                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.801ns  (logic 4.386ns (44.754%)  route 5.415ns (55.246%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.623     5.225    fsm/clk_IBUF_BUFG
    SLICE_X31Y110        FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDCE (Prop_fdce_C_Q)         0.456     5.681 r  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.644     7.325    fsm/etapa_reg_n_0_[3]
    SLICE_X28Y102        LUT4 (Prop_lut4_I0_O)        0.152     7.477 r  fsm/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.771    11.248    leds_OBUF[15]
    V12                  OBUF (Prop_obuf_I_O)         3.778    15.026 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.026    leds[15]
    V12                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.588ns  (logic 4.132ns (43.102%)  route 5.455ns (56.898%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.623     5.225    fsm/clk_IBUF_BUFG
    SLICE_X31Y110        FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDCE (Prop_fdce_C_Q)         0.456     5.681 r  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.644     7.325    fsm/etapa_reg_n_0_[3]
    SLICE_X28Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.449 r  fsm/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.811    11.260    leds_OBUF[11]
    U14                  OBUF (Prop_obuf_I_O)         3.552    14.813 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.813    leds[11]
    U14                                                               r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.559     1.478    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones2/instance6/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.112     1.731    puntuaciones2/instance6/resultado_i_reg_n_0_[9]
    SLICE_X52Y103        LDCE                                         r  puntuaciones2/instance6/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.170%)  route 0.119ns (45.830%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.559     1.478    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones1/instance6/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.119     1.739    puntuaciones1/instance6/resultado_i_reg_n_0_[2]
    SLICE_X53Y99         LDCE                                         r  puntuaciones1/instance6/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance4/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.567     1.486    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  puntuaciones1/instance4/resultado_i_reg[2]/Q
                         net (fo=2, routed)           0.113     1.740    puntuaciones1/instance4/D[0]
    SLICE_X46Y100        LDCE                                         r  puntuaciones1/instance4/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.559     1.478    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  puntuaciones1/instance3/resultado_i_reg[0]/Q
                         net (fo=1, routed)           0.101     1.743    puntuaciones1/instance3/resultado_i_reg_n_0_[0]
    SLICE_X52Y100        LDCE                                         r  puntuaciones1/instance3/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.559     1.478    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  puntuaciones1/instance3/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.101     1.743    puntuaciones1/instance3/resultado_i_reg_n_0_[2]
    SLICE_X52Y100        LDCE                                         r  puntuaciones1/instance3/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance2/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance2/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.479    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  puntuaciones1/instance2/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  puntuaciones1/instance2/resultado_i_reg[1]/Q
                         net (fo=2, routed)           0.128     1.749    puntuaciones1/instance2/resultado_i_reg[3]_0[0]
    SLICE_X50Y101        LDCE                                         r  puntuaciones1/instance2/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance4/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.577%)  route 0.136ns (51.423%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.566     1.485    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  puntuaciones1/instance4/resultado_i_reg[4]/Q
                         net (fo=2, routed)           0.136     1.749    puntuaciones1/instance4/D[2]
    SLICE_X48Y100        LDCE                                         r  puntuaciones1/instance4/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance2/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance2/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.231%)  route 0.134ns (48.769%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.559     1.478    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  puntuaciones1/instance2/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones1/instance2/resultado_i_reg[2]/Q
                         net (fo=2, routed)           0.134     1.754    puntuaciones1/instance2/resultado_i_reg[3]_0[1]
    SLICE_X52Y100        LDCE                                         r  puntuaciones1/instance2/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance5/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.164ns (58.266%)  route 0.117ns (41.734%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.566     1.485    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  puntuaciones2/instance5/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  puntuaciones2/instance5/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.117     1.767    puntuaciones2/instance5/resultado_i_reg_n_0_[2]
    SLICE_X50Y100        LDCE                                         r  puntuaciones2/instance5/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance5/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.244%)  route 0.118ns (41.756%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.566     1.485    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  puntuaciones2/instance5/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  puntuaciones2/instance5/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.118     1.767    puntuaciones2/instance5/resultado_i_reg_n_0_[3]
    SLICE_X49Y98         LDCE                                         r  puntuaciones2/instance5/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][2]_replica_1/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.607ns  (logic 1.631ns (18.951%)  route 6.976ns (81.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.346     4.853    fsm/reset_IBUF
    SLICE_X37Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.977 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=121, routed)         3.629     8.607    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X29Y92         FDPE                                         f  dados_aleatorios/dados_i_reg[0][2]_replica_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.520     4.943    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X29Y92         FDPE                                         r  dados_aleatorios/dados_i_reg[0][2]_replica_1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][2]_replica_2/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.569ns  (logic 1.631ns (19.033%)  route 6.938ns (80.967%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.346     4.853    fsm/reset_IBUF
    SLICE_X37Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.977 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=121, routed)         3.592     8.569    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X31Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[1][2]_replica_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.520     4.943    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X31Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.465ns  (logic 1.631ns (19.267%)  route 6.834ns (80.733%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.346     4.853    fsm/reset_IBUF
    SLICE_X37Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.977 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=121, routed)         3.488     8.465    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X29Y94         FDPE                                         f  dados_aleatorios/dados_i_reg[1][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.521     4.944    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X29Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][0]_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.392ns  (logic 1.631ns (19.436%)  route 6.761ns (80.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.346     4.853    fsm/reset_IBUF
    SLICE_X37Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.977 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=121, routed)         3.414     8.392    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X35Y91         FDPE                                         f  dados_aleatorios/dados_i_reg[0][0]_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X35Y91         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[2][1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.392ns  (logic 1.631ns (19.436%)  route 6.761ns (80.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.346     4.853    fsm/reset_IBUF
    SLICE_X37Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.977 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=121, routed)         3.414     8.392    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X34Y91         FDPE                                         f  dados_aleatorios/dados_i_reg[2][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X34Y91         FDPE                                         r  dados_aleatorios/dados_i_reg[2][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][0]_replica_1/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.370ns  (logic 1.631ns (19.487%)  route 6.739ns (80.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.346     4.853    fsm/reset_IBUF
    SLICE_X37Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.977 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=121, routed)         3.392     8.370    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X39Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[0][0]_replica_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][0]_replica_5/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.509%)  route 6.729ns (80.491%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.346     4.853    fsm/reset_IBUF
    SLICE_X37Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.977 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=121, routed)         3.383     8.360    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X36Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[0][0]_replica_5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.519     4.942    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X36Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_5/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][0]_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.509%)  route 6.729ns (80.491%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.346     4.853    fsm/reset_IBUF
    SLICE_X37Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.977 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=121, routed)         3.383     8.360    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X36Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[1][0]_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.519     4.942    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X36Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][0]_replica_6/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.356ns  (logic 1.631ns (19.519%)  route 6.725ns (80.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.346     4.853    fsm/reset_IBUF
    SLICE_X37Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.977 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=121, routed)         3.378     8.356    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X37Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[0][0]_replica_6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.519     4.942    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X37Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_6/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][1]_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.356ns  (logic 1.631ns (19.519%)  route 6.725ns (80.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.346     4.853    fsm/reset_IBUF
    SLICE_X37Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.977 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=121, routed)         3.378     8.356    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X37Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[1][1]_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.519     4.942    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X37Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.254ns (20.674%)  route 0.973ns (79.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.227    up/U1/boton_arriba_IBUF
    SLICE_X37Y110        FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.833     1.998    up/U1/clk_IBUF_BUFG
    SLICE_X37Y110        FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.248ns (17.951%)  route 1.133ns (82.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           1.133     1.381    down/U1/boton_abajo_IBUF
    SLICE_X28Y117        FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.827     1.993    down/U1/clk_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.244ns (17.095%)  route 1.186ns (82.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           1.186     1.430    enter/U1/boton_enter_IBUF
    SLICE_X37Y110        FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.833     1.998    enter/U1/clk_IBUF_BUFG
    SLICE_X37Y110        FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/tirar_dados_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.315ns (20.527%)  route 1.218ns (79.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           1.218     1.488    fsm/sw_enclave_IBUF[0]
    SLICE_X31Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.533 r  fsm/tirar_dados[0]_i_1/O
                         net (fo=1, routed)           0.000     1.533    fsm/tirar_dados[0]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.837     2.002    fsm/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/habilitador_num_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.320ns (19.000%)  route 1.362ns (81.000%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.362     1.637    fsm/reset_IBUF
    SLICE_X38Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.682 r  fsm/habilitador_num_i_1/O
                         net (fo=1, routed)           0.000     1.682    fsm/habilitador_num_i_1_n_0
    SLICE_X38Y111        FDRE                                         r  fsm/habilitador_num_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.832     1.997    fsm/clk_IBUF_BUFG
    SLICE_X38Y111        FDRE                                         r  fsm/habilitador_num_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/sumturno1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.320ns (18.876%)  route 1.373ns (81.124%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.373     1.648    fsm/reset_IBUF
    SLICE_X38Y110        LUT5 (Prop_lut5_I0_O)        0.045     1.693 r  fsm/sumturno1_i_1/O
                         net (fo=1, routed)           0.000     1.693    fsm/sumturno1_i_1_n_0
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.832     1.997    fsm/clk_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  fsm/sumturno1_reg/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/tirar_dados_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.280ns (16.339%)  route 1.431ns (83.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.431     1.666    fsm/sw_enclave_IBUF[1]
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.711 r  fsm/tirar_dados[1]_i_1/O
                         net (fo=1, routed)           0.000     1.711    fsm/tirar_dados[1]_i_1_n_0
    SLICE_X32Y101        FDRE                                         r  fsm/tirar_dados_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.837     2.002    fsm/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  fsm/tirar_dados_reg[1]/C

Slack:                    inf
  Source:                 sw_enclave[3]
                            (input port)
  Destination:            fsm/tirar_dados_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.720ns  (logic 0.322ns (18.751%)  route 1.397ns (81.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw_enclave[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  sw_enclave_IBUF[3]_inst/O
                         net (fo=2, routed)           1.397     1.675    fsm/sw_enclave_IBUF[3]
    SLICE_X31Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.720 r  fsm/tirar_dados[3]_i_1/O
                         net (fo=1, routed)           0.000     1.720    fsm/tirar_dados[3]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.837     2.002    fsm/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[3]/C

Slack:                    inf
  Source:                 sw_enclave[2]
                            (input port)
  Destination:            fsm/tirar_dados_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.721ns  (logic 0.336ns (19.507%)  route 1.386ns (80.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sw_enclave[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  sw_enclave_IBUF[2]_inst/O
                         net (fo=2, routed)           1.386     1.676    fsm/sw_enclave_IBUF[2]
    SLICE_X31Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.721 r  fsm/tirar_dados[2]_i_1/O
                         net (fo=1, routed)           0.000     1.721    fsm/tirar_dados[2]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.837     2.002    fsm/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[2]/C

Slack:                    inf
  Source:                 sw_enclave[4]
                            (input port)
  Destination:            fsm/tirar_dados_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.337ns (19.159%)  route 1.420ns (80.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw_enclave[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[4]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_enclave_IBUF[4]_inst/O
                         net (fo=2, routed)           1.420     1.711    fsm/sw_enclave_IBUF[4]
    SLICE_X31Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.756 r  fsm/tirar_dados[4]_i_3/O
                         net (fo=1, routed)           0.000     1.756    fsm/tirar_dados[4]_i_3_n_0
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.837     2.002    fsm/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  fsm/tirar_dados_reg[4]/C





