INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:37:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 buffer151/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer137/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.775ns (15.657%)  route 4.175ns (84.343%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2411, unset)         0.508     0.508    buffer151/clk
                         FDRE                                         r  buffer151/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer151/outs_reg[4]/Q
                         net (fo=4, unplaced)         0.440     1.174    buffer151/Q[4]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.293 r  buffer151/dataReg[0]_i_2__13/O
                         net (fo=22, unplaced)        0.306     1.599    buffer232/fifo/Memory_reg[0][0]_0
                         LUT3 (Prop_lut3_I0_O)        0.043     1.642 r  buffer232/fifo/transmitValue_i_6__17/O
                         net (fo=4, unplaced)         0.401     2.043    buffer223/fifo/transmitValue_i_6__12_1
                         LUT6 (Prop_lut6_I0_O)        0.043     2.086 f  buffer223/fifo/transmitValue_i_5__24/O
                         net (fo=8, unplaced)         0.282     2.368    control_merge10/tehb/control/fullReg_reg_9
                         LUT4 (Prop_lut4_I1_O)        0.043     2.411 f  control_merge10/tehb/control/fullReg_i_2__28/O
                         net (fo=11, unplaced)        0.290     2.701    control_merge11/tehb/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.744 f  control_merge11/tehb/control/G_storeEn_INST_0_i_3/O
                         net (fo=23, unplaced)        0.307     3.051    buffer106/control/dataReg_reg[31]
                         LUT4 (Prop_lut4_I1_O)        0.043     3.094 f  buffer106/control/G_storeEn_INST_0_i_2/O
                         net (fo=18, unplaced)        0.301     3.395    buffer106/control/outputValid_reg_1
                         LUT5 (Prop_lut5_I0_O)        0.043     3.438 f  buffer106/control/G_storeAddr[6]_INST_0_i_2/O
                         net (fo=46, unplaced)        0.324     3.762    buffer204/fifo/store5_dataToMem_ready
                         LUT6 (Prop_lut6_I5_O)        0.043     3.805 f  buffer204/fifo/transmitValue_i_9__9/O
                         net (fo=2, unplaced)         0.255     4.060    fork83/control/generateBlocks[4].regblock/transmitValue_i_3__11_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.103 r  fork83/control/generateBlocks[4].regblock/transmitValue_i_7__4/O
                         net (fo=2, unplaced)         0.716     4.819    fork83/control/generateBlocks[5].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     4.862 r  fork83/control/generateBlocks[5].regblock/fullReg_i_3__0/O
                         net (fo=7, unplaced)         0.279     5.141    fork82/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I4_O)        0.043     5.184 r  fork82/control/generateBlocks[0].regblock/dataReg[4]_i_1__6/O
                         net (fo=5, unplaced)         0.274     5.458    buffer137/E[0]
                         FDRE                                         r  buffer137/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=2411, unset)         0.483     6.183    buffer137/clk
                         FDRE                                         r  buffer137/dataReg_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.955    buffer137/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  0.497    




