Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 17 19:51:22 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           16 |
| No           | No                    | Yes                    |              56 |           22 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              46 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------+-------------------------+------------------+----------------+--------------+
|         Clock Signal         |            Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+------------------------------------+-------------------------+------------------+----------------+--------------+
|  clk_inst/inst/clk_out1      |                                    |                         |                1 |              1 |         1.00 |
|  clk_inst/inst/clk_out1      | clock_inst/hrs1[3]_i_1_n_0         | gen_clock_en_inst/AR[0] |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1      | gen_clock_en_inst/o_reg[14]_1[0]   | gen_clock_en_inst/AR[0] |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1      | gen_clock_en_inst/o_reg[6]_3[0]    | gen_clock_en_inst/AR[0] |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1      | gen_clock_en_inst/sec0_reg[3][0]   | gen_clock_en_inst/AR[0] |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1      | gen_clock_en_inst/o_reg[6]_1[0]    | gen_clock_en_inst/AR[0] |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1      | gen_clock_en_inst/sec0_reg[3]_0[0] | gen_clock_en_inst/AR[0] |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1      | debounce_btn0_inst/E[0]            | gen_clock_en_inst/AR[0] |                1 |              6 |         6.00 |
|  clock_inst/min1_reg[2]_0[0] |                                    |                         |                2 |              7 |         3.50 |
|  clock_inst/min0_reg[3]_1[0] |                                    |                         |                3 |              7 |         2.33 |
|  clock_inst/hrs0_reg[1]_1[0] |                                    |                         |                2 |              7 |         3.50 |
|  clock_inst/E[0]             |                                    |                         |                3 |              7 |         2.33 |
|  clock_inst/hrs1_reg[1]_0[0] |                                    |                         |                3 |              7 |         2.33 |
|  clock_inst/sec1_reg[2]_1[0] |                                    |                         |                2 |              7 |         3.50 |
|  clk_div/CLK                 |                                    | gen_clock_en_inst/AR[0] |                4 |             12 |         3.00 |
|  clk_inst/inst/clk_out1      | debounce_btn0_inst/o[0]_i_1_n_0    | gen_clock_en_inst/AR[0] |                4 |             16 |         4.00 |
|  clk_inst/inst/clk_out1      |                                    | clk_div/clk_out         |                9 |             32 |         3.56 |
|  clk_inst/inst/clk_out1      |                                    | gen_clock_en_inst/AR[0] |               18 |             44 |         2.44 |
+------------------------------+------------------------------------+-------------------------+------------------+----------------+--------------+


