$date
	Sun Oct 23 04:37:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#981021
b10011 !
1"
#981022
b10011 &
b10011 %
1$
#981023
0"
#981026
b111010 &
b111010 %
#981030
b11101 &
b11101 %
#981034
b1011000 &
b1011000 %
#981038
b101100 &
b101100 %
#981042
b10110 &
b10110 %
#981046
b1011 &
b1011 %
#981050
b100010 &
b100010 %
#981054
b10001 &
b10001 %
#981058
b110100 &
b110100 %
#981062
b11010 &
b11010 %
#981066
b1101 &
b1101 %
#981070
b101000 &
b101000 %
#981074
b10100 &
b10100 %
#981078
b1010 &
b1010 %
#981082
b101 &
b101 %
#981086
b10000 &
b10000 %
#981090
b1000 &
b1000 %
#981094
b100 &
b100 %
#981098
b10 &
b10 %
#981102
b1 &
1#
b1 %
#981106
b0 &
b0 %
0#
0$
#1942058
b10100 &
b10100 %
1$
b10100 !
1"
#1942059
0"
#1942062
b1010 &
b1010 %
#1942066
b101 &
b101 %
#1942070
b10000 &
b10000 %
#1942074
b1000 &
b1000 %
#1942078
b100 &
b100 %
#1942082
b10 &
b10 %
#1942086
b1 &
1#
b1 %
#1942090
b0 &
b0 %
0#
0$
#2922733
b11 !
1"
#2922734
b11 &
b11 %
1$
#2922735
0"
#2922738
b1010 &
b1010 %
#2922742
b101 &
b101 %
#2922746
b10000 &
b10000 %
#2922750
b1000 &
b1000 %
#2922754
b100 &
b100 %
#2922758
b10 &
b10 %
#2922762
b1 &
b1 %
1#
#2922766
b0 &
0#
b0 %
0$
#4500012
