simSeconds 0.100220764884
simTicks 100220725968.43198
finalTick 274555789731960.6
simFreq 1000000000000.0
hostSeconds 278.85570404999993
hostTickRate 350322372.2305159
hostMemory 52689566.669640005
simInsts 110000018.49576199
simOps 122168347.22691399
hostInstRate 425832.89595
hostOpRate 468046.71938
system.clk_domain.clock 1000.0000000000001
system.cpu_clk_domain.clock 500.00000000000006
system.cpu_voltage_domain.voltage 1.0000000000000002
system.l2.demandHits::switch_cpus.inst 659528.6701940001
system.l2.demandHits::switch_cpus.data 4676566.5088720005
system.l2.demandHits::total 5336095.179066
system.l2.overallHits::switch_cpus.inst 659528.6701940001
system.l2.overallHits::switch_cpus.data 4676566.5088720005
system.l2.overallHits::total 5336095.179066
system.l2.demandMisses::cpu.inst 2.7790679999999996
system.l2.demandMisses::cpu.data 2.9157239999999995
system.l2.demandMisses::switch_cpus.inst 4969.616320000001
system.l2.demandMisses::switch_cpus.data 826898.781055
system.l2.demandMisses::total 831868.397375
system.l2.overallMisses::cpu.inst 2.7790679999999996
system.l2.overallMisses::cpu.data 2.9157239999999995
system.l2.overallMisses::switch_cpus.inst 4969.616320000001
system.l2.overallMisses::switch_cpus.data 826898.781055
system.l2.overallMisses::total 831868.397375
system.l2.demandMissLatency::switch_cpus.inst 427234811.796
system.l2.demandMissLatency::switch_cpus.data 66945865960.8875
system.l2.demandMissLatency::total 67373100772.68349
system.l2.overallMissLatency::switch_cpus.inst 427234811.796
system.l2.overallMissLatency::switch_cpus.data 66945865960.8875
system.l2.overallMissLatency::total 67373100772.68349
system.l2.demandAccesses::cpu.inst 2.7790679999999996
system.l2.demandAccesses::cpu.data 2.9157239999999995
system.l2.demandAccesses::switch_cpus.inst 664498.2865139999
system.l2.demandAccesses::switch_cpus.data 5503465.289926999
system.l2.demandAccesses::total 6167963.576441
system.l2.overallAccesses::cpu.inst 2.7790679999999996
system.l2.overallAccesses::cpu.data 2.9157239999999995
system.l2.overallAccesses::switch_cpus.inst 664498.2865139999
system.l2.overallAccesses::switch_cpus.data 5503465.289926999
system.l2.overallAccesses::total 6167963.576441
system.l2.demandMissRate::cpu.inst 1.0000000000000002
system.l2.demandMissRate::cpu.data 1.0000000000000002
system.l2.demandMissRate::switch_cpus.inst 0.036265981654000023
system.l2.demandMissRate::switch_cpus.data 0.192395625929
system.l2.demandMissRate::total 0.18588790684700005
system.l2.overallMissRate::cpu.inst 1.0000000000000002
system.l2.overallMissRate::cpu.data 1.0000000000000002
system.l2.overallMissRate::switch_cpus.inst 0.036265981654000023
system.l2.overallMissRate::switch_cpus.data 0.192395625929
system.l2.overallMissRate::total 0.18588790684700005
system.l2.demandAvgMissLatency::switch_cpus.inst 91176.35770513734
system.l2.demandAvgMissLatency::switch_cpus.data 88520.06718477151
system.l2.demandAvgMissLatency::total 88536.0780710664
system.l2.overallAvgMissLatency::switch_cpus.inst 91176.35770513734
system.l2.overallAvgMissLatency::switch_cpus.data 88520.06718477151
system.l2.overallAvgMissLatency::total 88536.0780710664
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 107265.702798
system.l2.writebacks::total 107265.702798
system.l2.demandMshrMisses::switch_cpus.inst 4969.616320000001
system.l2.demandMshrMisses::switch_cpus.data 826898.781055
system.l2.demandMshrMisses::total 831868.397375
system.l2.overallMshrMisses::switch_cpus.inst 4969.616320000001
system.l2.overallMshrMisses::switch_cpus.data 826898.781055
system.l2.overallMshrMisses::total 831868.397375
system.l2.demandMshrMissLatency::switch_cpus.inst 377538648.596
system.l2.demandMshrMissLatency::switch_cpus.data 58676878279.84748
system.l2.demandMshrMissLatency::total 59054416928.4435
system.l2.overallMshrMissLatency::switch_cpus.inst 377538648.596
system.l2.overallMshrMissLatency::switch_cpus.data 58676878279.84748
system.l2.overallMshrMissLatency::total 59054416928.4435
system.l2.demandMshrMissRate::switch_cpus.inst 0.036265981654000023
system.l2.demandMshrMissRate::switch_cpus.data 0.192395625929
system.l2.demandMshrMissRate::total 0.18588790684700005
system.l2.overallMshrMissRate::switch_cpus.inst 0.036265981654000023
system.l2.overallMshrMissRate::switch_cpus.data 0.192395625929
system.l2.overallMshrMissRate::total 0.18588790684700005
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 81176.35770513737
system.l2.demandAvgMshrMissLatency::switch_cpus.data 78520.07338454245
system.l2.demandAvgMshrMissLatency::total 78536.08409406633
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 81176.35770513737
system.l2.overallAvgMshrMissLatency::switch_cpus.data 78520.07338454245
system.l2.overallAvgMshrMissLatency::total 78536.08409406633
system.l2.replacements 825758.3152840001
system.l2.CleanEvict.mshrMisses::writebacks 41.838378999999996
system.l2.CleanEvict.mshrMisses::total 41.838378999999996
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.InvalidateReq.hits::switch_cpus.data 0.385395
system.l2.InvalidateReq.hits::total 0.385395
system.l2.InvalidateReq.accesses::switch_cpus.data 1.7203419999999998
system.l2.InvalidateReq.accesses::total 1.7203419999999998
system.l2.ReadCleanReq.hits::switch_cpus.inst 659528.6701940001
system.l2.ReadCleanReq.hits::total 659528.6701940001
system.l2.ReadCleanReq.misses::cpu.inst 2.7790679999999996
system.l2.ReadCleanReq.misses::switch_cpus.inst 4969.616320000001
system.l2.ReadCleanReq.misses::total 4969.616320000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 427234811.796
system.l2.ReadCleanReq.missLatency::total 427234811.796
system.l2.ReadCleanReq.accesses::cpu.inst 2.7790679999999996
system.l2.ReadCleanReq.accesses::switch_cpus.inst 664498.2865139999
system.l2.ReadCleanReq.accesses::total 664498.2865139999
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000000000000002
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.036265981654000023
system.l2.ReadCleanReq.missRate::total 0.036265981654000023
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 91176.35770513734
system.l2.ReadCleanReq.avgMissLatency::total 91176.35770513734
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 4969.616320000001
system.l2.ReadCleanReq.mshrMisses::total 4969.616320000001
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 377538648.596
system.l2.ReadCleanReq.mshrMissLatency::total 377538648.596
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.036265981654000023
system.l2.ReadCleanReq.mshrMissRate::total 0.036265981654000023
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 81176.35770513737
system.l2.ReadCleanReq.avgMshrMissLatency::total 81176.35770513737
system.l2.ReadExReq.hits::switch_cpus.data 86156.578135
system.l2.ReadExReq.hits::total 86156.578135
system.l2.ReadExReq.misses::switch_cpus.data 102953.22196400001
system.l2.ReadExReq.misses::total 102953.22196400001
system.l2.ReadExReq.missLatency::switch_cpus.data 9388684222.4685
system.l2.ReadExReq.missLatency::total 9388684222.4685
system.l2.ReadExReq.accesses::switch_cpus.data 189109.80009900004
system.l2.ReadExReq.accesses::total 189109.80009900004
system.l2.ReadExReq.missRate::switch_cpus.data 0.4959006922739999
system.l2.ReadExReq.missRate::total 0.4959006922739999
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 88698.11900923014
system.l2.ReadExReq.avgMissLatency::total 88698.11900923014
system.l2.ReadExReq.mshrMisses::switch_cpus.data 102953.22196400001
system.l2.ReadExReq.mshrMisses::total 102953.22196400001
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 8359152132.3385
system.l2.ReadExReq.mshrMissLatency::total 8359152132.3385
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.4959006922739999
system.l2.ReadExReq.mshrMissRate::total 0.4959006922739999
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 78698.12804982718
system.l2.ReadExReq.avgMshrMissLatency::total 78698.12804982718
system.l2.ReadSharedReq.hits::switch_cpus.data 4590409.930736999
system.l2.ReadSharedReq.hits::total 4590409.930736999
system.l2.ReadSharedReq.misses::cpu.data 2.8044
system.l2.ReadSharedReq.misses::switch_cpus.data 723945.559091
system.l2.ReadSharedReq.misses::total 723945.559091
system.l2.ReadSharedReq.missLatency::switch_cpus.data 57557181738.418976
system.l2.ReadSharedReq.missLatency::total 57557181738.418976
system.l2.ReadSharedReq.accesses::cpu.data 2.8044
system.l2.ReadSharedReq.accesses::switch_cpus.data 5314355.489828
system.l2.ReadSharedReq.accesses::total 5314355.489828
system.l2.ReadSharedReq.missRate::cpu.data 1.0000000000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.174781703358
system.l2.ReadSharedReq.missRate::total 0.174781703358
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 89681.56151214667
system.l2.ReadSharedReq.avgMissLatency::total 89681.56151214667
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 723945.559091
system.l2.ReadSharedReq.mshrMisses::total 723945.559091
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 50317726147.508995
system.l2.ReadSharedReq.mshrMissLatency::total 50317726147.508995
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.174781703358
system.l2.ReadSharedReq.mshrMissRate::total 0.174781703358
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 79681.56151214665
system.l2.ReadSharedReq.avgMshrMissLatency::total 79681.56151214665
system.l2.WritebackClean.hits::writebacks 662327.1991399998
system.l2.WritebackClean.hits::total 662327.1991399998
system.l2.WritebackClean.accesses::writebacks 662327.1991399998
system.l2.WritebackClean.accesses::total 662327.1991399998
system.l2.WritebackDirty.hits::writebacks 1729877.1237050004
system.l2.WritebackDirty.hits::total 1729877.1237050004
system.l2.WritebackDirty.accesses::writebacks 1729877.1237050004
system.l2.WritebackDirty.accesses::total 1729877.1237050004
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 100220725968.43198
system.l2.tags.tagsInUse 31487.83899154303
system.l2.tags.totalRefs 13457418.312791998
system.l2.tags.sampledRefs 858477.6840559999
system.l2.tags.avgRefs 81.036632694682
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 106.430460077846
system.l2.tags.occupancies::cpu.inst 1.5257458390429999
system.l2.tags.occupancies::cpu.data 2.2328731809430002
system.l2.tags.occupancies::switch_cpus.inst 517.698111537489
system.l2.tags.occupancies::switch_cpus.data 30860.194948498007
system.l2.tags.avgOccs::writebacks 0.0032480357100000004
system.l2.tags.avgOccs::cpu.inst 4.650438399999999e-05
system.l2.tags.avgOccs::cpu.data 6.823659999999999e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.015798840366999998
system.l2.tags.avgOccs::switch_cpus.data 0.9417783070439999
system.l2.tags.avgOccs::total 0.960932597192
system.l2.tags.occupanciesTaskId::1024 32718.983377000004
system.l2.tags.ageTaskId_1024::0 45.022673
system.l2.tags.ageTaskId_1024::1 458.69755299999997
system.l2.tags.ageTaskId_1024::2 4579.955654999998
system.l2.tags.ageTaskId_1024::3 12330.664014000004
system.l2.tags.ageTaskId_1024::4 15310.027516
system.l2.tags.ratioOccsTaskId::1024 0.9985041141060002
system.l2.tags.tagAccesses 99495062.30097
system.l2.tags.dataAccesses 99495062.30097
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100220725968.43198
system.mem_ctrls.avgPriority_writebacks::samples 107254.566672
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 4969.616320000001
system.mem_ctrls.avgPriority_switch_cpus.data::samples 826619.892954
system.mem_ctrls.priorityMinLatency 1.8749999999999996e-08
system.mem_ctrls.priorityMaxLatency 0.006352048182871001
system.mem_ctrls.numReadWriteTurnArounds 6557.098857000001
system.mem_ctrls.numWriteReadTurnArounds 6557.098857000001
system.mem_ctrls.numStayReadState 1762993.104088
system.mem_ctrls.numStayWriteState 100930.843624
system.mem_ctrls.readReqs 831868.4243249999
system.mem_ctrls.writeReqs 107265.702798
system.mem_ctrls.readBursts 831868.4243249999
system.mem_ctrls.writeBursts 107265.702798
system.mem_ctrls.servicedByWrQ 278.91505100000006
system.mem_ctrls.mergedWrBursts 11.136125999999999
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.2368552400000001
system.mem_ctrls.avgWrQLen 24.957721649999996
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 831868.4243249999
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 107265.702798
system.mem_ctrls.rdQLenPdf::0 500130.946327
system.mem_ctrls.rdQLenPdf::1 199449.39243499996
system.mem_ctrls.rdQLenPdf::2 96446.85612499999
system.mem_ctrls.rdQLenPdf::3 35524.386069
system.mem_ctrls.rdQLenPdf::4 35.485145
system.mem_ctrls.rdQLenPdf::5 1.6532559999999998
system.mem_ctrls.rdQLenPdf::6 0.623363
system.mem_ctrls.rdQLenPdf::7 0.16655399999999998
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.159128
system.mem_ctrls.wrQLenPdf::1 0.159128
system.mem_ctrls.wrQLenPdf::2 0.159128
system.mem_ctrls.wrQLenPdf::3 0.159128
system.mem_ctrls.wrQLenPdf::4 0.159128
system.mem_ctrls.wrQLenPdf::5 0.159128
system.mem_ctrls.wrQLenPdf::6 0.159128
system.mem_ctrls.wrQLenPdf::7 0.159128
system.mem_ctrls.wrQLenPdf::8 0.159128
system.mem_ctrls.wrQLenPdf::9 0.159128
system.mem_ctrls.wrQLenPdf::10 0.159128
system.mem_ctrls.wrQLenPdf::11 0.159128
system.mem_ctrls.wrQLenPdf::12 0.159128
system.mem_ctrls.wrQLenPdf::13 0.159128
system.mem_ctrls.wrQLenPdf::14 0.159128
system.mem_ctrls.wrQLenPdf::15 1033.2074670000002
system.mem_ctrls.wrQLenPdf::16 1072.567156
system.mem_ctrls.wrQLenPdf::17 2748.6129549999996
system.mem_ctrls.wrQLenPdf::18 6499.793407000001
system.mem_ctrls.wrQLenPdf::19 6624.785184
system.mem_ctrls.wrQLenPdf::20 6656.047336
system.mem_ctrls.wrQLenPdf::21 6664.80941
system.mem_ctrls.wrQLenPdf::22 6747.212560999999
system.mem_ctrls.wrQLenPdf::23 6806.656771000001
system.mem_ctrls.wrQLenPdf::24 6751.521544000001
system.mem_ctrls.wrQLenPdf::25 7244.743433999999
system.mem_ctrls.wrQLenPdf::26 7292.6195309999985
system.mem_ctrls.wrQLenPdf::27 7015.732771
system.mem_ctrls.wrQLenPdf::28 7041.86756
system.mem_ctrls.wrQLenPdf::29 7026.113092999999
system.mem_ctrls.wrQLenPdf::30 6755.097830999999
system.mem_ctrls.wrQLenPdf::31 6694.473201000001
system.mem_ctrls.wrQLenPdf::32 6559.275504000001
system.mem_ctrls.wrQLenPdf::33 16.904668
system.mem_ctrls.wrQLenPdf::34 0.138368
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 6557.098857000001
system.mem_ctrls.rdPerTurnAround::mean 838.098905733774
system.mem_ctrls.rdPerTurnAround::gmean 354.1387013408829
system.mem_ctrls.rdPerTurnAround::stdev 2608.3808275234
system.mem_ctrls.rdPerTurnAround::0-2047 34.476678
system.mem_ctrls.rdPerTurnAround::2048-4095 12.991211999999999
system.mem_ctrls.rdPerTurnAround::4096-6143 1.94313
system.mem_ctrls.rdPerTurnAround::8192-10239 0.55518
system.mem_ctrls.rdPerTurnAround::14336-16383 0.721734
system.mem_ctrls.rdPerTurnAround::16384-18431 0.499662
system.mem_ctrls.rdPerTurnAround::40960-43007 0.111036
system.mem_ctrls.rdPerTurnAround::total 6557.098857000001
system.mem_ctrls.wrPerTurnAround::samples 6557.098857000001
system.mem_ctrls.wrPerTurnAround::mean 16.368208323353
system.mem_ctrls.wrPerTurnAround::gmean 16.348538997659
system.mem_ctrls.wrPerTurnAround::stdev 0.8130211058989999
system.mem_ctrls.wrPerTurnAround::16 5467.051638000001
system.mem_ctrls.wrPerTurnAround::17 42.16962099999999
system.mem_ctrls.wrPerTurnAround::18 860.4046450000002
system.mem_ctrls.wrPerTurnAround::total 6557.098857000001
system.mem_ctrls.bytesReadWrQ 17850.563264000004
system.mem_ctrls.bytesReadSys 53239579.156799994
system.mem_ctrls.bytesWrittenSys 6865004.979072
system.mem_ctrls.avgRdBWSys 333044964.23801863
system.mem_ctrls.avgWrBWSys 89591738.96800917
system.mem_ctrls.totGap 100230514680.13951
system.mem_ctrls.avgGap 287038.41640978004
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 318055.44448000006
system.mem_ctrls.requestorReadBytes::switch_cpus.data 52903673.149056
system.mem_ctrls.requestorWriteBytes::writebacks 6863957.682368
system.mem_ctrls.requestorReadRate::switch_cpus.inst 2234242.160169841
system.mem_ctrls.requestorReadRate::switch_cpus.data 330701781.83628833
system.mem_ctrls.requestorWriteRate::writebacks 89584512.42992869
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 4969.616320000001
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 826898.808005
system.mem_ctrls.requestorWriteAccesses::writebacks 107265.702798
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 172699670.68375003
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 24434591167.682503
system.mem_ctrls.requestorWriteTotalLat::writebacks 2390719999183.914
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 39927.70446493001
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 37379.151718810004
system.mem_ctrls.requestorWriteAvgLat::writebacks 80594526.01929064
system.mem_ctrls.dram.bytesRead::cpu.inst 177.86035199999998
system.mem_ctrls.dram.bytesRead::cpu.data 186.60633599999997
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 318055.44448000006
system.mem_ctrls.dram.bytesRead::switch_cpus.data 52921521.158656
system.mem_ctrls.dram.bytesRead::total 53239576.603136
system.mem_ctrls.dram.bytesInstRead::cpu.inst 177.86035199999998
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 318055.44448000006
system.mem_ctrls.dram.bytesInstRead::total 318055.44448000006
system.mem_ctrls.dram.bytesWritten::writebacks 6865004.979072
system.mem_ctrls.dram.bytesWritten::total 6865004.979072
system.mem_ctrls.dram.numReads::cpu.inst 2.7790679999999996
system.mem_ctrls.dram.numReads::cpu.data 2.9157239999999995
system.mem_ctrls.dram.numReads::switch_cpus.inst 4969.616320000001
system.mem_ctrls.dram.numReads::switch_cpus.data 826898.768104
system.mem_ctrls.dram.numReads::total 831868.384424
system.mem_ctrls.dram.numWrites::writebacks 107265.702798
system.mem_ctrls.dram.numWrites::total 107265.702798
system.mem_ctrls.dram.bwRead::cpu.inst 20758.639983
system.mem_ctrls.dram.bwRead::cpu.data 20743.719834
system.mem_ctrls.dram.bwRead::switch_cpus.inst 2234242.1767280004
system.mem_ctrls.dram.bwRead::switch_cpus.data 330810696.45748997
system.mem_ctrls.dram.bwRead::total 333044938.683928
system.mem_ctrls.dram.bwInstRead::cpu.inst 20758.639983
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 2234242.1767280004
system.mem_ctrls.dram.bwInstRead::total 2234242.1767280004
system.mem_ctrls.dram.bwWrite::writebacks 89591739.12715201
system.mem_ctrls.dram.bwWrite::total 89591739.12715201
system.mem_ctrls.dram.bwTotal::writebacks 89591739.12715201
system.mem_ctrls.dram.bwTotal::cpu.inst 20758.639983
system.mem_ctrls.dram.bwTotal::cpu.data 20743.719834
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 2234242.1767280004
system.mem_ctrls.dram.bwTotal::switch_cpus.data 330810696.45748997
system.mem_ctrls.dram.bwTotal::total 422636677.798891
system.mem_ctrls.dram.readBursts 831589.5092740001
system.mem_ctrls.dram.writeBursts 107249.338787
system.mem_ctrls.dram.perBankRdBursts::0 50994.96747099999
system.mem_ctrls.dram.perBankRdBursts::1 49097.73894599998
system.mem_ctrls.dram.perBankRdBursts::2 54862.94223700001
system.mem_ctrls.dram.perBankRdBursts::3 54618.514433000004
system.mem_ctrls.dram.perBankRdBursts::4 49922.340615999994
system.mem_ctrls.dram.perBankRdBursts::5 51111.204354
system.mem_ctrls.dram.perBankRdBursts::6 52422.380396
system.mem_ctrls.dram.perBankRdBursts::7 52641.972364
system.mem_ctrls.dram.perBankRdBursts::8 50647.57985399999
system.mem_ctrls.dram.perBankRdBursts::9 51321.96640199999
system.mem_ctrls.dram.perBankRdBursts::10 50303.20624
system.mem_ctrls.dram.perBankRdBursts::11 52598.53574000001
system.mem_ctrls.dram.perBankRdBursts::12 51329.024234
system.mem_ctrls.dram.perBankRdBursts::13 54759.815023
system.mem_ctrls.dram.perBankRdBursts::14 53024.507486999995
system.mem_ctrls.dram.perBankRdBursts::15 51932.813477
system.mem_ctrls.dram.perBankWrBursts::0 6734.611423
system.mem_ctrls.dram.perBankWrBursts::1 6611.059221999999
system.mem_ctrls.dram.perBankWrBursts::2 7009.124342000002
system.mem_ctrls.dram.perBankWrBursts::3 6610.176812000001
system.mem_ctrls.dram.perBankWrBursts::4 6411.764657000001
system.mem_ctrls.dram.perBankWrBursts::5 6804.843558999997
system.mem_ctrls.dram.perBankWrBursts::6 6485.791765
system.mem_ctrls.dram.perBankWrBursts::7 6771.149981999998
system.mem_ctrls.dram.perBankWrBursts::8 6414.124766000001
system.mem_ctrls.dram.perBankWrBursts::9 6306.82357
system.mem_ctrls.dram.perBankWrBursts::10 6817.867955
system.mem_ctrls.dram.perBankWrBursts::11 6906.594695000002
system.mem_ctrls.dram.perBankWrBursts::12 6598.058523
system.mem_ctrls.dram.perBankWrBursts::13 7027.534871999999
system.mem_ctrls.dram.perBankWrBursts::14 6909.269331
system.mem_ctrls.dram.perBankWrBursts::15 6830.543313
system.mem_ctrls.dram.totQLat 9014987539.478748
system.mem_ctrls.dram.totBusLat 4157947546.3699994
system.mem_ctrls.dram.totMemAccLat 24607290838.36625
system.mem_ctrls.dram.avgQLat 18655.7571027
system.mem_ctrls.dram.avgBusLat 5000.000000000001
system.mem_ctrls.dram.avgMemAccLat 37405.7571027
system.mem_ctrls.dram.readRowHits 708436.247021
system.mem_ctrls.dram.writeRowHits 65849.28741399999
system.mem_ctrls.dram.readRowHitRate 76.63119405999998
system.mem_ctrls.dram.writeRowHitRate 54.64172873
system.mem_ctrls.dram.bytesPerActivate::samples 164552.217539
system.mem_ctrls.dram.bytesPerActivate::mean 256.31261297846396
system.mem_ctrls.dram.bytesPerActivate::gmean 167.512311327038
system.mem_ctrls.dram.bytesPerActivate::stdev 253.87761170953098
system.mem_ctrls.dram.bytesPerActivate::0-127 51204.558791
system.mem_ctrls.dram.bytesPerActivate::128-255 37529.64825200002
system.mem_ctrls.dram.bytesPerActivate::256-383 15648.393842999996
system.mem_ctrls.dram.bytesPerActivate::384-511 11729.529541999998
system.mem_ctrls.dram.bytesPerActivate::512-639 8051.585687999998
system.mem_ctrls.dram.bytesPerActivate::640-767 6241.4907490000005
system.mem_ctrls.dram.bytesPerActivate::768-895 5398.911023999999
system.mem_ctrls.dram.bytesPerActivate::896-1023 4413.751639
system.mem_ctrls.dram.bytesPerActivate::1024-1151 24326.094408
system.mem_ctrls.dram.bytesPerActivate::total 164552.217539
system.mem_ctrls.dram.dramBytesRead 53221728.593536004
system.mem_ctrls.dram.dramBytesWritten 6863957.682368
system.mem_ctrls.dram.avgRdBW 332.936023947119
system.mem_ctrls.dram.avgWrBW 89.58451259516002
system.mem_ctrls.dram.peakBW 12799.999999999998
system.mem_ctrls.dram.busUtil 3.30149416
system.mem_ctrls.dram.busUtilRead 2.6004964
system.mem_ctrls.dram.busUtilWrite 0.6989246099999998
system.mem_ctrls.dram.pageHitRate 70.09358340999998
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 100220725968.43198
system.mem_ctrls.dram.rank0.actEnergy 591167495.64852
system.mem_ctrls.dram.rank0.preEnergy 314213077.5354451
system.mem_ctrls.dram.rank0.readEnergy 2967898514.23338
system.mem_ctrls.dram.rank0.writeEnergy 278949083.59764
system.mem_ctrls.dram.rank0.refreshEnergy 7911322395.824641
system.mem_ctrls.dram.rank0.actBackEnergy 27178712606.546696
system.mem_ctrls.dram.rank0.preBackEnergy 15597421693.3824
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 54839684866.76873
system.mem_ctrls.dram.rank0.averagePower 529.30793836846
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 40254669579.586006
system.mem_ctrls.dram.rank0.pwrStateTime::REF 3346583845.6270003
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 56619472543.219
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 583743163.6411201
system.mem_ctrls.dram.rank1.preEnergy 310262588.02506006
system.mem_ctrls.dram.rank1.readEnergy 2969650581.9829807
system.mem_ctrls.dram.rank1.writeEnergy 280892464.8705
system.mem_ctrls.dram.rank1.refreshEnergy 7911322395.824641
system.mem_ctrls.dram.rank1.actBackEnergy 26803180015.53276
system.mem_ctrls.dram.rank1.preBackEnergy 15913659664.762556
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 54772710874.63962
system.mem_ctrls.dram.rank1.averagePower 528.7236406808621
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 41077394516.083
system.mem_ctrls.dram.rank1.pwrStateTime::REF 3346583845.6270003
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 55796747606.72199
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 100220725968.43198
system.membus.transDist::ReadResp 728915.1754109998
system.membus.transDist::WritebackDirty 107265.702798
system.membus.transDist::CleanEvict 715013.8132179999
system.membus.transDist::ReadExReq 102953.24891400001
system.membus.transDist::ReadExResp 102953.20901300001
system.membus.transDist::ReadSharedReq 728915.1754109998
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 2486017.659712
system.membus.pktCount::total 2486017.659712
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 60104581.582207985
system.membus.pktSize::total 60104581.582207985
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 831869.7592719999
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 831869.7592719999
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 831869.7592719999
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 100220725968.43198
system.membus.reqLayer0.occupancy 2309138091.7815003
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 4339784477.6515
system.membus.respLayer1.utilization 0.019931400000000002
system.membus.snoop_filter.totRequests 1654149.2752879995
system.membus.snoop_filter.hitSingleRequests 822281.8117040001
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 200441471.23173794
system.switch_cpus.cpi 2.004384601821
system.switch_cpus.ipc 0.5770605126409999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 118345084.92696099
system.switch_cpus.nonSpecInstsAdded 1557.6349079999998
system.switch_cpus.instsIssued 116493345.95764601
system.switch_cpus.squashedInstsIssued 3241.359564999999
system.switch_cpus.squashedInstsExamined 7283462.817313998
system.switch_cpus.squashedOperandsExamined 4580145.868135001
system.switch_cpus.squashedNonSpecRemoved 339.62048999999996
system.switch_cpus.numIssuedDist::samples 197495817.211881
system.switch_cpus.numIssuedDist::mean 0.6676745582270001
system.switch_cpus.numIssuedDist::stdev 1.1812551446279997
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 138378365.14689496
system.switch_cpus.numIssuedDist::1 28034439.631500002
system.switch_cpus.numIssuedDist::2 16362189.081753997
system.switch_cpus.numIssuedDist::3 9404806.691803003
system.switch_cpus.numIssuedDist::4 2159078.606011
system.switch_cpus.numIssuedDist::5 1614011.1654379999
system.switch_cpus.numIssuedDist::6 416153.4945370001
system.switch_cpus.numIssuedDist::7 697370.2827710002
system.switch_cpus.numIssuedDist::8 429403.1111719999
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000000000000002
system.switch_cpus.numIssuedDist::total 197495817.211881
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.691744
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 16878.292683000003
system.switch_cpus.statFuBusy::MemWrite 1283.2616910000002
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 626.456533
system.switch_cpus.statIssuedInstType_0::IntAlu 74093171.55369002
system.switch_cpus.statIssuedInstType_0::IntMult 559960.573399
system.switch_cpus.statIssuedInstType_0::IntDiv 2646.7151710000007
system.switch_cpus.statIssuedInstType_0::FloatAdd 25745.570872
system.switch_cpus.statIssuedInstType_0::FloatCmp 39779.579147000004
system.switch_cpus.statIssuedInstType_0::FloatCvt 38404.831721999995
system.switch_cpus.statIssuedInstType_0::FloatMult 38.147746
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 4449.742372000001
system.switch_cpus.statIssuedInstType_0::FloatDiv 5.878728
system.switch_cpus.statIssuedInstType_0::FloatMisc 129621.82340799998
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 1652721.861252
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 807.7276430000001
system.switch_cpus.statIssuedInstType_0::SimdCmp 1490.0021049999998
system.switch_cpus.statIssuedInstType_0::SimdCvt 26740.006492999997
system.switch_cpus.statIssuedInstType_0::SimdMisc 71684.754312
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 5.9662
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.010951
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 33972345.862118
system.switch_cpus.statIssuedInstType_0::MemWrite 5873098.893784
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 116493345.95764601
system.switch_cpus.issueRate 0.6558547525039998
system.switch_cpus.fuBusy 18162.246118
system.switch_cpus.fuBusyRate 0.00015767239299999998
system.switch_cpus.intInstQueueReads 423306654.519343
system.switch_cpus.intInstQueueWrites 121937729.69068001
system.switch_cpus.intInstQueueWakeupAccesses 111708717.47196999
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 7197258.484058
system.switch_cpus.vecInstQueueWrites 3692375.6521250005
system.switch_cpus.vecInstQueueWakeupAccesses 3583887.7796610007
system.switch_cpus.intAluAccesses 112911894.905959
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 3598986.8412719998
system.switch_cpus.numSquashedInsts 415885.66107800003
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 492774.70358699997
system.switch_cpus.idleCycles 2945654.0198569996
system.switch_cpus.MemDepUnit__0.insertedLoads 34353856.407519005
system.switch_cpus.MemDepUnit__0.insertedStores 5957037.857361001
system.switch_cpus.MemDepUnit__0.conflictingLoads 2425613.74986
system.switch_cpus.MemDepUnit__0.conflictingStores 250.23718799999997
system.switch_cpus.MemDepUnit__0.MDPLookups 34353856.407519005
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 2070230.911279
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 63601.981156999995
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 989252.953209
system.switch_cpus.branchPred.lookups_0::CallDirect 301083.31864599994
system.switch_cpus.branchPred.lookups_0::CallIndirect 758901.1333909999
system.switch_cpus.branchPred.lookups_0::DirectCond 29371465.012086995
system.switch_cpus.branchPred.lookups_0::DirectUncond 697091.0824629999
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 229774.96378399996
system.switch_cpus.branchPred.lookups_0::total 32347568.463579997
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 100455.54125699999
system.switch_cpus.branchPred.squashes_0::CallDirect 40886.639633000006
system.switch_cpus.branchPred.squashes_0::CallIndirect 130300.511586
system.switch_cpus.branchPred.squashes_0::DirectCond 2842453.9939109995
system.switch_cpus.branchPred.squashes_0::DirectUncond 75300.41305399999
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 39376.156924
system.switch_cpus.branchPred.squashes_0::total 3228773.2563650007
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 2035.8882420000002
system.switch_cpus.branchPred.corrected_0::CallDirect 5798.525812999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 74956.19675299998
system.switch_cpus.branchPred.corrected_0::DirectCond 286236.89352700004
system.switch_cpus.branchPred.corrected_0::DirectUncond 3436.477138999999
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 29064.720149999986
system.switch_cpus.branchPred.corrected_0::total 401528.7016239999
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 888797.4119520001
system.switch_cpus.branchPred.committed_0::CallDirect 260196.677586
system.switch_cpus.branchPred.committed_0::CallIndirect 628600.5811429999
system.switch_cpus.branchPred.committed_0::DirectCond 26529007.144623
system.switch_cpus.branchPred.committed_0::DirectUncond 621790.6895980001
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 190398.80686000004
system.switch_cpus.branchPred.committed_0::total 29118791.311761998
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 151.46624
system.switch_cpus.branchPred.mispredicted_0::CallDirect 5563.576221
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 72382.52151899999
system.switch_cpus.branchPred.mispredicted_0::DirectCond 265062.08546800003
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 1648.0507659999998
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 28592.129480000003
system.switch_cpus.branchPred.mispredicted_0::total 373399.8296939999
system.switch_cpus.branchPred.targetProvider_0::NoTarget 19156608.202785
system.switch_cpus.branchPred.targetProvider_0::BTB 11359416.268545998
system.switch_cpus.branchPred.targetProvider_0::RAS 989252.953209
system.switch_cpus.branchPred.targetProvider_0::Indirect 842291.0390400001
system.switch_cpus.branchPred.targetProvider_0::total 32347568.463579997
system.switch_cpus.branchPred.targetWrong_0::NoBranch 217079.098359
system.switch_cpus.branchPred.targetWrong_0::Return 152593.36830000003
system.switch_cpus.branchPred.targetWrong_0::CallDirect 2035.8882420000002
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 29820.346722999995
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 401528.7016239999
system.switch_cpus.branchPred.condPredicted 29371465.012086995
system.switch_cpus.branchPred.condPredictedTaken 10441409.94294
system.switch_cpus.branchPred.condIncorrect 401528.7016239999
system.switch_cpus.branchPred.predTakenBTBMiss 54915.87127400001
system.switch_cpus.branchPred.NotTakenMispredicted 248935.333324
system.switch_cpus.branchPred.TakenMispredicted 152593.36830000003
system.switch_cpus.branchPred.BTBLookups 32347568.463579997
system.switch_cpus.branchPred.BTBUpdates 142878.52817899996
system.switch_cpus.branchPred.BTBHits 19609545.704501
system.switch_cpus.branchPred.BTBHitRatio 0.5922976578240001
system.switch_cpus.branchPred.BTBMispredicted 60106.44143399999
system.switch_cpus.branchPred.indirectLookups 988676.097175
system.switch_cpus.branchPred.indirectHits 842291.0390400001
system.switch_cpus.branchPred.indirectMisses 146385.05813500003
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 989252.953209
system.switch_cpus.branchPred.btb.lookups::CallDirect 301083.31864599994
system.switch_cpus.branchPred.btb.lookups::CallIndirect 758901.1333909999
system.switch_cpus.branchPred.btb.lookups::DirectCond 29371465.012086995
system.switch_cpus.branchPred.btb.lookups::DirectUncond 697091.0824629999
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 229774.96378399996
system.switch_cpus.branchPred.btb.lookups::total 32347568.463579997
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 989252.953209
system.switch_cpus.branchPred.btb.misses::CallDirect 6213.760533000001
system.switch_cpus.branchPred.btb.misses::CallIndirect 758901.1333909999
system.switch_cpus.branchPred.btb.misses::DirectCond 10749834.516186
system.switch_cpus.branchPred.btb.misses::DirectUncond 4045.431975999999
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 229774.96378399996
system.switch_cpus.branchPred.btb.misses::total 12738022.759078996
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 5798.525812999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 133643.52522699998
system.switch_cpus.branchPred.btb.updates::DirectUncond 3436.477138999999
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 142878.52817899996
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 5798.525812999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 133643.52522699998
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 3436.477138999999
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 142878.52817899996
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 100220725968.43198
system.switch_cpus.branchPred.indirectBranchPred.lookups 988676.097175
system.switch_cpus.branchPred.indirectBranchPred.hits 842291.0390400001
system.switch_cpus.branchPred.indirectBranchPred.misses 146385.05813500003
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 104020.91690299998
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1092697.014078
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1160439.993294
system.switch_cpus.branchPred.ras.pops 1160440.1044279998
system.switch_cpus.branchPred.ras.squashes 271642.69247599994
system.switch_cpus.branchPred.ras.used 888797.4119520001
system.switch_cpus.branchPred.ras.correct 888645.945712
system.switch_cpus.branchPred.ras.incorrect 151.46624
system.switch_cpus.commit.commitSquashedInsts 7296825.377303999
system.switch_cpus.commit.branchMispredicts 392305.31140800007
system.switch_cpus.commit.numCommittedDist::samples 194860268.63264197
system.switch_cpus.commit.numCommittedDist::mean 0.651254086929
system.switch_cpus.commit.numCommittedDist::stdev 1.050405225451
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 139713788.39199603
system.switch_cpus.commit.numCommittedDist::1 22815270.658818997
system.switch_cpus.commit.numCommittedDist::2 8744825.089865
system.switch_cpus.commit.numCommittedDist::3 23586384.491961993
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 194860268.63264197
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 609.0100600000001
system.switch_cpus.commit.functionCalls 888797.2514910001
system.switch_cpus.commit.committedInstType_0::No_OpClass 614.750852
system.switch_cpus.commit.committedInstType_0::IntAlu 70959012.01938598
system.switch_cpus.commit.committedInstType_0::IntMult 542490.80098
system.switch_cpus.commit.committedInstType_0::IntDiv 2493.5958599999994
system.switch_cpus.commit.committedInstType_0::FloatAdd 22244.193188999998
system.switch_cpus.commit.committedInstType_0::FloatCmp 37841.436826
system.switch_cpus.commit.committedInstType_0::FloatCvt 35617.193859
system.switch_cpus.commit.committedInstType_0::FloatMult 5.775121
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 4448.886834
system.switch_cpus.commit.committedInstType_0::FloatDiv 5.674176
system.switch_cpus.commit.committedInstType_0::FloatMisc 121649.578825
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 1636608.2369309994
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 753.0379609999999
system.switch_cpus.commit.committedInstType_0::SimdCmp 1259.412218
system.switch_cpus.commit.committedInstType_0::SimdCvt 26718.082280000006
system.switch_cpus.commit.committedInstType_0::SimdMisc 70737.93493599999
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 5.740792
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 32096263.041618
system.switch_cpus.commit.committedInstType_0::MemWrite 5505304.921791001
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 111064074.31443502
system.switch_cpus.commit.commitEligibleSamples 23586384.491961993
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100000905.22297399
system.switch_cpus.commitStats0.numOps 111064074.31443502
system.switch_cpus.commitStats0.numInstsNotNOP 100000000.13865499
system.switch_cpus.commitStats0.numOpsNotNOP 111063169.23011604
system.switch_cpus.commitStats0.cpi 2.004384601821
system.switch_cpus.commitStats0.ipc 0.5770605126409999
system.switch_cpus.commitStats0.numMemRefs 37601567.96340901
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 88804493.58027302
system.switch_cpus.commitStats0.numLoadInsts 32096263.041618
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5504695.911730999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 3551809.0489219995
system.switch_cpus.commitStats0.committedInstType::No_OpClass 614.750852
system.switch_cpus.commitStats0.committedInstType::IntAlu 70959012.01938598
system.switch_cpus.commitStats0.committedInstType::IntMult 542490.80098
system.switch_cpus.commitStats0.committedInstType::IntDiv 2493.5958599999994
system.switch_cpus.commitStats0.committedInstType::FloatAdd 22244.193188999998
system.switch_cpus.commitStats0.committedInstType::FloatCmp 37841.436826
system.switch_cpus.commitStats0.committedInstType::FloatCvt 35617.193859
system.switch_cpus.commitStats0.committedInstType::FloatMult 5.775121
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 4448.886834
system.switch_cpus.commitStats0.committedInstType::FloatDiv 5.674176
system.switch_cpus.commitStats0.committedInstType::FloatMisc 121649.578825
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 1636608.2369309994
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 753.0379609999999
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1259.412218
system.switch_cpus.commitStats0.committedInstType::SimdCvt 26718.082280000006
system.switch_cpus.commitStats0.committedInstType::SimdMisc 70737.93493599999
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 5.740792
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 32096263.041618
system.switch_cpus.commitStats0.committedInstType::MemWrite 5505304.921791001
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 111064074.31443502
system.switch_cpus.commitStats0.committedControl::IsControl 29118791.231009997
system.switch_cpus.commitStats0.committedControl::IsDirectControl 27410994.473621998
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1707796.757388
system.switch_cpus.commitStats0.committedControl::IsCondControl 26529007.154337995
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2589784.076672
system.switch_cpus.commitStats0.committedControl::IsCall 888797.2514910001
system.switch_cpus.commitStats0.committedControl::IsReturn 888797.4321410002
system.switch_cpus.decode.idleCycles 36796107.004438
system.switch_cpus.decode.blockedCycles 109014148.455802
system.switch_cpus.decode.runCycles 46671619.99988999
system.switch_cpus.decode.unblockCycles 4621625.134642
system.switch_cpus.decode.squashCycles 392316.6171089999
system.switch_cpus.decode.branchResolved 10742381.798099998
system.switch_cpus.decode.branchMispred 9274.620208
system.switch_cpus.decode.decodedInsts 119872708.84912501
system.switch_cpus.decode.squashedInsts 7991.304775999999
system.switch_cpus.executeStats0.numInsts 116077460.56711298
system.switch_cpus.executeStats0.numNop 941.4382879999998
system.switch_cpus.executeStats0.numBranches 30132202.223502
system.switch_cpus.executeStats0.numLoadInsts 33766485.04980299
system.switch_cpus.executeStats0.numStoreInsts 5851085.768139999
system.switch_cpus.executeStats0.instRate 0.6536176101490001
system.switch_cpus.executeStats0.numCCRegReads 60810264.16541099
system.switch_cpus.executeStats0.numCCRegWrites 60994413.258002006
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 116603048.537961
system.switch_cpus.executeStats0.numIntRegWrites 59646275.193153
system.switch_cpus.executeStats0.numMemRefs 39617570.817943
system.switch_cpus.executeStats0.numMiscRegReads 19266221.096709
system.switch_cpus.executeStats0.numMiscRegWrites 116983.16608299999
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 3890.390949
system.switch_cpus.executeStats0.numVecPredRegWrites 1459.125703
system.switch_cpus.executeStats0.numVecRegReads 4621735.088985999
system.switch_cpus.executeStats0.numVecRegWrites 2464259.2904100004
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 13190960.260795
system.switch_cpus.fetch.cycles 149013728.24753
system.switch_cpus.fetch.squashCycles 803103.240122
system.switch_cpus.fetch.miscStallCycles 13.551115000000003
system.switch_cpus.fetch.icacheWaitRetryStallCycles 3.8337140000000005
system.switch_cpus.fetch.cacheLines 35166363.39725699
system.switch_cpus.fetch.icacheSquashes 145007.07855399998
system.switch_cpus.fetch.nisnDist::samples 197495817.211881
system.switch_cpus.fetch.nisnDist::mean 0.701655245507
system.switch_cpus.fetch.nisnDist::stdev 1.1054298180489999
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 138386446.750981
system.switch_cpus.fetch.nisnDist::1 23946331.259768996
system.switch_cpus.fetch.nisnDist::2 5989992.778487999
system.switch_cpus.fetch.nisnDist::3 29173046.422643006
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 197495817.211881
system.switch_cpus.fetchStats0.numInsts 110092940.19092299
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.6261721571950001
system.switch_cpus.fetchStats0.numBranches 32347568.463579997
system.switch_cpus.fetchStats0.branchRate 0.17315127957799997
system.switch_cpus.fetchStats0.icacheStallCycles 48080429.34045401
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 392316.6171089999
system.switch_cpus.iew.blockCycles 4611109.996817
system.switch_cpus.iew.unblockCycles 63377129.433344
system.switch_cpus.iew.dispatchedInsts 118347583.963779
system.switch_cpus.iew.dispSquashedInsts 35026.39417199999
system.switch_cpus.iew.dispLoadInsts 34353856.407519005
system.switch_cpus.iew.dispStoreInsts 5957037.857361001
system.switch_cpus.iew.dispNonSpecInsts 1557.5985299999998
system.switch_cpus.iew.iqFullEvents 40581.239483000005
system.switch_cpus.iew.lsqFullEvents 62939230.75395901
system.switch_cpus.iew.predictedTakenIncorrect 241421.664369
system.switch_cpus.iew.predictedNotTakenIncorrect 222541.675616
system.switch_cpus.iew.branchMispredicts 463963.3399850001
system.switch_cpus.iew.instsToCommit 115471010.14872001
system.switch_cpus.iew.writebackCount 115292605.251631
system.switch_cpus.iew.producerInst 62278412.86507699
system.switch_cpus.iew.consumerInst 120038473.50160298
system.switch_cpus.iew.wbRate 0.6496585883360001
system.switch_cpus.iew.wbFanout 0.519634709529
system.switch_cpus.lsq0.forwLoads 67598.83865199999
system.switch_cpus.lsq0.squashedLoads 2257590.040588
system.switch_cpus.lsq0.ignoredResponses 40.432083999999996
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 451733.83444400004
system.switch_cpus.lsq0.rescheduledLoads 55684.531564000004
system.switch_cpus.lsq0.blockedByCache 134136.765038
system.switch_cpus.lsq0.loadToUse::samples 32096262.845445994
system.switch_cpus.lsq0.loadToUse::mean 20.142289795756998
system.switch_cpus.lsq0.loadToUse::stdev 25.020432360579996
system.switch_cpus.lsq0.loadToUse::0-9 18252031.755107004
system.switch_cpus.lsq0.loadToUse::10-19 1940240.5279389997
system.switch_cpus.lsq0.loadToUse::20-29 7227320.230444
system.switch_cpus.lsq0.loadToUse::30-39 2591389.690435
system.switch_cpus.lsq0.loadToUse::40-49 32069.795351
system.switch_cpus.lsq0.loadToUse::50-59 6751.860881999999
system.switch_cpus.lsq0.loadToUse::60-69 2143.944175
system.switch_cpus.lsq0.loadToUse::70-79 1265.609244
system.switch_cpus.lsq0.loadToUse::80-89 651.197757
system.switch_cpus.lsq0.loadToUse::90-99 778.2584039999999
system.switch_cpus.lsq0.loadToUse::100-109 443.244516
system.switch_cpus.lsq0.loadToUse::110-119 1238.7507729999998
system.switch_cpus.lsq0.loadToUse::120-129 4695.191549000001
system.switch_cpus.lsq0.loadToUse::130-139 100287.421807
system.switch_cpus.lsq0.loadToUse::140-149 1346997.5060589998
system.switch_cpus.lsq0.loadToUse::150-159 143300.90205700003
system.switch_cpus.lsq0.loadToUse::160-169 92390.07313099997
system.switch_cpus.lsq0.loadToUse::170-179 155378.56579799997
system.switch_cpus.lsq0.loadToUse::180-189 49351.18388899999
system.switch_cpus.lsq0.loadToUse::190-199 36412.038811999984
system.switch_cpus.lsq0.loadToUse::200-209 51293.815897
system.switch_cpus.lsq0.loadToUse::210-219 18283.565199
system.switch_cpus.lsq0.loadToUse::220-229 10379.783456
system.switch_cpus.lsq0.loadToUse::230-239 2899.12103
system.switch_cpus.lsq0.loadToUse::240-249 82.90028300000002
system.switch_cpus.lsq0.loadToUse::250-259 111.17492899999998
system.switch_cpus.lsq0.loadToUse::260-269 196.35149699999997
system.switch_cpus.lsq0.loadToUse::270-279 161.728507
system.switch_cpus.lsq0.loadToUse::280-289 1544.446829
system.switch_cpus.lsq0.loadToUse::290-299 358.07291200000003
system.switch_cpus.lsq0.loadToUse::overflows 25814.13677800001
system.switch_cpus.lsq0.loadToUse::min_value 1.647748
system.switch_cpus.lsq0.loadToUse::max_value 1163.1623390000002
system.switch_cpus.lsq0.loadToUse::total 32096262.845445994
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100220725968.43198
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100220725968.43198
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100220725968.43198
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100220725968.43198
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 100220725968.43198
system.switch_cpus.rename.squashCycles 392316.6171089999
system.switch_cpus.rename.idleCycles 38740075.48160401
system.switch_cpus.rename.blockCycles 69448693.962814
system.switch_cpus.rename.serializeStallCycles 1502906.95214
system.switch_cpus.rename.runCycles 48616892.666453004
system.switch_cpus.rename.unblockCycles 38794931.53176099
system.switch_cpus.rename.renamedInsts 119323231.430373
system.switch_cpus.rename.ROBFullEvents 244181.51157700003
system.switch_cpus.rename.IQFullEvents 266761.60979899997
system.switch_cpus.rename.LQFullEvents 25911528.962356996
system.switch_cpus.rename.SQFullEvents 10381666.319199
system.switch_cpus.rename.fullRegistersEvents 15147.557363
system.switch_cpus.rename.renamedOperands 147423613.79256698
system.switch_cpus.rename.lookups 198601597.563953
system.switch_cpus.rename.intLookups 119988476.15219998
system.switch_cpus.rename.vecLookups 4686064.282837
system.switch_cpus.rename.vecPredLookups 2916.536264
system.switch_cpus.rename.committedMaps 139093081.903518
system.switch_cpus.rename.undoneMaps 8330518.626648998
system.switch_cpus.rename.serializing 43401.818152000014
system.switch_cpus.rename.tempSerializing 1.0959050000000001
system.switch_cpus.rename.skidInsts 10884721.337606
system.switch_cpus.rob.reads 289634636.858306
system.switch_cpus.rob.writes 239360628.40039
system.switch_cpus.rob.squashedLoads 2326267.3676530006
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 472038.72686199995
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000000.13865499
system.switch_cpus.thread_0.numOps 111063169.23011604
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 5978854.207345
system.tol2bus.transDist::WritebackDirty 1837142.826503
system.tol2bus.transDist::WritebackClean 664418.2525319998
system.tol2bus.transDist::CleanEvict 4492082.272400999
system.tol2bus.transDist::ReadExReq 189109.80009900004
system.tol2bus.transDist::ReadExResp 189109.78714800003
system.tol2bus.transDist::ReadCleanReq 664498.8862669999
system.tol2bus.transDist::ReadSharedReq 5314355.489828
system.tol2bus.transDist::InvalidateReq 1.7203419999999998
system.tol2bus.transDist::InvalidateResp 1.7203419999999998
system.tol2bus.pktCount::total 18503817.203472
system.tol2bus.pktSize::total 547984561.342528
system.tol2bus.snoops 825758.9150370001
system.tol2bus.snoopTraffic 6865043.363263999
system.tol2bus.snoopFanout::samples 6993724.789670999
system.tol2bus.snoopFanout::mean 0.000997402406
system.tol2bus.snoopFanout::stdev 0.029771887909
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 6986507.052921001
system.tol2bus.snoopFanout::1 7217.73675
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000000000000002
system.tol2bus.snoopFanout::total 6993724.789670999
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 100220725968.43198
system.tol2bus.reqLayer0.occupancy 8562221131.506499
system.tol2bus.reqLayer0.utilization 0.0801162
system.tol2bus.respLayer0.occupancy 997353810.8929121
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 8255221386.571069
system.tol2bus.respLayer1.utilization 0.0800686
system.tol2bus.snoop_filter.totRequests 12335851.510539
system.tol2bus.snoop_filter.hitSingleRequests 6167885.484394998
system.tol2bus.snoop_filter.hitMultiRequests 3696.648479
system.tol2bus.snoop_filter.totSnoops 3520.859246
system.tol2bus.snoop_filter.hitSingleSnoops 3520.859246
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000000000000002
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.mem_ctrls.rdPerTurnAround::6144-8191 0.444144
system.mem_ctrls.rdPerTurnAround::10240-12287 0.444144
system.mem_ctrls.rdPerTurnAround::12288-14335 0.38862599999999997
system.mem_ctrls.rdPerTurnAround::18432-20479 0.111036
system.mem_ctrls.rdPerTurnAround::20480-22527 0.222072
system.mem_ctrls.rdPerTurnAround::22528-24575 0.055518
system.mem_ctrls.rdPerTurnAround::26624-28671 0.111036
system.mem_ctrls.rdPerTurnAround::30720-32767 0.055518
system.mem_ctrls.rdPerTurnAround::34816-36863 0.055518
system.mem_ctrls.rdPerTurnAround::36864-38911 0.055518
system.mem_ctrls.rdPerTurnAround::38912-40959 0.16655399999999998
system.mem_ctrls.rdPerTurnAround::43008-45055 0.111036
system.mem_ctrls.rdPerTurnAround::47104-49151 0.16655399999999998
system.mem_ctrls.wrPerTurnAround::19 179.305631
system.switch_cpus.commit.commitNonSpecStalls 1219.00556
system.switch_cpus.fetch.pendingTrapStallCycles 93.55120399999998
system.l2.UpgradeReq.hits::switch_cpus.data 0.588802
system.l2.UpgradeReq.hits::total 0.588802
system.l2.UpgradeReq.accesses::switch_cpus.data 0.588802
system.l2.UpgradeReq.accesses::total 0.588802
system.mem_ctrls.rdPerTurnAround::0-511 947.1353309999997
system.mem_ctrls.rdPerTurnAround::512-1023 2.638605
system.mem_ctrls.rdPerTurnAround::1024-1535 0.5908970000000001
system.mem_ctrls.rdPerTurnAround::14848-15359 0.175698
system.mem_ctrls.wrPerTurnAround::20 6.356636
system.mem_ctrls.wrPerTurnAround::21 1.4293889999999998
system.tol2bus.transDist::UpgradeReq 0.588802
system.tol2bus.transDist::UpgradeResp 0.588802
system.l2.ReadExReq.misses::cpu.data 0.111324
system.l2.ReadExReq.accesses::cpu.data 0.111324
system.l2.ReadExReq.missRate::cpu.data 0.07380300000000001
system.mem_ctrls.rdPerTurnAround::11264-11775 0.018189
system.mem_ctrls.rdPerTurnAround::12-13 0.380255
system.mem_ctrls.rdPerTurnAround::14-15 66.342642
system.mem_ctrls.rdPerTurnAround::16-17 485.94575299999997
system.mem_ctrls.rdPerTurnAround::18-19 56.23413
system.mem_ctrls.rdPerTurnAround::20-21 2.663309
system.mem_ctrls.rdPerTurnAround::22-23 0.249599
system.mem_ctrls.rdPerTurnAround::24-25 0.180176
system.mem_ctrls.rdPerTurnAround::26-27 0.180176
system.mem_ctrls.rdPerTurnAround::28-29 0.17027199999999998
system.mem_ctrls.rdPerTurnAround::30-31 0.04133
system.mem_ctrls.rdPerTurnAround::34-35 0.018189
system.mem_ctrls.rdPerTurnAround::36-37 0.04133
system.mem_ctrls.rdPerTurnAround::46-47 0.087612
system.mem_ctrls.rdPerTurnAround::8-15 167.07072
system.mem_ctrls.rdPerTurnAround::16-23 1070.835478
system.mem_ctrls.rdPerTurnAround::24-31 61.081906
system.mem_ctrls.rdPerTurnAround::32-39 18.184932
system.mem_ctrls.rdPerTurnAround::40-47 8.238698
system.mem_ctrls.rdPerTurnAround::48-55 4.884179999999999
system.mem_ctrls.rdPerTurnAround::56-63 2.400137
system.mem_ctrls.rdPerTurnAround::64-71 2.928567
system.mem_ctrls.rdPerTurnAround::72-79 1.531655
system.mem_ctrls.rdPerTurnAround::80-87 1.205308
system.mem_ctrls.rdPerTurnAround::88-95 0.452905
system.mem_ctrls.rdPerTurnAround::96-103 0.657172
system.mem_ctrls.rdPerTurnAround::112-119 0.288638
system.mem_ctrls.rdPerTurnAround::128-135 0.07503900000000001
system.mem_ctrls.rdPerTurnAround::12800-13311 0.171412
system.mem_ctrls.rdPerTurnAround::8-11 1.8521100000000001
system.mem_ctrls.rdPerTurnAround::12-15 271.91819300000003
system.mem_ctrls.rdPerTurnAround::16-19 1630.4919790000001
system.mem_ctrls.rdPerTurnAround::20-23 18.627274999999997
system.mem_ctrls.rdPerTurnAround::24-27 4.16931
system.mem_ctrls.rdPerTurnAround::28-31 1.591847
system.mem_ctrls.rdPerTurnAround::32-35 1.030662
system.mem_ctrls.rdPerTurnAround::36-39 0.5109030000000001
system.mem_ctrls.rdPerTurnAround::40-43 0.37291700000000005
system.mem_ctrls.rdPerTurnAround::44-47 0.24016700000000002
system.mem_ctrls.rdPerTurnAround::48-51 0.184649
system.mem_ctrls.rdPerTurnAround::52-55 0.24016700000000002
system.mem_ctrls.rdPerTurnAround::60-63 0.086087
system.mem_ctrls.rdPerTurnAround::64-67 0.121893
system.mem_ctrls.rdPerTurnAround::13312-13823 0.102752
system.mem_ctrls.rdPerTurnAround::0-15 142.351386
system.mem_ctrls.rdPerTurnAround::16-31 1006.4374599999999
system.mem_ctrls.rdPerTurnAround::32-47 28.986186
system.mem_ctrls.rdPerTurnAround::48-63 11.146935999999998
system.mem_ctrls.rdPerTurnAround::64-79 5.1637900000000005
system.mem_ctrls.rdPerTurnAround::80-95 3.6982169999999996
system.mem_ctrls.rdPerTurnAround::96-111 2.59518
system.mem_ctrls.rdPerTurnAround::112-127 1.173506
system.mem_ctrls.rdPerTurnAround::128-143 1.2596889999999998
system.mem_ctrls.rdPerTurnAround::144-159 0.821826
system.mem_ctrls.rdPerTurnAround::160-175 0.8868670000000001
system.mem_ctrls.rdPerTurnAround::176-191 0.632606
system.mem_ctrls.rdPerTurnAround::192-207 0.43805299999999997
system.mem_ctrls.rdPerTurnAround::208-223 0.167508
system.mem_ctrls.rdPerTurnAround::224-239 0.31368399999999996
system.mem_ctrls.rdPerTurnAround::288-303 0.26492699999999997
system.mem_ctrls.wrPerTurnAround::22 0.381297
system.mem_ctrls.rdPerTurnAround::0-1023 21.363407
system.mem_ctrls.rdPerTurnAround::1024-2047 0.44711
system.mem_ctrls.rdPerTurnAround::2048-3071 0.020189
system.mem_ctrls.rdPerTurnAround::3072-4095 0.040378
system.mem_ctrls.rdPerTurnAround::4096-5119 0.040378
system.mem_ctrls.rdPerTurnAround::5120-6143 0.100945
system.mem_ctrls.rdPerTurnAround::6144-7167 0.020189
system.mem_ctrls.rdPerTurnAround::16384-17407 0.020189
system.l2.InvalidateReq.misses::switch_cpus.data 1.3349469999999999
system.l2.InvalidateReq.misses::total 1.3349469999999999
system.l2.InvalidateReq.missRate::switch_cpus.data 0.141420824717
system.l2.InvalidateReq.missRate::total 0.141420824717
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 1.3349469999999999
system.l2.InvalidateReq.mshrMisses::total 1.3349469999999999
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 25466.1745
system.l2.InvalidateReq.mshrMissLatency::total 25466.1745
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.141420824717
system.l2.InvalidateReq.mshrMissRate::total 0.141420824717
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 2794.600466659937
system.l2.InvalidateReq.avgMshrMissLatency::total 2794.600466659937
system.mem_ctrls.rdPerTurnAround::0-255 15.969498999999999
system.mem_ctrls.rdPerTurnAround::256-511 18.493123999999998
system.mem_ctrls.rdPerTurnAround::512-767 9.004294
system.mem_ctrls.rdPerTurnAround::768-1023 3.43213
system.mem_ctrls.rdPerTurnAround::1024-1279 1.9179549999999999
system.mem_ctrls.rdPerTurnAround::1280-1535 1.110395
system.mem_ctrls.rdPerTurnAround::1536-1791 0.827749
system.mem_ctrls.rdPerTurnAround::1792-2047 0.6258589999999999
system.mem_ctrls.rdPerTurnAround::2048-2303 0.363402
system.mem_ctrls.rdPerTurnAround::2304-2559 0.20189
system.mem_ctrls.rdPerTurnAround::2560-2815 0.161512
system.mem_ctrls.rdPerTurnAround::2816-3071 0.14132299999999998
system.mem_ctrls.rdPerTurnAround::3072-3327 0.080756
system.mem_ctrls.rdPerTurnAround::3328-3583 0.14132299999999998
system.mem_ctrls.rdPerTurnAround::3584-3839 0.100945
system.mem_ctrls.rdPerTurnAround::3840-4095 0.080756
system.mem_ctrls.rdPerTurnAround::4096-4351 0.060566999999999996
system.mem_ctrls.rdPerTurnAround::4352-4607 0.14132299999999998
system.mem_ctrls.rdPerTurnAround::4608-4863 0.060566999999999996
system.mem_ctrls.rdPerTurnAround::4864-5119 0.262457
system.mem_ctrls.rdPerTurnAround::5120-5375 0.060566999999999996
system.mem_ctrls.rdPerTurnAround::5376-5631 0.12113399999999999
system.mem_ctrls.rdPerTurnAround::5632-5887 0.12113399999999999
system.mem_ctrls.rdPerTurnAround::5888-6143 0.100945
system.mem_ctrls.rdPerTurnAround::6144-6399 0.060566999999999996
system.mem_ctrls.rdPerTurnAround::6400-6655 0.080756
system.mem_ctrls.rdPerTurnAround::6656-6911 0.080756
system.mem_ctrls.rdPerTurnAround::6912-7167 0.080756
system.mem_ctrls.rdPerTurnAround::7168-7423 0.040378
system.mem_ctrls.rdPerTurnAround::7424-7679 0.040378
system.mem_ctrls.rdPerTurnAround::7680-7935 0.020189
system.mem_ctrls.rdPerTurnAround::7936-8191 0.020189
system.membus.transDist::InvalidateReq 1.3349469999999999
system.mem_ctrls.rdPerTurnAround::18432-19455 0.023141
system.mem_ctrls.rdPerTurnAround::10-11 0.092564
system.mem_ctrls.rdPerTurnAround::32-33 0.092564
system.mem_ctrls.rdPerTurnAround::38-39 0.046282
system.mem_ctrls.rdPerTurnAround::40-41 0.023141
system.mem_ctrls.rdPerTurnAround::42-43 0.069423
system.mem_ctrls.rdPerTurnAround::50-51 0.023141
system.mem_ctrls.rdPerTurnAround::62-63 0.023141
system.mem_ctrls.rdPerTurnAround::0-8191 92.95246399999999
system.mem_ctrls.rdPerTurnAround::8192-16383 2.3485329999999998
system.mem_ctrls.rdPerTurnAround::40960-49151 0.123607
system.mem_ctrls.rdPerTurnAround::147456-155647 0.618035
system.mem_ctrls.rdPerTurnAround::16384-24575 0.618035
system.mem_ctrls.rdPerTurnAround::24576-32767 0.123607
system.mem_ctrls.rdPerTurnAround::32768-40959 0.494428
system.mem_ctrls.rdPerTurnAround::49152-57343 0.123607
system.mem_ctrls.rdPerTurnAround::57344-65535 0.247214
system.mem_ctrls.rdPerTurnAround::65536-73727 0.123607
system.mem_ctrls.rdPerTurnAround::73728-81919 0.123607
system.mem_ctrls.rdPerTurnAround::81920-90111 0.247214
system.mem_ctrls.rdPerTurnAround::90112-98303 0.37082099999999996
system.mem_ctrls.rdPerTurnAround::114688-122879 0.123607
system.mem_ctrls.rdPerTurnAround::122880-131071 0.123607
system.mem_ctrls.rdPerTurnAround::131072-139263 0.247214
system.mem_ctrls.rdPerTurnAround::139264-147455 0.123607
system.mem_ctrls.rdPerTurnAround::104-111 0.467764
system.mem_ctrls.rdPerTurnAround::120-127 0.112275
system.mem_ctrls.rdPerTurnAround::200-207 0.112275
system.mem_ctrls.rdPerTurnAround::17408-18431 0.009332
system.mem_ctrls.rdPerTurnAround::144-151 0.009332
system.mem_ctrls.rdPerTurnAround::160-167 0.009332
system.mem_ctrls.rdPerTurnAround::192-199 0.009332
system.mem_ctrls.rdPerTurnAround::224-231 0.009332
system.mem_ctrls.rdPerTurnAround::14336-14847 0.165889
system.mem_ctrls.rdPerTurnAround::1536-2047 0.038472
system.mem_ctrls.rdPerTurnAround::10752-11263 0.010951
system.mem_ctrls.rdPerTurnAround::15360-15871 0.062756
system.mem_ctrls.rdPerTurnAround::56-59 0.062756
system.mem_ctrls.rdPerTurnAround::0-127 8.961176
system.mem_ctrls.rdPerTurnAround::128-255 0.023324
system.mem_ctrls.rdPerTurnAround::256-383 0.006188
system.mem_ctrls.rdPerTurnAround::384-511 0.005236
system.mem_ctrls.rdPerTurnAround::512-639 0.00238
system.mem_ctrls.rdPerTurnAround::640-767 0.000952
system.mem_ctrls.rdPerTurnAround::768-895 0.00238
system.mem_ctrls.rdPerTurnAround::896-1023 0.000952
system.mem_ctrls.rdPerTurnAround::2304-2431 0.000476
system.mem_ctrls.rdPerTurnAround::2560-3071 0.032378
system.mem_ctrls.rdPerTurnAround::12288-12799 0.059423
system.mem_ctrls.rdPerTurnAround::240-255 0.064756
system.mem_ctrls.rdPerTurnAround::256-271 0.059423
system.mem_ctrls.rdPerTurnAround::304-319 0.032378
system.mem_ctrls.rdPerTurnAround::400-415 0.032378
system.mem_ctrls.rdPerTurnAround::0-31 429.886498
system.mem_ctrls.rdPerTurnAround::32-63 21.373755
system.mem_ctrls.rdPerTurnAround::64-95 5.042014
system.mem_ctrls.rdPerTurnAround::96-127 2.849834
system.mem_ctrls.rdPerTurnAround::128-159 1.205699
system.mem_ctrls.rdPerTurnAround::160-191 0.438436
system.mem_ctrls.rdPerTurnAround::192-223 0.328827
system.mem_ctrls.rdPerTurnAround::224-255 0.109609
system.mem_ctrls.rdPerTurnAround::256-287 0.328827
system.mem_ctrls.rdPerTurnAround::288-319 0.109609
system.mem_ctrls.rdPerTurnAround::352-383 0.109609
system.mem_ctrls.rdPerTurnAround::384-415 0.109609
system.mem_ctrls.rdPerTurnAround::448-479 0.109609
system.mem_ctrls.rdPerTurnAround::544-575 0.109609
system.mem_ctrls.rdPerTurnAround::608-639 0.109609
system.mem_ctrls.rdPerTurnAround::68-71 0.02695
system.mem_ctrls.dram.bytesPerActivate::64-95 5.540120999999999
system.mem_ctrls.dram.bytesPerActivate::128-159 3.8919149999999996
system.mem_ctrls.dram.bytesPerActivate::192-223 0.7463789999999999
system.mem_ctrls.dram.bytesPerActivate::256-287 0.030861
system.mem_ctrls.dram.bytesPerActivate::320-351 0.004572
system.mem_ctrls.rdPerTurnAround::320-335 0.081135
system.mem_ctrls.rdPerTurnAround::384-399 0.027045
CPI 2.004414709538158

Per-Address PND Load Violations:
