<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Cartec-MCU 2: QuadSPI Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Cartec-MCU 2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">QuadSPI Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for QuadSPI Peripheral Access Layer:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___quad_s_p_i___peripheral___access___layer.png" border="0" alt="" usemap="#group______quad__s__p__i______peripheral______access______layer"/>
<map name="group______quad__s__p__i______peripheral______access______layer" id="group______quad__s__p__i______peripheral______access______layer">
<area shape="rect" id="node2" href="group___quad_s_p_i___register___masks.html" title="QuadSPI Register Masks" alt="" coords="408,13,577,39"/>
<area shape="rect" id="node3" href="group___peripheral__access__layer___s32_k148.html" title="Device Peripheral Access\l Layer for S32K148" alt="" coords="5,5,176,47"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___quad_s_p_i___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___quad_s_p_i___register___masks.html">QuadSPI Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html">QuadSPI_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacfa13bb787d1e165f2652c270ecda646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gacfa13bb787d1e165f2652c270ecda646">QuadSPI_RBDR_COUNT</a>&#160;&#160;&#160;32u</td></tr>
<tr class="separator:gacfa13bb787d1e165f2652c270ecda646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587da3c2e407f7c87dd247d003e9518b"><td class="memItemLeft" align="right" valign="top"><a id="ga587da3c2e407f7c87dd247d003e9518b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QuadSPI_LUT_COUNT</b>&#160;&#160;&#160;64u</td></tr>
<tr class="separator:ga587da3c2e407f7c87dd247d003e9518b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb34c052a479d3328ccd47e09a29878c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gaeb34c052a479d3328ccd47e09a29878c">QuadSPI_INSTANCE_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:gaeb34c052a479d3328ccd47e09a29878c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01856dd63fd013538e6dccc0edf2eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gaf01856dd63fd013538e6dccc0edf2eee">QuadSPI_BASE</a>&#160;&#160;&#160;(0x40076000u)</td></tr>
<tr class="separator:gaf01856dd63fd013538e6dccc0edf2eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae0806c4321d14dd09f3f5a9a60cd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gaeae0806c4321d14dd09f3f5a9a60cd31">QuadSPI</a>&#160;&#160;&#160;((<a class="el" href="struct_quad_s_p_i___type.html">QuadSPI_Type</a> *)<a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gaf01856dd63fd013538e6dccc0edf2eee">QuadSPI_BASE</a>)</td></tr>
<tr class="separator:gaeae0806c4321d14dd09f3f5a9a60cd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb8fa32611589c0785614784ba7aa66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#ga9eb8fa32611589c0785614784ba7aa66">QuadSPI_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gaf01856dd63fd013538e6dccc0edf2eee">QuadSPI_BASE</a> }</td></tr>
<tr class="separator:ga9eb8fa32611589c0785614784ba7aa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e68f652eea88172e0c4c9d60079620e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#ga2e68f652eea88172e0c4c9d60079620e">QuadSPI_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gaeae0806c4321d14dd09f3f5a9a60cd31">QuadSPI</a> }</td></tr>
<tr class="separator:ga2e68f652eea88172e0c4c9d60079620e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab255a032d5b5ca7c78c1a7fa8d328094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gab255a032d5b5ca7c78c1a7fa8d328094">QuadSPI_IRQS_ARR_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:gab255a032d5b5ca7c78c1a7fa8d328094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83446f5d80fb73c6dcae01616e8525d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#ga83446f5d80fb73c6dcae01616e8525d4">QuadSPI_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga83446f5d80fb73c6dcae01616e8525d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f87f0d17a460178b96122782fef23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#ga5f87f0d17a460178b96122782fef23d0">QuadSPI_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac65ccf7b7c60881ca7fd3f8ff4cd27b6">QSPI_IRQn</a> }</td></tr>
<tr class="separator:ga5f87f0d17a460178b96122782fef23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gacbe0298dfd10c57c7ada2510c267da73"><td class="memItemLeft" align="right" valign="top"><a id="gacbe0298dfd10c57c7ada2510c267da73"></a>
typedef struct <a class="el" href="struct_quad_s_p_i___type.html">QuadSPI_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>QuadSPI_MemMapPtr</b></td></tr>
<tr class="separator:gacbe0298dfd10c57c7ada2510c267da73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaeae0806c4321d14dd09f3f5a9a60cd31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeae0806c4321d14dd09f3f5a9a60cd31">&#9670;&nbsp;</a></span>QuadSPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QuadSPI&#160;&#160;&#160;((<a class="el" href="struct_quad_s_p_i___type.html">QuadSPI_Type</a> *)<a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gaf01856dd63fd013538e6dccc0edf2eee">QuadSPI_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral QuadSPI base pointer </p>

</div>
</div>
<a id="gaf01856dd63fd013538e6dccc0edf2eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf01856dd63fd013538e6dccc0edf2eee">&#9670;&nbsp;</a></span>QuadSPI_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QuadSPI_BASE&#160;&#160;&#160;(0x40076000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral QuadSPI base address </p>

</div>
</div>
<a id="ga9eb8fa32611589c0785614784ba7aa66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb8fa32611589c0785614784ba7aa66">&#9670;&nbsp;</a></span>QuadSPI_BASE_ADDRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QuadSPI_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gaf01856dd63fd013538e6dccc0edf2eee">QuadSPI_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of QuadSPI peripheral base addresses </p>

</div>
</div>
<a id="ga2e68f652eea88172e0c4c9d60079620e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e68f652eea88172e0c4c9d60079620e">&#9670;&nbsp;</a></span>QuadSPI_BASE_PTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QuadSPI_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gaeae0806c4321d14dd09f3f5a9a60cd31">QuadSPI</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of QuadSPI peripheral base pointers </p>

</div>
</div>
<a id="gaeb34c052a479d3328ccd47e09a29878c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb34c052a479d3328ccd47e09a29878c">&#9670;&nbsp;</a></span>QuadSPI_INSTANCE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QuadSPI_INSTANCE_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of instances of the QuadSPI module. </p>

</div>
</div>
<a id="ga5f87f0d17a460178b96122782fef23d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f87f0d17a460178b96122782fef23d0">&#9670;&nbsp;</a></span>QuadSPI_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QuadSPI_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac65ccf7b7c60881ca7fd3f8ff4cd27b6">QSPI_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt vectors for the QuadSPI peripheral type </p>

</div>
</div>
<a id="gab255a032d5b5ca7c78c1a7fa8d328094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab255a032d5b5ca7c78c1a7fa8d328094">&#9670;&nbsp;</a></span>QuadSPI_IRQS_ARR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QuadSPI_IRQS_ARR_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of interrupt vector arrays for the QuadSPI module. </p>

</div>
</div>
<a id="ga83446f5d80fb73c6dcae01616e8525d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83446f5d80fb73c6dcae01616e8525d4">&#9670;&nbsp;</a></span>QuadSPI_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QuadSPI_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of interrupt channels for the QuadSPI module. </p>

</div>
</div>
<a id="gacfa13bb787d1e165f2652c270ecda646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfa13bb787d1e165f2652c270ecda646">&#9670;&nbsp;</a></span>QuadSPI_RBDR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QuadSPI_RBDR_COUNT&#160;&#160;&#160;32u</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QuadSPI - Size of Registers Arrays </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
