INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExToMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Foward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IdToEx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfToId
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemToWb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinecpu
INFO: [VRFC 10-2458] undeclared symbol j_adr, assumed default net type wire [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_creat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_solve
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
