

================================================================
== Vivado HLS Report for 'normalize_0_0_0_0_0_s'
================================================================
* Date:           Wed Dec  9 18:07:16 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        filtering_network_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.50 ns | 5.570 ns |   1.56 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i192 @_ssdm_op_Read.ap_auto.i192(i192 %data_V_read)" [firmware/nnet_utils/nnet_batchnorm.h:49]   --->   Operation 2 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [firmware/nnet_utils/nnet_batchnorm.h:60]   --->   Operation 3 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_batchnorm.h:64]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str21, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_batchnorm.h:71]   --->   Operation 5 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp)" [firmware/nnet_utils/nnet_batchnorm.h:73]   --->   Operation 6 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i192 %data_V_read_1 to i12" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 7 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %trunc_ln1118, i5 0)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 8 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %shl_ln1118_s to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 9 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln1118_15 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %trunc_ln1118, i2 0)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 10 'bitconcatenate' 'shl_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i14 %shl_ln1118_15 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 11 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i14 %shl_ln1118_15 to i19" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 12 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %shl_ln1118_s to i19" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 13 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.42ns)   --->   "%add_ln1118 = add i18 %zext_ln1118, %zext_ln1118_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 14 'add' 'add_ln1118' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i18 %add_ln1118 to i19" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 15 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.43ns)   --->   "%add_ln1192 = add i19 -139293, %zext_ln1192" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 16 'add' 'add_ln1192' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 17 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i19 -139293, %zext_ln1118_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 18 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (1.01ns) (root node of TernaryAdder)   --->   "%add_ln703 = add i19 %add_ln703_2, %zext_ln1118_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 19 'add' 'add_ln703' <Predicate = true> <Delay = 1.01> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i19 %add_ln703 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 20 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln703, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 21 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 22 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln785 = or i1 %tmp_197, %tmp_198" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 23 'or' 'or_ln785' <Predicate = (or_ln340_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.33ns)   --->   "%xor_ln785 = xor i1 %tmp_196, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 24 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 25 'and' 'and_ln785' <Predicate = (or_ln340_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.33ns)   --->   "%and_ln786_16 = and i1 %tmp_198, %tmp_197" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 26 'and' 'and_ln786_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln786 = xor i1 %and_ln786_16, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 27 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_196, %xor_ln786" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 28 'and' 'and_ln786' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %and_ln786, %and_ln785" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 29 'or' 'or_ln340' <Predicate = (or_ln340_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%or_ln340_25 = or i1 %and_ln786_16, %xor_ln785" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 30 'or' 'or_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i20 524287, i20 %sext_ln703" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 31 'select' 'select_ln340' <Predicate = (or_ln340_25)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%select_ln388 = select i1 %and_ln786, i20 -524288, i20 %sext_ln703" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 32 'select' 'select_ln388' <Predicate = (!or_ln340_25)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_25 = select i1 %or_ln340_25, i20 %select_ln340, i20 %select_ln388" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 33 'select' 'select_ln340_25' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 12, i32 23)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 34 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i12 %tmp_s to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 35 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1118_16 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_s, i5 0)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 36 'bitconcatenate' 'shl_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i17 %shl_ln1118_16 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 37 'zext' 'zext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_1 = add i18 %zext_ln1118_5, %zext_ln1118_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 38 'add' 'add_ln1118_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln1192_1 = add i18 -126929, %add_ln1118_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 39 'add' 'add_ln1192_1' <Predicate = true> <Delay = 1.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_1, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 40 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_4 = add i18 -126929, %zext_ln1118_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 41 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i18 %add_ln703_4, %zext_ln1118_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 42 'add' 'add_ln703_1' <Predicate = true> <Delay = 1.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i18 %add_ln703_1 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 43 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_1, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 44 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_1, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 45 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln785_1 = or i1 %tmp_200, %tmp_201" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 46 'or' 'or_ln785_1' <Predicate = (or_ln340_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.33ns)   --->   "%xor_ln785_1 = xor i1 %tmp_199, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 47 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 48 'and' 'and_ln785_1' <Predicate = (or_ln340_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.33ns)   --->   "%and_ln786_17 = and i1 %tmp_201, %tmp_200" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 49 'and' 'and_ln786_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln786_1 = xor i1 %and_ln786_17, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 50 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_199, %xor_ln786_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 51 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln340_1 = or i1 %and_ln786_1, %and_ln785_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 52 'or' 'or_ln340_1' <Predicate = (or_ln340_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_26)   --->   "%or_ln340_26 = or i1 %and_ln786_17, %xor_ln785_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 53 'or' 'or_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i20 524287, i20 %sext_ln703_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 54 'select' 'select_ln340_1' <Predicate = (or_ln340_26)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_26)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i20 -524288, i20 %sext_ln703_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 55 'select' 'select_ln388_1' <Predicate = (!or_ln340_26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_26 = select i1 %or_ln340_26, i20 %select_ln340_1, i20 %select_ln388_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 56 'select' 'select_ln340_26' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_32 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 24, i32 35)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 57 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i12 %tmp_32 to i19" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 58 'zext' 'zext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (3.43ns)   --->   "%mul_ln1118 = mul i19 37, %zext_ln1118_6" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 59 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.43ns)   --->   "%add_ln1192_2 = add i19 -141331, %mul_ln1118" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 60 'add' 'add_ln1192_2' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192_2, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 61 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i19 %add_ln1192_2 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 62 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192_2, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 63 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%xor_ln785_2 = xor i1 %tmp_202, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 64 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_203, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 65 'xor' 'xor_ln786_2' <Predicate = (!or_ln340_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_202, %xor_ln786_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 66 'and' 'and_ln786_2' <Predicate = (!or_ln340_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%xor_ln340 = xor i1 %tmp_202, %tmp_203" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 67 'xor' 'xor_ln340' <Predicate = (or_ln340_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%or_ln340_27 = or i1 %tmp_203, %xor_ln785_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 68 'or' 'or_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%select_ln340_2 = select i1 %xor_ln340, i20 524287, i20 %sext_ln703_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 69 'select' 'select_ln340_2' <Predicate = (or_ln340_27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i20 -524288, i20 %sext_ln703_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 70 'select' 'select_ln388_2' <Predicate = (!or_ln340_27)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_27 = select i1 %or_ln340_27, i20 %select_ln340_2, i20 %select_ln388_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 71 'select' 'select_ln340_27' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_33 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 36, i32 47)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 72 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i12 %tmp_33 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 73 'zext' 'zext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1118_17 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_33, i5 0)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 74 'bitconcatenate' 'shl_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i17 %shl_ln1118_17 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 75 'zext' 'zext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.42ns)   --->   "%sub_ln1118 = sub i18 %zext_ln1118_8, %zext_ln1118_7" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 76 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %sub_ln1118 to i32" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 77 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i32 %sext_ln1118 to i33" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 78 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.48ns)   --->   "%add_ln1192_3 = add nsw i33 -120005, %zext_ln703" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 79 'add' 'add_ln1192_3' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_3, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 80 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.42ns)   --->   "%add_ln703_3 = add i18 -120005, %sub_ln1118" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 81 'add' 'add_ln703_3' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i18 %add_ln703_3 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 82 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_3, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 83 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_14_3 = call i13 @_ssdm_op_PartSelect.i13.i33.i32.i32(i33 %add_ln1192_3, i32 20, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 84 'partselect' 'p_Result_14_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.97ns)   --->   "%icmp_ln785 = icmp ne i13 %p_Result_14_3, 0" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 85 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_2)   --->   "%or_ln785_2 = or i1 %tmp_205, %icmp_ln785" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 86 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_2)   --->   "%xor_ln785_3 = xor i1 %tmp_204, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 87 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 88 'and' 'and_ln785_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln786_3 = xor i1 %tmp_205, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 89 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.97ns)   --->   "%icmp_ln786 = icmp ne i13 %p_Result_14_3, -1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 90 'icmp' 'icmp_ln786' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 91 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %or_ln786, %tmp_204" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 92 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_28 = or i1 %and_ln786_3, %and_ln785_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 93 'or' 'or_ln340_28' <Predicate = (or_ln340_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%xor_ln340_1 = xor i1 %and_ln786_3, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 94 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%or_ln340_29 = or i1 %and_ln785_2, %xor_ln340_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 95 'or' 'or_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_28, i20 524287, i20 %sext_ln703_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 96 'select' 'select_ln340_3' <Predicate = (or_ln340_29)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%select_ln388_3 = select i1 %and_ln786_3, i20 -524288, i20 %sext_ln703_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 97 'select' 'select_ln388_3' <Predicate = (!or_ln340_29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_28 = select i1 %or_ln340_29, i20 %select_ln340_3, i20 %select_ln388_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 98 'select' 'select_ln340_28' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_34 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 48, i32 59)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 99 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i12 %tmp_34 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 100 'zext' 'zext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (3.43ns)   --->   "%mul_ln1118_1 = mul i18 29, %zext_ln1118_9" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 101 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (1.42ns)   --->   "%add_ln1192_4 = add i18 -113956, %mul_ln1118_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 102 'add' 'add_ln1192_4' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_4, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 103 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i18 %add_ln1192_4 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 104 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_4, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 105 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_29)   --->   "%xor_ln785_4 = xor i1 %tmp_206, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 106 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_207, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 107 'xor' 'xor_ln786_4' <Predicate = (!or_ln340_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_4 = and i1 %tmp_206, %xor_ln786_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 108 'and' 'and_ln786_4' <Predicate = (!or_ln340_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_29)   --->   "%xor_ln340_2 = xor i1 %tmp_206, %tmp_207" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 109 'xor' 'xor_ln340_2' <Predicate = (or_ln340_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_29)   --->   "%or_ln340_30 = or i1 %tmp_207, %xor_ln785_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 110 'or' 'or_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_29)   --->   "%select_ln340_4 = select i1 %xor_ln340_2, i20 524287, i20 %sext_ln703_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 111 'select' 'select_ln340_4' <Predicate = (or_ln340_30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_4, i20 -524288, i20 %sext_ln703_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 112 'select' 'select_ln388_4' <Predicate = (!or_ln340_30)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_29 = select i1 %or_ln340_30, i20 %select_ln340_4, i20 %select_ln388_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 113 'select' 'select_ln340_29' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_48 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 60, i32 71)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 114 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1118_18 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_48, i5 0)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 115 'bitconcatenate' 'shl_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i17 %shl_ln1118_18 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 116 'zext' 'zext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln1118_19 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_48, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 117 'bitconcatenate' 'shl_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i13 %shl_ln1118_19 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 118 'zext' 'zext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_2 = add i18 %zext_ln1118_10, %zext_ln1118_11" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 119 'add' 'add_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 120 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln1192_5 = add i18 -130557, %add_ln1118_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 120 'add' 'add_ln1192_5' <Predicate = true> <Delay = 1.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_5, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 121 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_7 = add i18 -130557, %zext_ln1118_10" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 122 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 123 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln703_5 = add i18 %add_ln703_7, %zext_ln1118_11" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 123 'add' 'add_ln703_5' <Predicate = true> <Delay = 1.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i18 %add_ln703_5 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 124 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_5, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 125 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_5, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 126 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln785_3 = or i1 %tmp_209, %tmp_210" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 127 'or' 'or_ln785_3' <Predicate = (or_ln340_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.33ns)   --->   "%xor_ln785_5 = xor i1 %tmp_208, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 128 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 129 'and' 'and_ln785_3' <Predicate = (or_ln340_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.33ns)   --->   "%and_ln786_18 = and i1 %tmp_210, %tmp_209" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 130 'and' 'and_ln786_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln786_5 = xor i1 %and_ln786_18, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 131 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_208, %xor_ln786_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 132 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_5 = or i1 %and_ln786_5, %and_ln785_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 133 'or' 'or_ln340_5' <Predicate = (or_ln340_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_30)   --->   "%or_ln340_31 = or i1 %and_ln786_18, %xor_ln785_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 134 'or' 'or_ln340_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_5, i20 524287, i20 %sext_ln703_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 135 'select' 'select_ln340_5' <Predicate = (or_ln340_31)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_30)   --->   "%select_ln388_5 = select i1 %and_ln786_5, i20 -524288, i20 %sext_ln703_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 136 'select' 'select_ln388_5' <Predicate = (!or_ln340_31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_30 = select i1 %or_ln340_31, i20 %select_ln340_5, i20 %select_ln388_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 137 'select' 'select_ln340_30' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_35 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 72, i32 83)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 138 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i12 %tmp_35 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 139 'zext' 'zext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1118_20 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_35, i5 0)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 140 'bitconcatenate' 'shl_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i17 %shl_ln1118_20 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 141 'zext' 'zext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.42ns)   --->   "%sub_ln1118_1 = sub i18 %zext_ln1118_13, %zext_ln1118_12" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 142 'sub' 'sub_ln1118_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %sub_ln1118_1 to i32" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 143 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i32 %sext_ln1118_1 to i33" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 144 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.48ns)   --->   "%add_ln1192_6 = add nsw i33 -118206, %zext_ln703_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 145 'add' 'add_ln1192_6' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_6, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 146 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.42ns)   --->   "%add_ln703_6 = add i18 -118206, %sub_ln1118_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 147 'add' 'add_ln703_6' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i18 %add_ln703_6 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 148 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_6, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 149 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_14_6 = call i13 @_ssdm_op_PartSelect.i13.i33.i32.i32(i33 %add_ln1192_6, i32 20, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 150 'partselect' 'p_Result_14_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.97ns)   --->   "%icmp_ln785_1 = icmp ne i13 %p_Result_14_6, 0" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 151 'icmp' 'icmp_ln785_1' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_4)   --->   "%or_ln785_4 = or i1 %tmp_212, %icmp_ln785_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 152 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_4)   --->   "%xor_ln785_6 = xor i1 %tmp_211, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 153 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_4 = and i1 %or_ln785_4, %xor_ln785_6" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 154 'and' 'and_ln785_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln786_6 = xor i1 %tmp_212, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 155 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.97ns)   --->   "%icmp_ln786_1 = icmp ne i13 %p_Result_14_6, -1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 156 'icmp' 'icmp_ln786_1' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%or_ln786_1 = or i1 %icmp_ln786_1, %xor_ln786_6" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 157 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %or_ln786_1, %tmp_211" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 158 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_6 = or i1 %and_ln786_6, %and_ln785_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 159 'or' 'or_ln340_6' <Predicate = (or_ln340_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_31)   --->   "%xor_ln340_3 = xor i1 %and_ln786_6, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 160 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_31)   --->   "%or_ln340_32 = or i1 %and_ln785_4, %xor_ln340_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 161 'or' 'or_ln340_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_6, i20 524287, i20 %sext_ln703_6" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 162 'select' 'select_ln340_6' <Predicate = (or_ln340_32)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_31)   --->   "%select_ln388_6 = select i1 %and_ln786_6, i20 -524288, i20 %sext_ln703_6" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 163 'select' 'select_ln388_6' <Predicate = (!or_ln340_32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_31 = select i1 %or_ln340_32, i20 %select_ln340_6, i20 %select_ln388_6" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 164 'select' 'select_ln340_31' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_36 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 84, i32 95)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 165 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1118_14 = zext i12 %tmp_36 to i19" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 166 'zext' 'zext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (3.43ns)   --->   "%mul_ln1118_2 = mul i19 38, %zext_ln1118_14" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 167 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (1.43ns)   --->   "%add_ln1192_7 = add i19 -149501, %mul_ln1118_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 168 'add' 'add_ln1192_7' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192_7, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 169 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i19 %add_ln1192_7 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 170 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192_7, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 171 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_32)   --->   "%xor_ln785_7 = xor i1 %tmp_213, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 172 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_214, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 173 'xor' 'xor_ln786_7' <Predicate = (!or_ln340_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_7 = and i1 %tmp_213, %xor_ln786_7" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 174 'and' 'and_ln786_7' <Predicate = (!or_ln340_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_32)   --->   "%xor_ln340_4 = xor i1 %tmp_213, %tmp_214" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 175 'xor' 'xor_ln340_4' <Predicate = (or_ln340_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_32)   --->   "%or_ln340_33 = or i1 %tmp_214, %xor_ln785_7" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 176 'or' 'or_ln340_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_32)   --->   "%select_ln340_7 = select i1 %xor_ln340_4, i20 524287, i20 %sext_ln703_7" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 177 'select' 'select_ln340_7' <Predicate = (or_ln340_33)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_7, i20 -524288, i20 %sext_ln703_7" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 178 'select' 'select_ln388_7' <Predicate = (!or_ln340_33)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_32 = select i1 %or_ln340_33, i20 %select_ln340_7, i20 %select_ln388_7" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 179 'select' 'select_ln340_32' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_37 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 96, i32 107)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 180 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1118_15 = zext i12 %tmp_37 to i19" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 181 'zext' 'zext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (3.43ns)   --->   "%mul_ln1118_3 = mul i19 35, %zext_ln1118_15" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 182 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (1.43ns)   --->   "%add_ln1192_8 = add i19 -135985, %mul_ln1118_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 183 'add' 'add_ln1192_8' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192_8, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 184 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i19 %add_ln1192_8 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 185 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192_8, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 186 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%xor_ln785_8 = xor i1 %tmp_215, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 187 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_8 = xor i1 %tmp_216, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 188 'xor' 'xor_ln786_8' <Predicate = (!or_ln340_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%and_ln786_8 = and i1 %tmp_215, %xor_ln786_8" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 189 'and' 'and_ln786_8' <Predicate = (!or_ln340_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%xor_ln340_5 = xor i1 %tmp_215, %tmp_216" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 190 'xor' 'xor_ln340_5' <Predicate = (or_ln340_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%or_ln340_34 = or i1 %tmp_216, %xor_ln785_8" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 191 'or' 'or_ln340_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%select_ln340_8 = select i1 %xor_ln340_5, i20 524287, i20 %sext_ln703_8" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 192 'select' 'select_ln340_8' <Predicate = (or_ln340_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %and_ln786_8, i20 -524288, i20 %sext_ln703_8" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 193 'select' 'select_ln388_8' <Predicate = (!or_ln340_34)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_33 = select i1 %or_ln340_34, i20 %select_ln340_8, i20 %select_ln388_8" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 194 'select' 'select_ln340_33' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_38 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 108, i32 119)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 195 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1118_16 = zext i12 %tmp_38 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 196 'zext' 'zext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln1118_21 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_38, i5 0)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 197 'bitconcatenate' 'shl_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1118_17 = zext i17 %shl_ln1118_21 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 198 'zext' 'zext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.42ns)   --->   "%sub_ln1118_2 = sub i18 %zext_ln1118_17, %zext_ln1118_16" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 199 'sub' 'sub_ln1118_2' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %sub_ln1118_2 to i32" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 200 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i32 %sext_ln1118_2 to i33" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 201 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.48ns)   --->   "%add_ln1192_9 = add nsw i33 -117330, %zext_ln703_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 202 'add' 'add_ln1192_9' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_9, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 203 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.42ns)   --->   "%add_ln703_8 = add i18 -117330, %sub_ln1118_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 204 'add' 'add_ln703_8' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i18 %add_ln703_8 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 205 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_8, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 206 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_14_9 = call i13 @_ssdm_op_PartSelect.i13.i33.i32.i32(i33 %add_ln1192_9, i32 20, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 207 'partselect' 'p_Result_14_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.97ns)   --->   "%icmp_ln785_2 = icmp ne i13 %p_Result_14_9, 0" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 208 'icmp' 'icmp_ln785_2' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_5)   --->   "%or_ln785_5 = or i1 %tmp_218, %icmp_ln785_2" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 209 'or' 'or_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_5)   --->   "%xor_ln785_9 = xor i1 %tmp_217, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 210 'xor' 'xor_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_5 = and i1 %or_ln785_5, %xor_ln785_9" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 211 'and' 'and_ln785_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln786_9 = xor i1 %tmp_218, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 212 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.97ns)   --->   "%icmp_ln786_2 = icmp ne i13 %p_Result_14_9, -1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 213 'icmp' 'icmp_ln786_2' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%or_ln786_2 = or i1 %icmp_ln786_2, %xor_ln786_9" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 214 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %or_ln786_2, %tmp_217" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 215 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%or_ln340_9 = or i1 %and_ln786_9, %and_ln785_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 216 'or' 'or_ln340_9' <Predicate = (or_ln340_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%xor_ln340_6 = xor i1 %and_ln786_9, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 217 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%or_ln340_35 = or i1 %and_ln785_5, %xor_ln340_6" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 218 'or' 'or_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_9, i20 524287, i20 %sext_ln703_9" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 219 'select' 'select_ln340_9' <Predicate = (or_ln340_35)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%select_ln388_9 = select i1 %and_ln786_9, i20 -524288, i20 %sext_ln703_9" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 220 'select' 'select_ln388_9' <Predicate = (!or_ln340_35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_34 = select i1 %or_ln340_35, i20 %select_ln340_9, i20 %select_ln388_9" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 221 'select' 'select_ln340_34' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_49 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 120, i32 131)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 222 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_49, i5 0)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 223 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i17 %shl_ln to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 224 'zext' 'zext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.42ns)   --->   "%add_ln1192_10 = add i18 -123849, %zext_ln1192_1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 225 'add' 'add_ln1192_10' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_10, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 226 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i18 %add_ln1192_10 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 227 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_10, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 228 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%xor_ln785_10 = xor i1 %tmp_219, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 229 'xor' 'xor_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_10 = xor i1 %tmp_220, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 230 'xor' 'xor_ln786_10' <Predicate = (!or_ln340_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%and_ln786_10 = and i1 %tmp_219, %xor_ln786_10" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 231 'and' 'and_ln786_10' <Predicate = (!or_ln340_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%xor_ln340_7 = xor i1 %tmp_219, %tmp_220" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 232 'xor' 'xor_ln340_7' <Predicate = (or_ln340_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%or_ln340_36 = or i1 %tmp_220, %xor_ln785_10" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 233 'or' 'or_ln340_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%select_ln340_10 = select i1 %xor_ln340_7, i20 524287, i20 %sext_ln703_10" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 234 'select' 'select_ln340_10' <Predicate = (or_ln340_36)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %and_ln786_10, i20 -524288, i20 %sext_ln703_10" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 235 'select' 'select_ln388_10' <Predicate = (!or_ln340_36)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_35 = select i1 %or_ln340_36, i20 %select_ln340_10, i20 %select_ln388_10" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 236 'select' 'select_ln340_35' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_39 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 132, i32 143)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 237 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1118_18 = zext i12 %tmp_39 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 238 'zext' 'zext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln1118_22 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_39, i5 0)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 239 'bitconcatenate' 'shl_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1118_19 = zext i17 %shl_ln1118_22 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 240 'zext' 'zext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.42ns)   --->   "%sub_ln1118_3 = sub i18 %zext_ln1118_19, %zext_ln1118_18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 241 'sub' 'sub_ln1118_3' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %sub_ln1118_3 to i32" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 242 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i32 %sext_ln1118_3 to i33" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 243 'zext' 'zext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (1.48ns)   --->   "%add_ln1192_11 = add nsw i33 -119481, %zext_ln703_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 244 'add' 'add_ln1192_11' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_11, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 245 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.42ns)   --->   "%add_ln703_9 = add i18 -119481, %sub_ln1118_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 246 'add' 'add_ln703_9' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i18 %add_ln703_9 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 247 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_9, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 248 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%p_Result_14_s = call i13 @_ssdm_op_PartSelect.i13.i33.i32.i32(i33 %add_ln1192_11, i32 20, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 249 'partselect' 'p_Result_14_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.97ns)   --->   "%icmp_ln785_3 = icmp ne i13 %p_Result_14_s, 0" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 250 'icmp' 'icmp_ln785_3' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_6)   --->   "%or_ln785_6 = or i1 %tmp_222, %icmp_ln785_3" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 251 'or' 'or_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_6)   --->   "%xor_ln785_11 = xor i1 %tmp_221, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 252 'xor' 'xor_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_6 = and i1 %or_ln785_6, %xor_ln785_11" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 253 'and' 'and_ln785_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%xor_ln786_11 = xor i1 %tmp_222, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 254 'xor' 'xor_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.97ns)   --->   "%icmp_ln786_3 = icmp ne i13 %p_Result_14_s, -1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 255 'icmp' 'icmp_ln786_3' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%or_ln786_3 = or i1 %icmp_ln786_3, %xor_ln786_11" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 256 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_11 = and i1 %or_ln786_3, %tmp_221" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 257 'and' 'and_ln786_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%or_ln340_11 = or i1 %and_ln786_11, %and_ln785_6" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 258 'or' 'or_ln340_11' <Predicate = (or_ln340_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_36)   --->   "%xor_ln340_8 = xor i1 %and_ln786_11, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 259 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_36)   --->   "%or_ln340_37 = or i1 %and_ln785_6, %xor_ln340_8" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 260 'or' 'or_ln340_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_11, i20 524287, i20 %sext_ln703_11" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 261 'select' 'select_ln340_11' <Predicate = (or_ln340_37)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_36)   --->   "%select_ln388_11 = select i1 %and_ln786_11, i20 -524288, i20 %sext_ln703_11" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 262 'select' 'select_ln388_11' <Predicate = (!or_ln340_37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_36 = select i1 %or_ln340_37, i20 %select_ln340_11, i20 %select_ln388_11" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 263 'select' 'select_ln340_36' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_40 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 144, i32 155)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 264 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1118_20 = zext i12 %tmp_40 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 265 'zext' 'zext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1118_23 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_40, i5 0)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 266 'bitconcatenate' 'shl_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1118_21 = zext i17 %shl_ln1118_23 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 267 'zext' 'zext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.42ns)   --->   "%sub_ln1118_4 = sub i18 %zext_ln1118_21, %zext_ln1118_20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 268 'sub' 'sub_ln1118_4' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i18 %sub_ln1118_4 to i32" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 269 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i32 %sext_ln1118_4 to i33" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 270 'zext' 'zext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (1.48ns)   --->   "%add_ln1192_12 = add nsw i33 -116558, %zext_ln703_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 271 'add' 'add_ln1192_12' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_12, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 272 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (1.42ns)   --->   "%add_ln703_10 = add i18 -116558, %sub_ln1118_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 273 'add' 'add_ln703_10' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i18 %add_ln703_10 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 274 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_10, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 275 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_14_1 = call i13 @_ssdm_op_PartSelect.i13.i33.i32.i32(i33 %add_ln1192_12, i32 20, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 276 'partselect' 'p_Result_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.97ns)   --->   "%icmp_ln785_4 = icmp ne i13 %p_Result_14_1, 0" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 277 'icmp' 'icmp_ln785_4' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_7)   --->   "%or_ln785_7 = or i1 %tmp_224, %icmp_ln785_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 278 'or' 'or_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_7)   --->   "%xor_ln785_12 = xor i1 %tmp_223, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 279 'xor' 'xor_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_7 = and i1 %or_ln785_7, %xor_ln785_12" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 280 'and' 'and_ln785_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln786_12 = xor i1 %tmp_224, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 281 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.97ns)   --->   "%icmp_ln786_4 = icmp ne i13 %p_Result_14_1, -1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 282 'icmp' 'icmp_ln786_4' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%or_ln786_4 = or i1 %icmp_ln786_4, %xor_ln786_12" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 283 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %or_ln786_4, %tmp_223" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 284 'and' 'and_ln786_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%or_ln340_12 = or i1 %and_ln786_12, %and_ln785_7" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 285 'or' 'or_ln340_12' <Predicate = (or_ln340_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_37)   --->   "%xor_ln340_9 = xor i1 %and_ln786_12, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 286 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_37)   --->   "%or_ln340_38 = or i1 %and_ln785_7, %xor_ln340_9" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 287 'or' 'or_ln340_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_12 = select i1 %or_ln340_12, i20 524287, i20 %sext_ln703_12" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 288 'select' 'select_ln340_12' <Predicate = (or_ln340_38)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_37)   --->   "%select_ln388_12 = select i1 %and_ln786_12, i20 -524288, i20 %sext_ln703_12" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 289 'select' 'select_ln388_12' <Predicate = (!or_ln340_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_37 = select i1 %or_ln340_38, i20 %select_ln340_12, i20 %select_ln388_12" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 290 'select' 'select_ln340_37' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_41 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 156, i32 167)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 291 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1118_22 = zext i12 %tmp_41 to i19" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 292 'zext' 'zext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (3.43ns)   --->   "%mul_ln1118_4 = mul i19 38, %zext_ln1118_22" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 293 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (1.43ns)   --->   "%add_ln1192_13 = add i19 -146854, %mul_ln1118_4" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 294 'add' 'add_ln1192_13' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192_13, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 295 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i19 %add_ln1192_13 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 296 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192_13, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 297 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_38)   --->   "%xor_ln785_13 = xor i1 %tmp_225, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 298 'xor' 'xor_ln785_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %tmp_226, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 299 'xor' 'xor_ln786_13' <Predicate = (!or_ln340_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%and_ln786_13 = and i1 %tmp_225, %xor_ln786_13" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 300 'and' 'and_ln786_13' <Predicate = (!or_ln340_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_38)   --->   "%xor_ln340_10 = xor i1 %tmp_225, %tmp_226" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 301 'xor' 'xor_ln340_10' <Predicate = (or_ln340_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_38)   --->   "%or_ln340_39 = or i1 %tmp_226, %xor_ln785_13" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 302 'or' 'or_ln340_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_38)   --->   "%select_ln340_13 = select i1 %xor_ln340_10, i20 524287, i20 %sext_ln703_13" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 303 'select' 'select_ln340_13' <Predicate = (or_ln340_39)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %and_ln786_13, i20 -524288, i20 %sext_ln703_13" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 304 'select' 'select_ln388_13' <Predicate = (!or_ln340_39)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_38 = select i1 %or_ln340_39, i20 %select_ln340_13, i20 %select_ln388_13" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 305 'select' 'select_ln340_38' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_42 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 168, i32 179)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 306 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1118_23 = zext i12 %tmp_42 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 307 'zext' 'zext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln1118_24 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_42, i5 0)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 308 'bitconcatenate' 'shl_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln1118_24 = zext i17 %shl_ln1118_24 to i18" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 309 'zext' 'zext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (1.42ns)   --->   "%sub_ln1118_5 = sub i18 %zext_ln1118_24, %zext_ln1118_23" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 310 'sub' 'sub_ln1118_5' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i18 %sub_ln1118_5 to i32" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 311 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i32 %sext_ln1118_5 to i33" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 312 'zext' 'zext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (1.48ns)   --->   "%add_ln1192_14 = add nsw i33 -118658, %zext_ln703_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 313 'add' 'add_ln1192_14' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln1192_14, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 314 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (1.42ns)   --->   "%add_ln703_11 = add i18 -118658, %sub_ln1118_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 315 'add' 'add_ln703_11' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i18 %add_ln703_11 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 316 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln703_11, i32 17)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 317 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%p_Result_14_2 = call i13 @_ssdm_op_PartSelect.i13.i33.i32.i32(i33 %add_ln1192_14, i32 20, i32 32)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 318 'partselect' 'p_Result_14_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.97ns)   --->   "%icmp_ln785_5 = icmp ne i13 %p_Result_14_2, 0" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 319 'icmp' 'icmp_ln785_5' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_8)   --->   "%or_ln785_8 = or i1 %tmp_228, %icmp_ln785_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 320 'or' 'or_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_8)   --->   "%xor_ln785_14 = xor i1 %tmp_227, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 321 'xor' 'xor_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_8 = and i1 %or_ln785_8, %xor_ln785_14" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 322 'and' 'and_ln785_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln786_14 = xor i1 %tmp_228, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 323 'xor' 'xor_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.97ns)   --->   "%icmp_ln786_5 = icmp ne i13 %p_Result_14_2, -1" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 324 'icmp' 'icmp_ln786_5' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%or_ln786_5 = or i1 %icmp_ln786_5, %xor_ln786_14" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 325 'or' 'or_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %or_ln786_5, %tmp_227" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 326 'and' 'and_ln786_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%or_ln340_14 = or i1 %and_ln786_14, %and_ln785_8" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 327 'or' 'or_ln340_14' <Predicate = (or_ln340_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_39)   --->   "%xor_ln340_11 = xor i1 %and_ln786_14, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 328 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_39)   --->   "%or_ln340_40 = or i1 %and_ln785_8, %xor_ln340_11" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 329 'or' 'or_ln340_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_14 = select i1 %or_ln340_14, i20 524287, i20 %sext_ln703_14" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 330 'select' 'select_ln340_14' <Predicate = (or_ln340_40)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_39)   --->   "%select_ln388_14 = select i1 %and_ln786_14, i20 -524288, i20 %sext_ln703_14" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 331 'select' 'select_ln388_14' <Predicate = (!or_ln340_40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_39 = select i1 %or_ln340_40, i20 %select_ln340_14, i20 %select_ln388_14" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 332 'select' 'select_ln340_39' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_43 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %data_V_read_1, i32 180, i32 191)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 333 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1118_25 = zext i12 %tmp_43 to i19" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 334 'zext' 'zext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (3.43ns)   --->   "%mul_ln1118_5 = mul i19 38, %zext_ln1118_25" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 335 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 3.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (1.43ns)   --->   "%add_ln1192_15 = add i19 -152520, %mul_ln1118_5" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 336 'add' 'add_ln1192_15' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192_15, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 337 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i19 %add_ln1192_15 to i20" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 338 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln1192_15, i32 18)" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 339 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_40)   --->   "%xor_ln785_15 = xor i1 %tmp_229, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 340 'xor' 'xor_ln785_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%xor_ln786_15 = xor i1 %tmp_230, true" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 341 'xor' 'xor_ln786_15' <Predicate = (!or_ln340_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%and_ln786_15 = and i1 %tmp_229, %xor_ln786_15" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 342 'and' 'and_ln786_15' <Predicate = (!or_ln340_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_40)   --->   "%xor_ln340_12 = xor i1 %tmp_229, %tmp_230" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 343 'xor' 'xor_ln340_12' <Predicate = (or_ln340_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_40)   --->   "%or_ln340_41 = or i1 %tmp_230, %xor_ln785_15" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 344 'or' 'or_ln340_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_40)   --->   "%select_ln340_15 = select i1 %xor_ln340_12, i20 524287, i20 %sext_ln703_15" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 345 'select' 'select_ln340_15' <Predicate = (or_ln340_41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln388_15 = select i1 %and_ln786_15, i20 -524288, i20 %sext_ln703_15" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 346 'select' 'select_ln388_15' <Predicate = (!or_ln340_41)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_40 = select i1 %or_ln340_41, i20 %select_ln340_15, i20 %select_ln388_15" [firmware/nnet_utils/nnet_batchnorm.h:87]   --->   Operation 347 'select' 'select_ln340_40' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } undef, i20 %select_ln340_25, 0" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 348 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv, i20 %select_ln340_26, 1" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 349 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_1, i20 %select_ln340_27, 2" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 350 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_2, i20 %select_ln340_28, 3" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 351 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_3, i20 %select_ln340_29, 4" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 352 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_4, i20 %select_ln340_30, 5" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 353 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_5, i20 %select_ln340_31, 6" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 354 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_6, i20 %select_ln340_32, 7" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 355 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_7, i20 %select_ln340_33, 8" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 356 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_8, i20 %select_ln340_34, 9" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 357 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_9, i20 %select_ln340_35, 10" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 358 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_10, i20 %select_ln340_36, 11" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 359 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_11, i20 %select_ln340_37, 12" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 360 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_12, i20 %select_ln340_38, 13" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 361 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_13, i20 %select_ln340_39, 14" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 362 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_14, i20 %select_ln340_40, 15" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 363 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "ret { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_15" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 364 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.5ns, clock uncertainty: 1.56ns.

 <State 1>: 5.57ns
The critical path consists of the following:
	wire read on port 'data_V_read' (firmware/nnet_utils/nnet_batchnorm.h:49) [2]  (0 ns)
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_batchnorm.h:87) [59]  (3.43 ns)
	'add' operation ('add_ln1192_2', firmware/nnet_utils/nnet_batchnorm.h:87) [60]  (1.43 ns)
	'select' operation ('select_ln388_2', firmware/nnet_utils/nnet_batchnorm.h:87) [70]  (0.352 ns)
	'select' operation ('res[2].V', firmware/nnet_utils/nnet_batchnorm.h:87) [71]  (0.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
