<!-- vim: set ai sw=1 ts=1 sta et: -->
<models xmlns:xi="http://www.w3.org/2001/XInclude">
 <model name="SRL32">
  <input_ports>
   <port name="CLK" is_clock="1"/>
   <port name="CE" clock="CLK"/>
   <port name="A6" clock="CLK"/>
   <port name="A5" clock="CLK"/>
   <port name="A4" clock="CLK"/>
   <port name="A3" clock="CLK"/>
   <port name="A2" clock="CLK"/>
   <port name="A1" clock="CLK"/>
   <port name="DI1" clock="CLK"/>
  </input_ports>
  <output_ports>
   <port name="O6" clock="CLK"/>
   <port name="MC31" clock="CLK"/>
  </output_ports>
 </model>
</models>

