
L4SPITransmitTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075f0  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  080077b0  080077b0  000177b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ba4  08007ba4  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007ba4  08007ba4  00017ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bac  08007bac  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bac  08007bac  00017bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007bb0  08007bb0  00017bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007bb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  200001d4  08007d88  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  08007d88  0002043c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ec8c  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fcb  00000000  00000000  0002eed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c88  00000000  00000000  00030ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009a4  00000000  00000000  00031b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a4ee  00000000  00000000  000324cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f7f2  00000000  00000000  0005c9ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00100eed  00000000  00000000  0006c1ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004348  00000000  00000000  0016d09c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001713e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08007798 	.word	0x08007798

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	08007798 	.word	0x08007798

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b970 	b.w	8000ed0 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9e08      	ldr	r6, [sp, #32]
 8000c0e:	460d      	mov	r5, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	460f      	mov	r7, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4694      	mov	ip, r2
 8000c1c:	d965      	bls.n	8000cea <__udivmoddi4+0xe2>
 8000c1e:	fab2 f382 	clz	r3, r2
 8000c22:	b143      	cbz	r3, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c28:	f1c3 0220 	rsb	r2, r3, #32
 8000c2c:	409f      	lsls	r7, r3
 8000c2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c32:	4317      	orrs	r7, r2
 8000c34:	409c      	lsls	r4, r3
 8000c36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c3a:	fa1f f58c 	uxth.w	r5, ip
 8000c3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c42:	0c22      	lsrs	r2, r4, #16
 8000c44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c4c:	fb01 f005 	mul.w	r0, r1, r5
 8000c50:	4290      	cmp	r0, r2
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c54:	eb1c 0202 	adds.w	r2, ip, r2
 8000c58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c5c:	f080 811c 	bcs.w	8000e98 <__udivmoddi4+0x290>
 8000c60:	4290      	cmp	r0, r2
 8000c62:	f240 8119 	bls.w	8000e98 <__udivmoddi4+0x290>
 8000c66:	3902      	subs	r1, #2
 8000c68:	4462      	add	r2, ip
 8000c6a:	1a12      	subs	r2, r2, r0
 8000c6c:	b2a4      	uxth	r4, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c7a:	fb00 f505 	mul.w	r5, r0, r5
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	d90a      	bls.n	8000c98 <__udivmoddi4+0x90>
 8000c82:	eb1c 0404 	adds.w	r4, ip, r4
 8000c86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c8a:	f080 8107 	bcs.w	8000e9c <__udivmoddi4+0x294>
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	f240 8104 	bls.w	8000e9c <__udivmoddi4+0x294>
 8000c94:	4464      	add	r4, ip
 8000c96:	3802      	subs	r0, #2
 8000c98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9c:	1b64      	subs	r4, r4, r5
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11e      	cbz	r6, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40dc      	lsrs	r4, r3
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	e9c6 4300 	strd	r4, r3, [r6]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d908      	bls.n	8000cc4 <__udivmoddi4+0xbc>
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	f000 80ed 	beq.w	8000e92 <__udivmoddi4+0x28a>
 8000cb8:	2100      	movs	r1, #0
 8000cba:	e9c6 0500 	strd	r0, r5, [r6]
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc4:	fab3 f183 	clz	r1, r3
 8000cc8:	2900      	cmp	r1, #0
 8000cca:	d149      	bne.n	8000d60 <__udivmoddi4+0x158>
 8000ccc:	42ab      	cmp	r3, r5
 8000cce:	d302      	bcc.n	8000cd6 <__udivmoddi4+0xce>
 8000cd0:	4282      	cmp	r2, r0
 8000cd2:	f200 80f8 	bhi.w	8000ec6 <__udivmoddi4+0x2be>
 8000cd6:	1a84      	subs	r4, r0, r2
 8000cd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cdc:	2001      	movs	r0, #1
 8000cde:	4617      	mov	r7, r2
 8000ce0:	2e00      	cmp	r6, #0
 8000ce2:	d0e2      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	e9c6 4700 	strd	r4, r7, [r6]
 8000ce8:	e7df      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cea:	b902      	cbnz	r2, 8000cee <__udivmoddi4+0xe6>
 8000cec:	deff      	udf	#255	; 0xff
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f040 8090 	bne.w	8000e18 <__udivmoddi4+0x210>
 8000cf8:	1a8a      	subs	r2, r1, r2
 8000cfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfe:	fa1f fe8c 	uxth.w	lr, ip
 8000d02:	2101      	movs	r1, #1
 8000d04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d08:	fb07 2015 	mls	r0, r7, r5, r2
 8000d0c:	0c22      	lsrs	r2, r4, #16
 8000d0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d12:	fb0e f005 	mul.w	r0, lr, r5
 8000d16:	4290      	cmp	r0, r2
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x124>
 8000d1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x122>
 8000d24:	4290      	cmp	r0, r2
 8000d26:	f200 80cb 	bhi.w	8000ec0 <__udivmoddi4+0x2b8>
 8000d2a:	4645      	mov	r5, r8
 8000d2c:	1a12      	subs	r2, r2, r0
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d34:	fb07 2210 	mls	r2, r7, r0, r2
 8000d38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d40:	45a6      	cmp	lr, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x14e>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x14c>
 8000d4e:	45a6      	cmp	lr, r4
 8000d50:	f200 80bb 	bhi.w	8000eca <__udivmoddi4+0x2c2>
 8000d54:	4610      	mov	r0, r2
 8000d56:	eba4 040e 	sub.w	r4, r4, lr
 8000d5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d5e:	e79f      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d60:	f1c1 0720 	rsb	r7, r1, #32
 8000d64:	408b      	lsls	r3, r1
 8000d66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d72:	fa20 f307 	lsr.w	r3, r0, r7
 8000d76:	40fd      	lsrs	r5, r7
 8000d78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d7c:	4323      	orrs	r3, r4
 8000d7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d82:	fa1f fe8c 	uxth.w	lr, ip
 8000d86:	fb09 5518 	mls	r5, r9, r8, r5
 8000d8a:	0c1c      	lsrs	r4, r3, #16
 8000d8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d90:	fb08 f50e 	mul.w	r5, r8, lr
 8000d94:	42a5      	cmp	r5, r4
 8000d96:	fa02 f201 	lsl.w	r2, r2, r1
 8000d9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d9e:	d90b      	bls.n	8000db8 <__udivmoddi4+0x1b0>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da8:	f080 8088 	bcs.w	8000ebc <__udivmoddi4+0x2b4>
 8000dac:	42a5      	cmp	r5, r4
 8000dae:	f240 8085 	bls.w	8000ebc <__udivmoddi4+0x2b4>
 8000db2:	f1a8 0802 	sub.w	r8, r8, #2
 8000db6:	4464      	add	r4, ip
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	b29d      	uxth	r5, r3
 8000dbc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dc8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x1da>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000dd8:	d26c      	bcs.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dda:	45a6      	cmp	lr, r4
 8000ddc:	d96a      	bls.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dde:	3b02      	subs	r3, #2
 8000de0:	4464      	add	r4, ip
 8000de2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000de6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dea:	eba4 040e 	sub.w	r4, r4, lr
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	46c8      	mov	r8, r9
 8000df2:	46ae      	mov	lr, r5
 8000df4:	d356      	bcc.n	8000ea4 <__udivmoddi4+0x29c>
 8000df6:	d053      	beq.n	8000ea0 <__udivmoddi4+0x298>
 8000df8:	b156      	cbz	r6, 8000e10 <__udivmoddi4+0x208>
 8000dfa:	ebb0 0208 	subs.w	r2, r0, r8
 8000dfe:	eb64 040e 	sbc.w	r4, r4, lr
 8000e02:	fa04 f707 	lsl.w	r7, r4, r7
 8000e06:	40ca      	lsrs	r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	4317      	orrs	r7, r2
 8000e0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e10:	4618      	mov	r0, r3
 8000e12:	2100      	movs	r1, #0
 8000e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e18:	f1c3 0120 	rsb	r1, r3, #32
 8000e1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e20:	fa20 f201 	lsr.w	r2, r0, r1
 8000e24:	fa25 f101 	lsr.w	r1, r5, r1
 8000e28:	409d      	lsls	r5, r3
 8000e2a:	432a      	orrs	r2, r5
 8000e2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e38:	fb07 1510 	mls	r5, r7, r0, r1
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e42:	fb00 f50e 	mul.w	r5, r0, lr
 8000e46:	428d      	cmp	r5, r1
 8000e48:	fa04 f403 	lsl.w	r4, r4, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x258>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e56:	d22f      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e58:	428d      	cmp	r5, r1
 8000e5a:	d92d      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1b49      	subs	r1, r1, r5
 8000e62:	b292      	uxth	r2, r2
 8000e64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e68:	fb07 1115 	mls	r1, r7, r5, r1
 8000e6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e70:	fb05 f10e 	mul.w	r1, r5, lr
 8000e74:	4291      	cmp	r1, r2
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x282>
 8000e78:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e80:	d216      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e82:	4291      	cmp	r1, r2
 8000e84:	d914      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e86:	3d02      	subs	r5, #2
 8000e88:	4462      	add	r2, ip
 8000e8a:	1a52      	subs	r2, r2, r1
 8000e8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e90:	e738      	b.n	8000d04 <__udivmoddi4+0xfc>
 8000e92:	4631      	mov	r1, r6
 8000e94:	4630      	mov	r0, r6
 8000e96:	e708      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e98:	4639      	mov	r1, r7
 8000e9a:	e6e6      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	e6fb      	b.n	8000c98 <__udivmoddi4+0x90>
 8000ea0:	4548      	cmp	r0, r9
 8000ea2:	d2a9      	bcs.n	8000df8 <__udivmoddi4+0x1f0>
 8000ea4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eac:	3b01      	subs	r3, #1
 8000eae:	e7a3      	b.n	8000df8 <__udivmoddi4+0x1f0>
 8000eb0:	4645      	mov	r5, r8
 8000eb2:	e7ea      	b.n	8000e8a <__udivmoddi4+0x282>
 8000eb4:	462b      	mov	r3, r5
 8000eb6:	e794      	b.n	8000de2 <__udivmoddi4+0x1da>
 8000eb8:	4640      	mov	r0, r8
 8000eba:	e7d1      	b.n	8000e60 <__udivmoddi4+0x258>
 8000ebc:	46d0      	mov	r8, sl
 8000ebe:	e77b      	b.n	8000db8 <__udivmoddi4+0x1b0>
 8000ec0:	3d02      	subs	r5, #2
 8000ec2:	4462      	add	r2, ip
 8000ec4:	e732      	b.n	8000d2c <__udivmoddi4+0x124>
 8000ec6:	4608      	mov	r0, r1
 8000ec8:	e70a      	b.n	8000ce0 <__udivmoddi4+0xd8>
 8000eca:	4464      	add	r4, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e742      	b.n	8000d56 <__udivmoddi4+0x14e>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b5b0      	push	{r4, r5, r7, lr}
 8000ed6:	b088      	sub	sp, #32
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eda:	f000 fd6a 	bl	80019b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ede:	f000 f85d 	bl	8000f9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee2:	f000 f92b 	bl	800113c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000ee6:	f000 f8eb 	bl	80010c0 <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 8000eea:	f000 f89d 	bl	8001028 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  //struct Data data = {0.0, 0.0, 0.0};
  float buff[5] = {1.1, 2.2, 3.3, 10, 5.5};
 8000eee:	4b28      	ldr	r3, [pc, #160]	; (8000f90 <main+0xbc>)
 8000ef0:	1d3c      	adds	r4, r7, #4
 8000ef2:	461d      	mov	r5, r3
 8000ef4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ef6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ef8:	682b      	ldr	r3, [r5, #0]
 8000efa:	6023      	str	r3, [r4, #0]
  int batUpdate = 1;
 8000efc:	2301      	movs	r3, #1
 8000efe:	61fb      	str	r3, [r7, #28]
  while (1)
  {
//		data.d1 += 0.1;
//		data.d2 += 0.1;
//		data.d3 += 0.1;
	  	for(int i =0; i< 3; ++i){
 8000f00:	2300      	movs	r3, #0
 8000f02:	61bb      	str	r3, [r7, #24]
 8000f04:	e014      	b.n	8000f30 <main+0x5c>
	  		buff[i]++;
 8000f06:	69bb      	ldr	r3, [r7, #24]
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	3320      	adds	r3, #32
 8000f0c:	443b      	add	r3, r7
 8000f0e:	3b1c      	subs	r3, #28
 8000f10:	edd3 7a00 	vldr	s15, [r3]
 8000f14:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	3320      	adds	r3, #32
 8000f22:	443b      	add	r3, r7
 8000f24:	3b1c      	subs	r3, #28
 8000f26:	edc3 7a00 	vstr	s15, [r3]
	  	for(int i =0; i< 3; ++i){
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	61bb      	str	r3, [r7, #24]
 8000f30:	69bb      	ldr	r3, [r7, #24]
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	dde7      	ble.n	8000f06 <main+0x32>
	  	}
	  	buff[4]++;
 8000f36:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f42:	edc7 7a05 	vstr	s15, [r7, #20]
	  	if(++batUpdate%30 == 0) buff[3]++;
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	61fb      	str	r3, [r7, #28]
 8000f4c:	69fa      	ldr	r2, [r7, #28]
 8000f4e:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <main+0xc0>)
 8000f50:	fb83 1302 	smull	r1, r3, r3, r2
 8000f54:	4413      	add	r3, r2
 8000f56:	1119      	asrs	r1, r3, #4
 8000f58:	17d3      	asrs	r3, r2, #31
 8000f5a:	1ac9      	subs	r1, r1, r3
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	1a5b      	subs	r3, r3, r1
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	1ad1      	subs	r1, r2, r3
 8000f66:	2900      	cmp	r1, #0
 8000f68:	d107      	bne.n	8000f7a <main+0xa6>
 8000f6a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f76:	edc7 7a04 	vstr	s15, [r7, #16]

	  	//printf("SENDING DATA %f\n", buff[0]);
		HAL_SPI_Transmit(&hspi1, (uint8_t *)&buff, sizeof(buff), 100);
 8000f7a:	1d39      	adds	r1, r7, #4
 8000f7c:	2364      	movs	r3, #100	; 0x64
 8000f7e:	2214      	movs	r2, #20
 8000f80:	4805      	ldr	r0, [pc, #20]	; (8000f98 <main+0xc4>)
 8000f82:	f002 fd8e 	bl	8003aa2 <HAL_SPI_Transmit>
		HAL_Delay(1000);
 8000f86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f8a:	f000 fd87 	bl	8001a9c <HAL_Delay>
	  	for(int i =0; i< 3; ++i){
 8000f8e:	e7b7      	b.n	8000f00 <main+0x2c>
 8000f90:	080077b0 	.word	0x080077b0
 8000f94:	88888889 	.word	0x88888889
 8000f98:	20000284 	.word	0x20000284

08000f9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b096      	sub	sp, #88	; 0x58
 8000fa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa2:	f107 0314 	add.w	r3, r7, #20
 8000fa6:	2244      	movs	r2, #68	; 0x44
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4618      	mov	r0, r3
 8000fac:	f004 fca3 	bl	80058f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb0:	463b      	mov	r3, r7
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	605a      	str	r2, [r3, #4]
 8000fb8:	609a      	str	r2, [r3, #8]
 8000fba:	60da      	str	r2, [r3, #12]
 8000fbc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fbe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000fc2:	f001 f827 	bl	8002014 <HAL_PWREx_ControlVoltageScaling>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000fcc:	f000 fafa 	bl	80015c4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000fd0:	2310      	movs	r3, #16
 8000fd2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000fdc:	2360      	movs	r3, #96	; 0x60
 8000fde:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe4:	f107 0314 	add.w	r3, r7, #20
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f001 f8c7 	bl	800217c <HAL_RCC_OscConfig>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000ff4:	f000 fae6 	bl	80015c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff8:	230f      	movs	r3, #15
 8000ffa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001000:	2300      	movs	r3, #0
 8001002:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001004:	2300      	movs	r3, #0
 8001006:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001008:	2300      	movs	r3, #0
 800100a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800100c:	463b      	mov	r3, r7
 800100e:	2100      	movs	r1, #0
 8001010:	4618      	mov	r0, r3
 8001012:	f001 fccd 	bl	80029b0 <HAL_RCC_ClockConfig>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800101c:	f000 fad2 	bl	80015c4 <Error_Handler>
  }
}
 8001020:	bf00      	nop
 8001022:	3758      	adds	r7, #88	; 0x58
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800102c:	4b22      	ldr	r3, [pc, #136]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 800102e:	4a23      	ldr	r2, [pc, #140]	; (80010bc <MX_LPUART1_UART_Init+0x94>)
 8001030:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001032:	4b21      	ldr	r3, [pc, #132]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 8001034:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001038:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800103a:	4b1f      	ldr	r3, [pc, #124]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 800103c:	2200      	movs	r2, #0
 800103e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001040:	4b1d      	ldr	r3, [pc, #116]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 8001042:	2200      	movs	r2, #0
 8001044:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001046:	4b1c      	ldr	r3, [pc, #112]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 8001048:	2200      	movs	r2, #0
 800104a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800104c:	4b1a      	ldr	r3, [pc, #104]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 800104e:	220c      	movs	r2, #12
 8001050:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001052:	4b19      	ldr	r3, [pc, #100]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 8001054:	2200      	movs	r2, #0
 8001056:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001058:	4b17      	ldr	r3, [pc, #92]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 800105a:	2200      	movs	r2, #0
 800105c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800105e:	4b16      	ldr	r3, [pc, #88]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 8001060:	2200      	movs	r2, #0
 8001062:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001064:	4b14      	ldr	r3, [pc, #80]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 8001066:	2200      	movs	r2, #0
 8001068:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800106a:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 800106c:	2200      	movs	r2, #0
 800106e:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001070:	4811      	ldr	r0, [pc, #68]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 8001072:	f002 ffef 	bl	8004054 <HAL_UART_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800107c:	f000 faa2 	bl	80015c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001080:	2100      	movs	r1, #0
 8001082:	480d      	ldr	r0, [pc, #52]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 8001084:	f003 fe14 	bl	8004cb0 <HAL_UARTEx_SetTxFifoThreshold>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800108e:	f000 fa99 	bl	80015c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001092:	2100      	movs	r1, #0
 8001094:	4808      	ldr	r0, [pc, #32]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 8001096:	f003 fe49 	bl	8004d2c <HAL_UARTEx_SetRxFifoThreshold>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80010a0:	f000 fa90 	bl	80015c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80010a4:	4804      	ldr	r0, [pc, #16]	; (80010b8 <MX_LPUART1_UART_Init+0x90>)
 80010a6:	f003 fdca 	bl	8004c3e <HAL_UARTEx_DisableFifoMode>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80010b0:	f000 fa88 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	200001f0 	.word	0x200001f0
 80010bc:	40008000 	.word	0x40008000

080010c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010c4:	4b1b      	ldr	r3, [pc, #108]	; (8001134 <MX_SPI1_Init+0x74>)
 80010c6:	4a1c      	ldr	r2, [pc, #112]	; (8001138 <MX_SPI1_Init+0x78>)
 80010c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010ca:	4b1a      	ldr	r3, [pc, #104]	; (8001134 <MX_SPI1_Init+0x74>)
 80010cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010d2:	4b18      	ldr	r3, [pc, #96]	; (8001134 <MX_SPI1_Init+0x74>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010d8:	4b16      	ldr	r3, [pc, #88]	; (8001134 <MX_SPI1_Init+0x74>)
 80010da:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80010de:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010e0:	4b14      	ldr	r3, [pc, #80]	; (8001134 <MX_SPI1_Init+0x74>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010e6:	4b13      	ldr	r3, [pc, #76]	; (8001134 <MX_SPI1_Init+0x74>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010ec:	4b11      	ldr	r3, [pc, #68]	; (8001134 <MX_SPI1_Init+0x74>)
 80010ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010f2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <MX_SPI1_Init+0x74>)
 80010f6:	2218      	movs	r2, #24
 80010f8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	; (8001134 <MX_SPI1_Init+0x74>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001100:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <MX_SPI1_Init+0x74>)
 8001102:	2200      	movs	r2, #0
 8001104:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001106:	4b0b      	ldr	r3, [pc, #44]	; (8001134 <MX_SPI1_Init+0x74>)
 8001108:	2200      	movs	r2, #0
 800110a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800110c:	4b09      	ldr	r3, [pc, #36]	; (8001134 <MX_SPI1_Init+0x74>)
 800110e:	2207      	movs	r2, #7
 8001110:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001112:	4b08      	ldr	r3, [pc, #32]	; (8001134 <MX_SPI1_Init+0x74>)
 8001114:	2200      	movs	r2, #0
 8001116:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <MX_SPI1_Init+0x74>)
 800111a:	2208      	movs	r2, #8
 800111c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800111e:	4805      	ldr	r0, [pc, #20]	; (8001134 <MX_SPI1_Init+0x74>)
 8001120:	f002 fc1c 	bl	800395c <HAL_SPI_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800112a:	f000 fa4b 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000284 	.word	0x20000284
 8001138:	40013000 	.word	0x40013000

0800113c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b08e      	sub	sp, #56	; 0x38
 8001140:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001142:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
 8001150:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001152:	4bb1      	ldr	r3, [pc, #708]	; (8001418 <MX_GPIO_Init+0x2dc>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001156:	4ab0      	ldr	r2, [pc, #704]	; (8001418 <MX_GPIO_Init+0x2dc>)
 8001158:	f043 0310 	orr.w	r3, r3, #16
 800115c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800115e:	4bae      	ldr	r3, [pc, #696]	; (8001418 <MX_GPIO_Init+0x2dc>)
 8001160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001162:	f003 0310 	and.w	r3, r3, #16
 8001166:	623b      	str	r3, [r7, #32]
 8001168:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800116a:	4bab      	ldr	r3, [pc, #684]	; (8001418 <MX_GPIO_Init+0x2dc>)
 800116c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800116e:	4aaa      	ldr	r2, [pc, #680]	; (8001418 <MX_GPIO_Init+0x2dc>)
 8001170:	f043 0304 	orr.w	r3, r3, #4
 8001174:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001176:	4ba8      	ldr	r3, [pc, #672]	; (8001418 <MX_GPIO_Init+0x2dc>)
 8001178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800117a:	f003 0304 	and.w	r3, r3, #4
 800117e:	61fb      	str	r3, [r7, #28]
 8001180:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001182:	4ba5      	ldr	r3, [pc, #660]	; (8001418 <MX_GPIO_Init+0x2dc>)
 8001184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001186:	4aa4      	ldr	r2, [pc, #656]	; (8001418 <MX_GPIO_Init+0x2dc>)
 8001188:	f043 0320 	orr.w	r3, r3, #32
 800118c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800118e:	4ba2      	ldr	r3, [pc, #648]	; (8001418 <MX_GPIO_Init+0x2dc>)
 8001190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001192:	f003 0320 	and.w	r3, r3, #32
 8001196:	61bb      	str	r3, [r7, #24]
 8001198:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800119a:	4b9f      	ldr	r3, [pc, #636]	; (8001418 <MX_GPIO_Init+0x2dc>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119e:	4a9e      	ldr	r2, [pc, #632]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011a6:	4b9c      	ldr	r3, [pc, #624]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ae:	617b      	str	r3, [r7, #20]
 80011b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b2:	4b99      	ldr	r3, [pc, #612]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b6:	4a98      	ldr	r2, [pc, #608]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011be:	4b96      	ldr	r3, [pc, #600]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	613b      	str	r3, [r7, #16]
 80011c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ca:	4b93      	ldr	r3, [pc, #588]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	4a92      	ldr	r2, [pc, #584]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011d0:	f043 0302 	orr.w	r3, r3, #2
 80011d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d6:	4b90      	ldr	r3, [pc, #576]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011e2:	4b8d      	ldr	r3, [pc, #564]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e6:	4a8c      	ldr	r2, [pc, #560]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011e8:	f043 0308 	orr.w	r3, r3, #8
 80011ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ee:	4b8a      	ldr	r3, [pc, #552]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f2:	f003 0308 	and.w	r3, r3, #8
 80011f6:	60bb      	str	r3, [r7, #8]
 80011f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011fa:	4b87      	ldr	r3, [pc, #540]	; (8001418 <MX_GPIO_Init+0x2dc>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fe:	4a86      	ldr	r2, [pc, #536]	; (8001418 <MX_GPIO_Init+0x2dc>)
 8001200:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001204:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001206:	4b84      	ldr	r3, [pc, #528]	; (8001418 <MX_GPIO_Init+0x2dc>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001212:	f000 ffa3 	bl	800215c <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001216:	230c      	movs	r3, #12
 8001218:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121a:	2302      	movs	r3, #2
 800121c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001222:	2300      	movs	r3, #0
 8001224:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001226:	230d      	movs	r3, #13
 8001228:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800122a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800122e:	4619      	mov	r1, r3
 8001230:	487a      	ldr	r0, [pc, #488]	; (800141c <MX_GPIO_Init+0x2e0>)
 8001232:	f000 fd3d 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001236:	2307      	movs	r3, #7
 8001238:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800123a:	2312      	movs	r3, #18
 800123c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	2300      	movs	r3, #0
 8001240:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001242:	2303      	movs	r3, #3
 8001244:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001246:	2304      	movs	r3, #4
 8001248:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800124a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800124e:	4619      	mov	r1, r3
 8001250:	4873      	ldr	r0, [pc, #460]	; (8001420 <MX_GPIO_Init+0x2e4>)
 8001252:	f000 fd2d 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001256:	2380      	movs	r3, #128	; 0x80
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125a:	2302      	movs	r3, #2
 800125c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001262:	2300      	movs	r3, #0
 8001264:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001266:	230d      	movs	r3, #13
 8001268:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800126a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800126e:	4619      	mov	r1, r3
 8001270:	486b      	ldr	r0, [pc, #428]	; (8001420 <MX_GPIO_Init+0x2e4>)
 8001272:	f000 fd1d 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001276:	233f      	movs	r3, #63	; 0x3f
 8001278:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800127a:	230b      	movs	r3, #11
 800127c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001282:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001286:	4619      	mov	r1, r3
 8001288:	4866      	ldr	r0, [pc, #408]	; (8001424 <MX_GPIO_Init+0x2e8>)
 800128a:	f000 fd11 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800128e:	2301      	movs	r3, #1
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129a:	2300      	movs	r3, #0
 800129c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800129e:	2301      	movs	r3, #1
 80012a0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012a6:	4619      	mov	r1, r3
 80012a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ac:	f000 fd00 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80012b0:	230a      	movs	r3, #10
 80012b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80012b4:	230b      	movs	r3, #11
 80012b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c0:	4619      	mov	r1, r3
 80012c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012c6:	f000 fcf3 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012ca:	2301      	movs	r3, #1
 80012cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ce:	2302      	movs	r3, #2
 80012d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d6:	2300      	movs	r3, #0
 80012d8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80012da:	2302      	movs	r3, #2
 80012dc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e2:	4619      	mov	r1, r3
 80012e4:	4850      	ldr	r0, [pc, #320]	; (8001428 <MX_GPIO_Init+0x2ec>)
 80012e6:	f000 fce3 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012ea:	2302      	movs	r3, #2
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80012ee:	230b      	movs	r3, #11
 80012f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fa:	4619      	mov	r1, r3
 80012fc:	484a      	ldr	r0, [pc, #296]	; (8001428 <MX_GPIO_Init+0x2ec>)
 80012fe:	f000 fcd7 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001302:	2344      	movs	r3, #68	; 0x44
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001306:	2303      	movs	r3, #3
 8001308:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	2300      	movs	r3, #0
 800130c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001312:	4619      	mov	r1, r3
 8001314:	4844      	ldr	r0, [pc, #272]	; (8001428 <MX_GPIO_Init+0x2ec>)
 8001316:	f000 fccb 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800131a:	f44f 537e 	mov.w	r3, #16256	; 0x3f80
 800131e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001328:	2300      	movs	r3, #0
 800132a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800132c:	2301      	movs	r3, #1
 800132e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001330:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001334:	4619      	mov	r1, r3
 8001336:	4839      	ldr	r0, [pc, #228]	; (800141c <MX_GPIO_Init+0x2e0>)
 8001338:	f000 fcba 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800133c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001342:	2302      	movs	r3, #2
 8001344:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	2300      	movs	r3, #0
 800134c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 800134e:	2303      	movs	r3, #3
 8001350:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001356:	4619      	mov	r1, r3
 8001358:	4830      	ldr	r0, [pc, #192]	; (800141c <MX_GPIO_Init+0x2e0>)
 800135a:	f000 fca9 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800135e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001362:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001364:	2302      	movs	r3, #2
 8001366:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136c:	2300      	movs	r3, #0
 800136e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001370:	2301      	movs	r3, #1
 8001372:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001374:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001378:	4619      	mov	r1, r3
 800137a:	482b      	ldr	r0, [pc, #172]	; (8001428 <MX_GPIO_Init+0x2ec>)
 800137c:	f000 fc98 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001380:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001384:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001386:	2302      	movs	r3, #2
 8001388:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2300      	movs	r3, #0
 8001390:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001392:	230d      	movs	r3, #13
 8001394:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001396:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800139a:	4619      	mov	r1, r3
 800139c:	4822      	ldr	r0, [pc, #136]	; (8001428 <MX_GPIO_Init+0x2ec>)
 800139e:	f000 fc87 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80013a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a8:	2302      	movs	r3, #2
 80013aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b0:	2300      	movs	r3, #0
 80013b2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80013b4:	230e      	movs	r3, #14
 80013b6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013bc:	4619      	mov	r1, r3
 80013be:	481a      	ldr	r0, [pc, #104]	; (8001428 <MX_GPIO_Init+0x2ec>)
 80013c0:	f000 fc76 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013c4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ca:	2302      	movs	r3, #2
 80013cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d2:	2303      	movs	r3, #3
 80013d4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013d6:	2307      	movs	r3, #7
 80013d8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013de:	4619      	mov	r1, r3
 80013e0:	4812      	ldr	r0, [pc, #72]	; (800142c <MX_GPIO_Init+0x2f0>)
 80013e2:	f000 fc65 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80013e6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ec:	2302      	movs	r3, #2
 80013ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f4:	2300      	movs	r3, #0
 80013f6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80013f8:	2302      	movs	r3, #2
 80013fa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001400:	4619      	mov	r1, r3
 8001402:	480a      	ldr	r0, [pc, #40]	; (800142c <MX_GPIO_Init+0x2f0>)
 8001404:	f000 fc54 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001408:	2340      	movs	r3, #64	; 0x40
 800140a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140c:	2302      	movs	r3, #2
 800140e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001414:	2300      	movs	r3, #0
 8001416:	e00b      	b.n	8001430 <MX_GPIO_Init+0x2f4>
 8001418:	40021000 	.word	0x40021000
 800141c:	48001000 	.word	0x48001000
 8001420:	48001400 	.word	0x48001400
 8001424:	48000800 	.word	0x48000800
 8001428:	48000400 	.word	0x48000400
 800142c:	48000c00 	.word	0x48000c00
 8001430:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001432:	230d      	movs	r3, #13
 8001434:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001436:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800143a:	4619      	mov	r1, r3
 800143c:	4854      	ldr	r0, [pc, #336]	; (8001590 <MX_GPIO_Init+0x454>)
 800143e:	f000 fc37 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001442:	2380      	movs	r3, #128	; 0x80
 8001444:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001446:	2302      	movs	r3, #2
 8001448:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144e:	2300      	movs	r3, #0
 8001450:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001452:	2302      	movs	r3, #2
 8001454:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001456:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800145a:	4619      	mov	r1, r3
 800145c:	484c      	ldr	r0, [pc, #304]	; (8001590 <MX_GPIO_Init+0x454>)
 800145e:	f000 fc27 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001462:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001466:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001468:	2302      	movs	r3, #2
 800146a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001470:	2303      	movs	r3, #3
 8001472:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001474:	230c      	movs	r3, #12
 8001476:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001478:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147c:	4619      	mov	r1, r3
 800147e:	4844      	ldr	r0, [pc, #272]	; (8001590 <MX_GPIO_Init+0x454>)
 8001480:	f000 fc16 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001484:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001488:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148a:	2302      	movs	r3, #2
 800148c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001492:	2303      	movs	r3, #3
 8001494:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001496:	230a      	movs	r3, #10
 8001498:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800149e:	4619      	mov	r1, r3
 80014a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014a4:	f000 fc04 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ae:	2300      	movs	r3, #0
 80014b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ba:	4619      	mov	r1, r3
 80014bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c0:	f000 fbf6 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014c4:	2301      	movs	r3, #1
 80014c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c8:	2302      	movs	r3, #2
 80014ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014cc:	2300      	movs	r3, #0
 80014ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d0:	2303      	movs	r3, #3
 80014d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80014d4:	2309      	movs	r3, #9
 80014d6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014dc:	4619      	mov	r1, r3
 80014de:	482d      	ldr	r0, [pc, #180]	; (8001594 <MX_GPIO_Init+0x458>)
 80014e0:	f000 fbe6 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014e4:	2304      	movs	r3, #4
 80014e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e8:	2302      	movs	r3, #2
 80014ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f0:	2303      	movs	r3, #3
 80014f2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80014f4:	230c      	movs	r3, #12
 80014f6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014fc:	4619      	mov	r1, r3
 80014fe:	4825      	ldr	r0, [pc, #148]	; (8001594 <MX_GPIO_Init+0x458>)
 8001500:	f000 fbd6 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001504:	2378      	movs	r3, #120	; 0x78
 8001506:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001508:	2302      	movs	r3, #2
 800150a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001510:	2303      	movs	r3, #3
 8001512:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001514:	2307      	movs	r3, #7
 8001516:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001518:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800151c:	4619      	mov	r1, r3
 800151e:	481d      	ldr	r0, [pc, #116]	; (8001594 <MX_GPIO_Init+0x458>)
 8001520:	f000 fbc6 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001524:	2338      	movs	r3, #56	; 0x38
 8001526:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001528:	2302      	movs	r3, #2
 800152a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001530:	2303      	movs	r3, #3
 8001532:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001534:	2306      	movs	r3, #6
 8001536:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001538:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153c:	4619      	mov	r1, r3
 800153e:	4816      	ldr	r0, [pc, #88]	; (8001598 <MX_GPIO_Init+0x45c>)
 8001540:	f000 fbb6 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001544:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001548:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800154a:	2312      	movs	r3, #18
 800154c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001552:	2303      	movs	r3, #3
 8001554:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001556:	2304      	movs	r3, #4
 8001558:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800155a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800155e:	4619      	mov	r1, r3
 8001560:	480d      	ldr	r0, [pc, #52]	; (8001598 <MX_GPIO_Init+0x45c>)
 8001562:	f000 fba5 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001566:	2301      	movs	r3, #1
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156a:	2302      	movs	r3, #2
 800156c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156e:	2300      	movs	r3, #0
 8001570:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001572:	2300      	movs	r3, #0
 8001574:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001576:	2302      	movs	r3, #2
 8001578:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800157a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800157e:	4619      	mov	r1, r3
 8001580:	4806      	ldr	r0, [pc, #24]	; (800159c <MX_GPIO_Init+0x460>)
 8001582:	f000 fb95 	bl	8001cb0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001586:	bf00      	nop
 8001588:	3738      	adds	r7, #56	; 0x38
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	48000800 	.word	0x48000800
 8001594:	48000c00 	.word	0x48000c00
 8001598:	48000400 	.word	0x48000400
 800159c:	48001000 	.word	0x48001000

080015a0 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80015a8:	1d39      	adds	r1, r7, #4
 80015aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015ae:	2201      	movs	r2, #1
 80015b0:	4803      	ldr	r0, [pc, #12]	; (80015c0 <__io_putchar+0x20>)
 80015b2:	f002 fd9f 	bl	80040f4 <HAL_UART_Transmit>
  return ch;
 80015b6:	687b      	ldr	r3, [r7, #4]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3708      	adds	r7, #8
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	200001f0 	.word	0x200001f0

080015c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015c8:	b672      	cpsid	i
}
 80015ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015cc:	e7fe      	b.n	80015cc <Error_Handler+0x8>
	...

080015d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d6:	4b0f      	ldr	r3, [pc, #60]	; (8001614 <HAL_MspInit+0x44>)
 80015d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015da:	4a0e      	ldr	r2, [pc, #56]	; (8001614 <HAL_MspInit+0x44>)
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	6613      	str	r3, [r2, #96]	; 0x60
 80015e2:	4b0c      	ldr	r3, [pc, #48]	; (8001614 <HAL_MspInit+0x44>)
 80015e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ee:	4b09      	ldr	r3, [pc, #36]	; (8001614 <HAL_MspInit+0x44>)
 80015f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f2:	4a08      	ldr	r2, [pc, #32]	; (8001614 <HAL_MspInit+0x44>)
 80015f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f8:	6593      	str	r3, [r2, #88]	; 0x58
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <HAL_MspInit+0x44>)
 80015fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	40021000 	.word	0x40021000

08001618 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b0ae      	sub	sp, #184	; 0xb8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001630:	f107 0310 	add.w	r3, r7, #16
 8001634:	2294      	movs	r2, #148	; 0x94
 8001636:	2100      	movs	r1, #0
 8001638:	4618      	mov	r0, r3
 800163a:	f004 f95c 	bl	80058f6 <memset>
  if(huart->Instance==LPUART1)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a22      	ldr	r2, [pc, #136]	; (80016cc <HAL_UART_MspInit+0xb4>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d13d      	bne.n	80016c4 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001648:	2320      	movs	r3, #32
 800164a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800164c:	2300      	movs	r3, #0
 800164e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001650:	f107 0310 	add.w	r3, r7, #16
 8001654:	4618      	mov	r0, r3
 8001656:	f001 fc69 	bl	8002f2c <HAL_RCCEx_PeriphCLKConfig>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001660:	f7ff ffb0 	bl	80015c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001664:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 8001666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001668:	4a19      	ldr	r2, [pc, #100]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 800166a:	f043 0301 	orr.w	r3, r3, #1
 800166e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001670:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 8001672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	60fb      	str	r3, [r7, #12]
 800167a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800167c:	4b14      	ldr	r3, [pc, #80]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 800167e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001680:	4a13      	ldr	r2, [pc, #76]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 8001682:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001686:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001688:	4b11      	ldr	r3, [pc, #68]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 800168a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800168c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001690:	60bb      	str	r3, [r7, #8]
 8001692:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001694:	f000 fd62 	bl	800215c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001698:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800169c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a0:	2302      	movs	r3, #2
 80016a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ac:	2303      	movs	r3, #3
 80016ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80016b2:	2308      	movs	r3, #8
 80016b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80016b8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016bc:	4619      	mov	r1, r3
 80016be:	4805      	ldr	r0, [pc, #20]	; (80016d4 <HAL_UART_MspInit+0xbc>)
 80016c0:	f000 faf6 	bl	8001cb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80016c4:	bf00      	nop
 80016c6:	37b8      	adds	r7, #184	; 0xb8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40008000 	.word	0x40008000
 80016d0:	40021000 	.word	0x40021000
 80016d4:	48001800 	.word	0x48001800

080016d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	; 0x28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
 80016ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a17      	ldr	r2, [pc, #92]	; (8001754 <HAL_SPI_MspInit+0x7c>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d128      	bne.n	800174c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016fa:	4b17      	ldr	r3, [pc, #92]	; (8001758 <HAL_SPI_MspInit+0x80>)
 80016fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016fe:	4a16      	ldr	r2, [pc, #88]	; (8001758 <HAL_SPI_MspInit+0x80>)
 8001700:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001704:	6613      	str	r3, [r2, #96]	; 0x60
 8001706:	4b14      	ldr	r3, [pc, #80]	; (8001758 <HAL_SPI_MspInit+0x80>)
 8001708:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800170a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800170e:	613b      	str	r3, [r7, #16]
 8001710:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001712:	4b11      	ldr	r3, [pc, #68]	; (8001758 <HAL_SPI_MspInit+0x80>)
 8001714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001716:	4a10      	ldr	r2, [pc, #64]	; (8001758 <HAL_SPI_MspInit+0x80>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800171e:	4b0e      	ldr	r3, [pc, #56]	; (8001758 <HAL_SPI_MspInit+0x80>)
 8001720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800172a:	23f0      	movs	r3, #240	; 0xf0
 800172c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172e:	2302      	movs	r3, #2
 8001730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001736:	2303      	movs	r3, #3
 8001738:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800173a:	2305      	movs	r3, #5
 800173c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800173e:	f107 0314 	add.w	r3, r7, #20
 8001742:	4619      	mov	r1, r3
 8001744:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001748:	f000 fab2 	bl	8001cb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800174c:	bf00      	nop
 800174e:	3728      	adds	r7, #40	; 0x28
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	40013000 	.word	0x40013000
 8001758:	40021000 	.word	0x40021000

0800175c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001760:	e7fe      	b.n	8001760 <NMI_Handler+0x4>

08001762 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001766:	e7fe      	b.n	8001766 <HardFault_Handler+0x4>

08001768 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800176c:	e7fe      	b.n	800176c <MemManage_Handler+0x4>

0800176e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800176e:	b480      	push	{r7}
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001772:	e7fe      	b.n	8001772 <BusFault_Handler+0x4>

08001774 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001778:	e7fe      	b.n	8001778 <UsageFault_Handler+0x4>

0800177a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800177a:	b480      	push	{r7}
 800177c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001796:	b480      	push	{r7}
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017a8:	f000 f958 	bl	8001a5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return 1;
 80017b4:	2301      	movs	r3, #1
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <_kill>:

int _kill(int pid, int sig)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017ca:	f004 f8e7 	bl	800599c <__errno>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2216      	movs	r2, #22
 80017d2:	601a      	str	r2, [r3, #0]
  return -1;
 80017d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <_exit>:

void _exit (int status)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017e8:	f04f 31ff 	mov.w	r1, #4294967295
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f7ff ffe7 	bl	80017c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017f2:	e7fe      	b.n	80017f2 <_exit+0x12>

080017f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	e00a      	b.n	800181c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001806:	f3af 8000 	nop.w
 800180a:	4601      	mov	r1, r0
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	1c5a      	adds	r2, r3, #1
 8001810:	60ba      	str	r2, [r7, #8]
 8001812:	b2ca      	uxtb	r2, r1
 8001814:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	3301      	adds	r3, #1
 800181a:	617b      	str	r3, [r7, #20]
 800181c:	697a      	ldr	r2, [r7, #20]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	429a      	cmp	r2, r3
 8001822:	dbf0      	blt.n	8001806 <_read+0x12>
  }

  return len;
 8001824:	687b      	ldr	r3, [r7, #4]
}
 8001826:	4618      	mov	r0, r3
 8001828:	3718      	adds	r7, #24
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b086      	sub	sp, #24
 8001832:	af00      	add	r7, sp, #0
 8001834:	60f8      	str	r0, [r7, #12]
 8001836:	60b9      	str	r1, [r7, #8]
 8001838:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183a:	2300      	movs	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
 800183e:	e009      	b.n	8001854 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	1c5a      	adds	r2, r3, #1
 8001844:	60ba      	str	r2, [r7, #8]
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fea9 	bl	80015a0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	3301      	adds	r3, #1
 8001852:	617b      	str	r3, [r7, #20]
 8001854:	697a      	ldr	r2, [r7, #20]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	429a      	cmp	r2, r3
 800185a:	dbf1      	blt.n	8001840 <_write+0x12>
  }
  return len;
 800185c:	687b      	ldr	r3, [r7, #4]
}
 800185e:	4618      	mov	r0, r3
 8001860:	3718      	adds	r7, #24
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <_close>:

int _close(int file)
{
 8001866:	b480      	push	{r7}
 8001868:	b083      	sub	sp, #12
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800186e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001872:	4618      	mov	r0, r3
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr

0800187e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800187e:	b480      	push	{r7}
 8001880:	b083      	sub	sp, #12
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
 8001886:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800188e:	605a      	str	r2, [r3, #4]
  return 0;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <_isatty>:

int _isatty(int file)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018a6:	2301      	movs	r3, #1
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3714      	adds	r7, #20
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
	...

080018d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018d8:	4a14      	ldr	r2, [pc, #80]	; (800192c <_sbrk+0x5c>)
 80018da:	4b15      	ldr	r3, [pc, #84]	; (8001930 <_sbrk+0x60>)
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018e4:	4b13      	ldr	r3, [pc, #76]	; (8001934 <_sbrk+0x64>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d102      	bne.n	80018f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018ec:	4b11      	ldr	r3, [pc, #68]	; (8001934 <_sbrk+0x64>)
 80018ee:	4a12      	ldr	r2, [pc, #72]	; (8001938 <_sbrk+0x68>)
 80018f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018f2:	4b10      	ldr	r3, [pc, #64]	; (8001934 <_sbrk+0x64>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4413      	add	r3, r2
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d207      	bcs.n	8001910 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001900:	f004 f84c 	bl	800599c <__errno>
 8001904:	4603      	mov	r3, r0
 8001906:	220c      	movs	r2, #12
 8001908:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800190a:	f04f 33ff 	mov.w	r3, #4294967295
 800190e:	e009      	b.n	8001924 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001910:	4b08      	ldr	r3, [pc, #32]	; (8001934 <_sbrk+0x64>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001916:	4b07      	ldr	r3, [pc, #28]	; (8001934 <_sbrk+0x64>)
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4413      	add	r3, r2
 800191e:	4a05      	ldr	r2, [pc, #20]	; (8001934 <_sbrk+0x64>)
 8001920:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001922:	68fb      	ldr	r3, [r7, #12]
}
 8001924:	4618      	mov	r0, r3
 8001926:	3718      	adds	r7, #24
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	200a0000 	.word	0x200a0000
 8001930:	00000400 	.word	0x00000400
 8001934:	200002e8 	.word	0x200002e8
 8001938:	20000440 	.word	0x20000440

0800193c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001940:	4b06      	ldr	r3, [pc, #24]	; (800195c <SystemInit+0x20>)
 8001942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001946:	4a05      	ldr	r2, [pc, #20]	; (800195c <SystemInit+0x20>)
 8001948:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800194c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001960:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001998 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001964:	f7ff ffea 	bl	800193c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001968:	480c      	ldr	r0, [pc, #48]	; (800199c <LoopForever+0x6>)
  ldr r1, =_edata
 800196a:	490d      	ldr	r1, [pc, #52]	; (80019a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800196c:	4a0d      	ldr	r2, [pc, #52]	; (80019a4 <LoopForever+0xe>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001970:	e002      	b.n	8001978 <LoopCopyDataInit>

08001972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001976:	3304      	adds	r3, #4

08001978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800197c:	d3f9      	bcc.n	8001972 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800197e:	4a0a      	ldr	r2, [pc, #40]	; (80019a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001980:	4c0a      	ldr	r4, [pc, #40]	; (80019ac <LoopForever+0x16>)
  movs r3, #0
 8001982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001984:	e001      	b.n	800198a <LoopFillZerobss>

08001986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001988:	3204      	adds	r2, #4

0800198a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800198c:	d3fb      	bcc.n	8001986 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800198e:	f004 f80b 	bl	80059a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001992:	f7ff fa9f 	bl	8000ed4 <main>

08001996 <LoopForever>:

LoopForever:
    b LoopForever
 8001996:	e7fe      	b.n	8001996 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001998:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800199c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019a4:	08007bb4 	.word	0x08007bb4
  ldr r2, =_sbss
 80019a8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019ac:	2000043c 	.word	0x2000043c

080019b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019b0:	e7fe      	b.n	80019b0 <ADC1_IRQHandler>

080019b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019b8:	2300      	movs	r3, #0
 80019ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019bc:	2003      	movs	r0, #3
 80019be:	f000 f943 	bl	8001c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019c2:	2000      	movs	r0, #0
 80019c4:	f000 f80e 	bl	80019e4 <HAL_InitTick>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d002      	beq.n	80019d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	71fb      	strb	r3, [r7, #7]
 80019d2:	e001      	b.n	80019d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019d4:	f7ff fdfc 	bl	80015d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019d8:	79fb      	ldrb	r3, [r7, #7]
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
	...

080019e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019ec:	2300      	movs	r3, #0
 80019ee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80019f0:	4b17      	ldr	r3, [pc, #92]	; (8001a50 <HAL_InitTick+0x6c>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d023      	beq.n	8001a40 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80019f8:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <HAL_InitTick+0x70>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	4b14      	ldr	r3, [pc, #80]	; (8001a50 <HAL_InitTick+0x6c>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	4619      	mov	r1, r3
 8001a02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 f941 	bl	8001c96 <HAL_SYSTICK_Config>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d10f      	bne.n	8001a3a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b0f      	cmp	r3, #15
 8001a1e:	d809      	bhi.n	8001a34 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a20:	2200      	movs	r2, #0
 8001a22:	6879      	ldr	r1, [r7, #4]
 8001a24:	f04f 30ff 	mov.w	r0, #4294967295
 8001a28:	f000 f919 	bl	8001c5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a2c:	4a0a      	ldr	r2, [pc, #40]	; (8001a58 <HAL_InitTick+0x74>)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6013      	str	r3, [r2, #0]
 8001a32:	e007      	b.n	8001a44 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	73fb      	strb	r3, [r7, #15]
 8001a38:	e004      	b.n	8001a44 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	73fb      	strb	r3, [r7, #15]
 8001a3e:	e001      	b.n	8001a44 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000008 	.word	0x20000008
 8001a54:	20000000 	.word	0x20000000
 8001a58:	20000004 	.word	0x20000004

08001a5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a60:	4b06      	ldr	r3, [pc, #24]	; (8001a7c <HAL_IncTick+0x20>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	461a      	mov	r2, r3
 8001a66:	4b06      	ldr	r3, [pc, #24]	; (8001a80 <HAL_IncTick+0x24>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	4a04      	ldr	r2, [pc, #16]	; (8001a80 <HAL_IncTick+0x24>)
 8001a6e:	6013      	str	r3, [r2, #0]
}
 8001a70:	bf00      	nop
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	20000008 	.word	0x20000008
 8001a80:	200002ec 	.word	0x200002ec

08001a84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  return uwTick;
 8001a88:	4b03      	ldr	r3, [pc, #12]	; (8001a98 <HAL_GetTick+0x14>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	200002ec 	.word	0x200002ec

08001a9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aa4:	f7ff ffee 	bl	8001a84 <HAL_GetTick>
 8001aa8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab4:	d005      	beq.n	8001ac2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ab6:	4b0a      	ldr	r3, [pc, #40]	; (8001ae0 <HAL_Delay+0x44>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	461a      	mov	r2, r3
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4413      	add	r3, r2
 8001ac0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ac2:	bf00      	nop
 8001ac4:	f7ff ffde 	bl	8001a84 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	68fa      	ldr	r2, [r7, #12]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d8f7      	bhi.n	8001ac4 <HAL_Delay+0x28>
  {
  }
}
 8001ad4:	bf00      	nop
 8001ad6:	bf00      	nop
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000008 	.word	0x20000008

08001ae4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <__NVIC_SetPriorityGrouping+0x44>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001afa:	68ba      	ldr	r2, [r7, #8]
 8001afc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b00:	4013      	ands	r3, r2
 8001b02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b16:	4a04      	ldr	r2, [pc, #16]	; (8001b28 <__NVIC_SetPriorityGrouping+0x44>)
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	60d3      	str	r3, [r2, #12]
}
 8001b1c:	bf00      	nop
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b30:	4b04      	ldr	r3, [pc, #16]	; (8001b44 <__NVIC_GetPriorityGrouping+0x18>)
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	0a1b      	lsrs	r3, r3, #8
 8001b36:	f003 0307 	and.w	r3, r3, #7
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	e000ed00 	.word	0xe000ed00

08001b48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	6039      	str	r1, [r7, #0]
 8001b52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	db0a      	blt.n	8001b72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	b2da      	uxtb	r2, r3
 8001b60:	490c      	ldr	r1, [pc, #48]	; (8001b94 <__NVIC_SetPriority+0x4c>)
 8001b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b66:	0112      	lsls	r2, r2, #4
 8001b68:	b2d2      	uxtb	r2, r2
 8001b6a:	440b      	add	r3, r1
 8001b6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b70:	e00a      	b.n	8001b88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	b2da      	uxtb	r2, r3
 8001b76:	4908      	ldr	r1, [pc, #32]	; (8001b98 <__NVIC_SetPriority+0x50>)
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	f003 030f 	and.w	r3, r3, #15
 8001b7e:	3b04      	subs	r3, #4
 8001b80:	0112      	lsls	r2, r2, #4
 8001b82:	b2d2      	uxtb	r2, r2
 8001b84:	440b      	add	r3, r1
 8001b86:	761a      	strb	r2, [r3, #24]
}
 8001b88:	bf00      	nop
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	e000e100 	.word	0xe000e100
 8001b98:	e000ed00 	.word	0xe000ed00

08001b9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b089      	sub	sp, #36	; 0x24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	60f8      	str	r0, [r7, #12]
 8001ba4:	60b9      	str	r1, [r7, #8]
 8001ba6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f003 0307 	and.w	r3, r3, #7
 8001bae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	f1c3 0307 	rsb	r3, r3, #7
 8001bb6:	2b04      	cmp	r3, #4
 8001bb8:	bf28      	it	cs
 8001bba:	2304      	movcs	r3, #4
 8001bbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	3304      	adds	r3, #4
 8001bc2:	2b06      	cmp	r3, #6
 8001bc4:	d902      	bls.n	8001bcc <NVIC_EncodePriority+0x30>
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	3b03      	subs	r3, #3
 8001bca:	e000      	b.n	8001bce <NVIC_EncodePriority+0x32>
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8001bd4:	69bb      	ldr	r3, [r7, #24]
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	43da      	mvns	r2, r3
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	401a      	ands	r2, r3
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001be4:	f04f 31ff 	mov.w	r1, #4294967295
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	fa01 f303 	lsl.w	r3, r1, r3
 8001bee:	43d9      	mvns	r1, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf4:	4313      	orrs	r3, r2
         );
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3724      	adds	r7, #36	; 0x24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
	...

08001c04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c14:	d301      	bcc.n	8001c1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c16:	2301      	movs	r3, #1
 8001c18:	e00f      	b.n	8001c3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	; (8001c44 <SysTick_Config+0x40>)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c22:	210f      	movs	r1, #15
 8001c24:	f04f 30ff 	mov.w	r0, #4294967295
 8001c28:	f7ff ff8e 	bl	8001b48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c2c:	4b05      	ldr	r3, [pc, #20]	; (8001c44 <SysTick_Config+0x40>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c32:	4b04      	ldr	r3, [pc, #16]	; (8001c44 <SysTick_Config+0x40>)
 8001c34:	2207      	movs	r2, #7
 8001c36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	e000e010 	.word	0xe000e010

08001c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff ff47 	bl	8001ae4 <__NVIC_SetPriorityGrouping>
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b086      	sub	sp, #24
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	607a      	str	r2, [r7, #4]
 8001c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c70:	f7ff ff5c 	bl	8001b2c <__NVIC_GetPriorityGrouping>
 8001c74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	68b9      	ldr	r1, [r7, #8]
 8001c7a:	6978      	ldr	r0, [r7, #20]
 8001c7c:	f7ff ff8e 	bl	8001b9c <NVIC_EncodePriority>
 8001c80:	4602      	mov	r2, r0
 8001c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c86:	4611      	mov	r1, r2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff5d 	bl	8001b48 <__NVIC_SetPriority>
}
 8001c8e:	bf00      	nop
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ffb0 	bl	8001c04 <SysTick_Config>
 8001ca4:	4603      	mov	r3, r0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b087      	sub	sp, #28
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cbe:	e166      	b.n	8001f8e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	2101      	movs	r1, #1
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ccc:	4013      	ands	r3, r2
 8001cce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	f000 8158 	beq.w	8001f88 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 0303 	and.w	r3, r3, #3
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d005      	beq.n	8001cf0 <HAL_GPIO_Init+0x40>
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f003 0303 	and.w	r3, r3, #3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d130      	bne.n	8001d52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	2203      	movs	r2, #3
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	43db      	mvns	r3, r3
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	4013      	ands	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	68da      	ldr	r2, [r3, #12]
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d26:	2201      	movs	r2, #1
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	4013      	ands	r3, r2
 8001d34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	091b      	lsrs	r3, r3, #4
 8001d3c:	f003 0201 	and.w	r2, r3, #1
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f003 0303 	and.w	r3, r3, #3
 8001d5a:	2b03      	cmp	r3, #3
 8001d5c:	d017      	beq.n	8001d8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	2203      	movs	r2, #3
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	4013      	ands	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	689a      	ldr	r2, [r3, #8]
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d82:	693a      	ldr	r2, [r7, #16]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f003 0303 	and.w	r3, r3, #3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d123      	bne.n	8001de2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	08da      	lsrs	r2, r3, #3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	3208      	adds	r2, #8
 8001da2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001da6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	f003 0307 	and.w	r3, r3, #7
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	220f      	movs	r2, #15
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	43db      	mvns	r3, r3
 8001db8:	693a      	ldr	r2, [r7, #16]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	691a      	ldr	r2, [r3, #16]
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	f003 0307 	and.w	r3, r3, #7
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	08da      	lsrs	r2, r3, #3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3208      	adds	r2, #8
 8001ddc:	6939      	ldr	r1, [r7, #16]
 8001dde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	2203      	movs	r2, #3
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43db      	mvns	r3, r3
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	4013      	ands	r3, r2
 8001df8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f003 0203 	and.w	r2, r3, #3
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 80b2 	beq.w	8001f88 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e24:	4b61      	ldr	r3, [pc, #388]	; (8001fac <HAL_GPIO_Init+0x2fc>)
 8001e26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e28:	4a60      	ldr	r2, [pc, #384]	; (8001fac <HAL_GPIO_Init+0x2fc>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	6613      	str	r3, [r2, #96]	; 0x60
 8001e30:	4b5e      	ldr	r3, [pc, #376]	; (8001fac <HAL_GPIO_Init+0x2fc>)
 8001e32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	60bb      	str	r3, [r7, #8]
 8001e3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e3c:	4a5c      	ldr	r2, [pc, #368]	; (8001fb0 <HAL_GPIO_Init+0x300>)
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	089b      	lsrs	r3, r3, #2
 8001e42:	3302      	adds	r3, #2
 8001e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	f003 0303 	and.w	r3, r3, #3
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	220f      	movs	r2, #15
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e66:	d02b      	beq.n	8001ec0 <HAL_GPIO_Init+0x210>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a52      	ldr	r2, [pc, #328]	; (8001fb4 <HAL_GPIO_Init+0x304>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d025      	beq.n	8001ebc <HAL_GPIO_Init+0x20c>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a51      	ldr	r2, [pc, #324]	; (8001fb8 <HAL_GPIO_Init+0x308>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d01f      	beq.n	8001eb8 <HAL_GPIO_Init+0x208>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a50      	ldr	r2, [pc, #320]	; (8001fbc <HAL_GPIO_Init+0x30c>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d019      	beq.n	8001eb4 <HAL_GPIO_Init+0x204>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a4f      	ldr	r2, [pc, #316]	; (8001fc0 <HAL_GPIO_Init+0x310>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d013      	beq.n	8001eb0 <HAL_GPIO_Init+0x200>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4a4e      	ldr	r2, [pc, #312]	; (8001fc4 <HAL_GPIO_Init+0x314>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d00d      	beq.n	8001eac <HAL_GPIO_Init+0x1fc>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a4d      	ldr	r2, [pc, #308]	; (8001fc8 <HAL_GPIO_Init+0x318>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d007      	beq.n	8001ea8 <HAL_GPIO_Init+0x1f8>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a4c      	ldr	r2, [pc, #304]	; (8001fcc <HAL_GPIO_Init+0x31c>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d101      	bne.n	8001ea4 <HAL_GPIO_Init+0x1f4>
 8001ea0:	2307      	movs	r3, #7
 8001ea2:	e00e      	b.n	8001ec2 <HAL_GPIO_Init+0x212>
 8001ea4:	2308      	movs	r3, #8
 8001ea6:	e00c      	b.n	8001ec2 <HAL_GPIO_Init+0x212>
 8001ea8:	2306      	movs	r3, #6
 8001eaa:	e00a      	b.n	8001ec2 <HAL_GPIO_Init+0x212>
 8001eac:	2305      	movs	r3, #5
 8001eae:	e008      	b.n	8001ec2 <HAL_GPIO_Init+0x212>
 8001eb0:	2304      	movs	r3, #4
 8001eb2:	e006      	b.n	8001ec2 <HAL_GPIO_Init+0x212>
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e004      	b.n	8001ec2 <HAL_GPIO_Init+0x212>
 8001eb8:	2302      	movs	r3, #2
 8001eba:	e002      	b.n	8001ec2 <HAL_GPIO_Init+0x212>
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e000      	b.n	8001ec2 <HAL_GPIO_Init+0x212>
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	f002 0203 	and.w	r2, r2, #3
 8001ec8:	0092      	lsls	r2, r2, #2
 8001eca:	4093      	lsls	r3, r2
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ed2:	4937      	ldr	r1, [pc, #220]	; (8001fb0 <HAL_GPIO_Init+0x300>)
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	089b      	lsrs	r3, r3, #2
 8001ed8:	3302      	adds	r3, #2
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ee0:	4b3b      	ldr	r3, [pc, #236]	; (8001fd0 <HAL_GPIO_Init+0x320>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	4013      	ands	r3, r2
 8001eee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d003      	beq.n	8001f04 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f04:	4a32      	ldr	r2, [pc, #200]	; (8001fd0 <HAL_GPIO_Init+0x320>)
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f0a:	4b31      	ldr	r3, [pc, #196]	; (8001fd0 <HAL_GPIO_Init+0x320>)
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	43db      	mvns	r3, r3
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	4013      	ands	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d003      	beq.n	8001f2e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f2e:	4a28      	ldr	r2, [pc, #160]	; (8001fd0 <HAL_GPIO_Init+0x320>)
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f34:	4b26      	ldr	r3, [pc, #152]	; (8001fd0 <HAL_GPIO_Init+0x320>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	4013      	ands	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f58:	4a1d      	ldr	r2, [pc, #116]	; (8001fd0 <HAL_GPIO_Init+0x320>)
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f5e:	4b1c      	ldr	r3, [pc, #112]	; (8001fd0 <HAL_GPIO_Init+0x320>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	43db      	mvns	r3, r3
 8001f68:	693a      	ldr	r2, [r7, #16]
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d003      	beq.n	8001f82 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f82:	4a13      	ldr	r2, [pc, #76]	; (8001fd0 <HAL_GPIO_Init+0x320>)
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	fa22 f303 	lsr.w	r3, r2, r3
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	f47f ae91 	bne.w	8001cc0 <HAL_GPIO_Init+0x10>
  }
}
 8001f9e:	bf00      	nop
 8001fa0:	bf00      	nop
 8001fa2:	371c      	adds	r7, #28
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	40010000 	.word	0x40010000
 8001fb4:	48000400 	.word	0x48000400
 8001fb8:	48000800 	.word	0x48000800
 8001fbc:	48000c00 	.word	0x48000c00
 8001fc0:	48001000 	.word	0x48001000
 8001fc4:	48001400 	.word	0x48001400
 8001fc8:	48001800 	.word	0x48001800
 8001fcc:	48001c00 	.word	0x48001c00
 8001fd0:	40010400 	.word	0x40010400

08001fd4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001fd8:	4b0d      	ldr	r3, [pc, #52]	; (8002010 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001fe0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fe4:	d102      	bne.n	8001fec <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001fe6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fea:	e00b      	b.n	8002004 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001fec:	4b08      	ldr	r3, [pc, #32]	; (8002010 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001fee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ff6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ffa:	d102      	bne.n	8002002 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001ffc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002000:	e000      	b.n	8002004 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002002:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002004:	4618      	mov	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	40007000 	.word	0x40007000

08002014 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d141      	bne.n	80020a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002022:	4b4b      	ldr	r3, [pc, #300]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800202a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800202e:	d131      	bne.n	8002094 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002030:	4b47      	ldr	r3, [pc, #284]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002032:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002036:	4a46      	ldr	r2, [pc, #280]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002038:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800203c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002040:	4b43      	ldr	r3, [pc, #268]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002048:	4a41      	ldr	r2, [pc, #260]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800204a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800204e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002050:	4b40      	ldr	r3, [pc, #256]	; (8002154 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2232      	movs	r2, #50	; 0x32
 8002056:	fb02 f303 	mul.w	r3, r2, r3
 800205a:	4a3f      	ldr	r2, [pc, #252]	; (8002158 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800205c:	fba2 2303 	umull	r2, r3, r2, r3
 8002060:	0c9b      	lsrs	r3, r3, #18
 8002062:	3301      	adds	r3, #1
 8002064:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002066:	e002      	b.n	800206e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	3b01      	subs	r3, #1
 800206c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800206e:	4b38      	ldr	r3, [pc, #224]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002076:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800207a:	d102      	bne.n	8002082 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1f2      	bne.n	8002068 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002082:	4b33      	ldr	r3, [pc, #204]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002084:	695b      	ldr	r3, [r3, #20]
 8002086:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800208a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800208e:	d158      	bne.n	8002142 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e057      	b.n	8002144 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002094:	4b2e      	ldr	r3, [pc, #184]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002096:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800209a:	4a2d      	ldr	r2, [pc, #180]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800209c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80020a4:	e04d      	b.n	8002142 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020ac:	d141      	bne.n	8002132 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80020ae:	4b28      	ldr	r3, [pc, #160]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020ba:	d131      	bne.n	8002120 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020bc:	4b24      	ldr	r3, [pc, #144]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80020c2:	4a23      	ldr	r2, [pc, #140]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020cc:	4b20      	ldr	r3, [pc, #128]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020d4:	4a1e      	ldr	r2, [pc, #120]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80020dc:	4b1d      	ldr	r3, [pc, #116]	; (8002154 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2232      	movs	r2, #50	; 0x32
 80020e2:	fb02 f303 	mul.w	r3, r2, r3
 80020e6:	4a1c      	ldr	r2, [pc, #112]	; (8002158 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80020e8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ec:	0c9b      	lsrs	r3, r3, #18
 80020ee:	3301      	adds	r3, #1
 80020f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020f2:	e002      	b.n	80020fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020fa:	4b15      	ldr	r3, [pc, #84]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020fc:	695b      	ldr	r3, [r3, #20]
 80020fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002102:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002106:	d102      	bne.n	800210e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d1f2      	bne.n	80020f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800210e:	4b10      	ldr	r3, [pc, #64]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002110:	695b      	ldr	r3, [r3, #20]
 8002112:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002116:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800211a:	d112      	bne.n	8002142 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e011      	b.n	8002144 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002120:	4b0b      	ldr	r3, [pc, #44]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002122:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002126:	4a0a      	ldr	r2, [pc, #40]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800212c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002130:	e007      	b.n	8002142 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002132:	4b07      	ldr	r3, [pc, #28]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800213a:	4a05      	ldr	r2, [pc, #20]	; (8002150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800213c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002140:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3714      	adds	r7, #20
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	40007000 	.word	0x40007000
 8002154:	20000000 	.word	0x20000000
 8002158:	431bde83 	.word	0x431bde83

0800215c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002160:	4b05      	ldr	r3, [pc, #20]	; (8002178 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	4a04      	ldr	r2, [pc, #16]	; (8002178 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002166:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800216a:	6053      	str	r3, [r2, #4]
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	40007000 	.word	0x40007000

0800217c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b088      	sub	sp, #32
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d102      	bne.n	8002190 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	f000 bc08 	b.w	80029a0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002190:	4b96      	ldr	r3, [pc, #600]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f003 030c 	and.w	r3, r3, #12
 8002198:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800219a:	4b94      	ldr	r3, [pc, #592]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	f003 0303 	and.w	r3, r3, #3
 80021a2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0310 	and.w	r3, r3, #16
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f000 80e4 	beq.w	800237a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d007      	beq.n	80021c8 <HAL_RCC_OscConfig+0x4c>
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	2b0c      	cmp	r3, #12
 80021bc:	f040 808b 	bne.w	80022d6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	f040 8087 	bne.w	80022d6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021c8:	4b88      	ldr	r3, [pc, #544]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d005      	beq.n	80021e0 <HAL_RCC_OscConfig+0x64>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e3df      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a1a      	ldr	r2, [r3, #32]
 80021e4:	4b81      	ldr	r3, [pc, #516]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0308 	and.w	r3, r3, #8
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d004      	beq.n	80021fa <HAL_RCC_OscConfig+0x7e>
 80021f0:	4b7e      	ldr	r3, [pc, #504]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021f8:	e005      	b.n	8002206 <HAL_RCC_OscConfig+0x8a>
 80021fa:	4b7c      	ldr	r3, [pc, #496]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80021fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002200:	091b      	lsrs	r3, r3, #4
 8002202:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002206:	4293      	cmp	r3, r2
 8002208:	d223      	bcs.n	8002252 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a1b      	ldr	r3, [r3, #32]
 800220e:	4618      	mov	r0, r3
 8002210:	f000 fdcc 	bl	8002dac <RCC_SetFlashLatencyFromMSIRange>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e3c0      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800221e:	4b73      	ldr	r3, [pc, #460]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a72      	ldr	r2, [pc, #456]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002224:	f043 0308 	orr.w	r3, r3, #8
 8002228:	6013      	str	r3, [r2, #0]
 800222a:	4b70      	ldr	r3, [pc, #448]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a1b      	ldr	r3, [r3, #32]
 8002236:	496d      	ldr	r1, [pc, #436]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002238:	4313      	orrs	r3, r2
 800223a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800223c:	4b6b      	ldr	r3, [pc, #428]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	69db      	ldr	r3, [r3, #28]
 8002248:	021b      	lsls	r3, r3, #8
 800224a:	4968      	ldr	r1, [pc, #416]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 800224c:	4313      	orrs	r3, r2
 800224e:	604b      	str	r3, [r1, #4]
 8002250:	e025      	b.n	800229e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002252:	4b66      	ldr	r3, [pc, #408]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a65      	ldr	r2, [pc, #404]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002258:	f043 0308 	orr.w	r3, r3, #8
 800225c:	6013      	str	r3, [r2, #0]
 800225e:	4b63      	ldr	r3, [pc, #396]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a1b      	ldr	r3, [r3, #32]
 800226a:	4960      	ldr	r1, [pc, #384]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 800226c:	4313      	orrs	r3, r2
 800226e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002270:	4b5e      	ldr	r3, [pc, #376]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	69db      	ldr	r3, [r3, #28]
 800227c:	021b      	lsls	r3, r3, #8
 800227e:	495b      	ldr	r1, [pc, #364]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002280:	4313      	orrs	r3, r2
 8002282:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d109      	bne.n	800229e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a1b      	ldr	r3, [r3, #32]
 800228e:	4618      	mov	r0, r3
 8002290:	f000 fd8c 	bl	8002dac <RCC_SetFlashLatencyFromMSIRange>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e380      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800229e:	f000 fcc1 	bl	8002c24 <HAL_RCC_GetSysClockFreq>
 80022a2:	4602      	mov	r2, r0
 80022a4:	4b51      	ldr	r3, [pc, #324]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	091b      	lsrs	r3, r3, #4
 80022aa:	f003 030f 	and.w	r3, r3, #15
 80022ae:	4950      	ldr	r1, [pc, #320]	; (80023f0 <HAL_RCC_OscConfig+0x274>)
 80022b0:	5ccb      	ldrb	r3, [r1, r3]
 80022b2:	f003 031f 	and.w	r3, r3, #31
 80022b6:	fa22 f303 	lsr.w	r3, r2, r3
 80022ba:	4a4e      	ldr	r2, [pc, #312]	; (80023f4 <HAL_RCC_OscConfig+0x278>)
 80022bc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80022be:	4b4e      	ldr	r3, [pc, #312]	; (80023f8 <HAL_RCC_OscConfig+0x27c>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff fb8e 	bl	80019e4 <HAL_InitTick>
 80022c8:	4603      	mov	r3, r0
 80022ca:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d052      	beq.n	8002378 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80022d2:	7bfb      	ldrb	r3, [r7, #15]
 80022d4:	e364      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d032      	beq.n	8002344 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80022de:	4b43      	ldr	r3, [pc, #268]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a42      	ldr	r2, [pc, #264]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022ea:	f7ff fbcb 	bl	8001a84 <HAL_GetTick>
 80022ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022f2:	f7ff fbc7 	bl	8001a84 <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e34d      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002304:	4b39      	ldr	r3, [pc, #228]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0f0      	beq.n	80022f2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002310:	4b36      	ldr	r3, [pc, #216]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a35      	ldr	r2, [pc, #212]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002316:	f043 0308 	orr.w	r3, r3, #8
 800231a:	6013      	str	r3, [r2, #0]
 800231c:	4b33      	ldr	r3, [pc, #204]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	4930      	ldr	r1, [pc, #192]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 800232a:	4313      	orrs	r3, r2
 800232c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800232e:	4b2f      	ldr	r3, [pc, #188]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	021b      	lsls	r3, r3, #8
 800233c:	492b      	ldr	r1, [pc, #172]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 800233e:	4313      	orrs	r3, r2
 8002340:	604b      	str	r3, [r1, #4]
 8002342:	e01a      	b.n	800237a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002344:	4b29      	ldr	r3, [pc, #164]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a28      	ldr	r2, [pc, #160]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 800234a:	f023 0301 	bic.w	r3, r3, #1
 800234e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002350:	f7ff fb98 	bl	8001a84 <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002358:	f7ff fb94 	bl	8001a84 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e31a      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800236a:	4b20      	ldr	r3, [pc, #128]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1f0      	bne.n	8002358 <HAL_RCC_OscConfig+0x1dc>
 8002376:	e000      	b.n	800237a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002378:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	2b00      	cmp	r3, #0
 8002384:	d073      	beq.n	800246e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	2b08      	cmp	r3, #8
 800238a:	d005      	beq.n	8002398 <HAL_RCC_OscConfig+0x21c>
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	2b0c      	cmp	r3, #12
 8002390:	d10e      	bne.n	80023b0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	2b03      	cmp	r3, #3
 8002396:	d10b      	bne.n	80023b0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002398:	4b14      	ldr	r3, [pc, #80]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d063      	beq.n	800246c <HAL_RCC_OscConfig+0x2f0>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d15f      	bne.n	800246c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e2f7      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023b8:	d106      	bne.n	80023c8 <HAL_RCC_OscConfig+0x24c>
 80023ba:	4b0c      	ldr	r3, [pc, #48]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a0b      	ldr	r2, [pc, #44]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80023c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023c4:	6013      	str	r3, [r2, #0]
 80023c6:	e025      	b.n	8002414 <HAL_RCC_OscConfig+0x298>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023d0:	d114      	bne.n	80023fc <HAL_RCC_OscConfig+0x280>
 80023d2:	4b06      	ldr	r3, [pc, #24]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a05      	ldr	r2, [pc, #20]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80023d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023dc:	6013      	str	r3, [r2, #0]
 80023de:	4b03      	ldr	r3, [pc, #12]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a02      	ldr	r2, [pc, #8]	; (80023ec <HAL_RCC_OscConfig+0x270>)
 80023e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023e8:	6013      	str	r3, [r2, #0]
 80023ea:	e013      	b.n	8002414 <HAL_RCC_OscConfig+0x298>
 80023ec:	40021000 	.word	0x40021000
 80023f0:	080077c4 	.word	0x080077c4
 80023f4:	20000000 	.word	0x20000000
 80023f8:	20000004 	.word	0x20000004
 80023fc:	4ba0      	ldr	r3, [pc, #640]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a9f      	ldr	r2, [pc, #636]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002402:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002406:	6013      	str	r3, [r2, #0]
 8002408:	4b9d      	ldr	r3, [pc, #628]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a9c      	ldr	r2, [pc, #624]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 800240e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002412:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d013      	beq.n	8002444 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241c:	f7ff fb32 	bl	8001a84 <HAL_GetTick>
 8002420:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002422:	e008      	b.n	8002436 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002424:	f7ff fb2e 	bl	8001a84 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b64      	cmp	r3, #100	; 0x64
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e2b4      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002436:	4b92      	ldr	r3, [pc, #584]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0f0      	beq.n	8002424 <HAL_RCC_OscConfig+0x2a8>
 8002442:	e014      	b.n	800246e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002444:	f7ff fb1e 	bl	8001a84 <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800244a:	e008      	b.n	800245e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800244c:	f7ff fb1a 	bl	8001a84 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b64      	cmp	r3, #100	; 0x64
 8002458:	d901      	bls.n	800245e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e2a0      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800245e:	4b88      	ldr	r3, [pc, #544]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d1f0      	bne.n	800244c <HAL_RCC_OscConfig+0x2d0>
 800246a:	e000      	b.n	800246e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800246c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d060      	beq.n	800253c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	2b04      	cmp	r3, #4
 800247e:	d005      	beq.n	800248c <HAL_RCC_OscConfig+0x310>
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	2b0c      	cmp	r3, #12
 8002484:	d119      	bne.n	80024ba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	2b02      	cmp	r3, #2
 800248a:	d116      	bne.n	80024ba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800248c:	4b7c      	ldr	r3, [pc, #496]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002494:	2b00      	cmp	r3, #0
 8002496:	d005      	beq.n	80024a4 <HAL_RCC_OscConfig+0x328>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d101      	bne.n	80024a4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e27d      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024a4:	4b76      	ldr	r3, [pc, #472]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	061b      	lsls	r3, r3, #24
 80024b2:	4973      	ldr	r1, [pc, #460]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024b8:	e040      	b.n	800253c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d023      	beq.n	800250a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024c2:	4b6f      	ldr	r3, [pc, #444]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a6e      	ldr	r2, [pc, #440]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80024c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ce:	f7ff fad9 	bl	8001a84 <HAL_GetTick>
 80024d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024d4:	e008      	b.n	80024e8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024d6:	f7ff fad5 	bl	8001a84 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e25b      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024e8:	4b65      	ldr	r3, [pc, #404]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d0f0      	beq.n	80024d6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f4:	4b62      	ldr	r3, [pc, #392]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	061b      	lsls	r3, r3, #24
 8002502:	495f      	ldr	r1, [pc, #380]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002504:	4313      	orrs	r3, r2
 8002506:	604b      	str	r3, [r1, #4]
 8002508:	e018      	b.n	800253c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800250a:	4b5d      	ldr	r3, [pc, #372]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a5c      	ldr	r2, [pc, #368]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002510:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002516:	f7ff fab5 	bl	8001a84 <HAL_GetTick>
 800251a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800251c:	e008      	b.n	8002530 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800251e:	f7ff fab1 	bl	8001a84 <HAL_GetTick>
 8002522:	4602      	mov	r2, r0
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	2b02      	cmp	r3, #2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e237      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002530:	4b53      	ldr	r3, [pc, #332]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1f0      	bne.n	800251e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0308 	and.w	r3, r3, #8
 8002544:	2b00      	cmp	r3, #0
 8002546:	d03c      	beq.n	80025c2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	695b      	ldr	r3, [r3, #20]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d01c      	beq.n	800258a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002550:	4b4b      	ldr	r3, [pc, #300]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002552:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002556:	4a4a      	ldr	r2, [pc, #296]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002558:	f043 0301 	orr.w	r3, r3, #1
 800255c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002560:	f7ff fa90 	bl	8001a84 <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002568:	f7ff fa8c 	bl	8001a84 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e212      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800257a:	4b41      	ldr	r3, [pc, #260]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 800257c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d0ef      	beq.n	8002568 <HAL_RCC_OscConfig+0x3ec>
 8002588:	e01b      	b.n	80025c2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800258a:	4b3d      	ldr	r3, [pc, #244]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 800258c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002590:	4a3b      	ldr	r2, [pc, #236]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002592:	f023 0301 	bic.w	r3, r3, #1
 8002596:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800259a:	f7ff fa73 	bl	8001a84 <HAL_GetTick>
 800259e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025a0:	e008      	b.n	80025b4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025a2:	f7ff fa6f 	bl	8001a84 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e1f5      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025b4:	4b32      	ldr	r3, [pc, #200]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80025b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1ef      	bne.n	80025a2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	f000 80a6 	beq.w	800271c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025d0:	2300      	movs	r3, #0
 80025d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80025d4:	4b2a      	ldr	r3, [pc, #168]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80025d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d10d      	bne.n	80025fc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025e0:	4b27      	ldr	r3, [pc, #156]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80025e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025e4:	4a26      	ldr	r2, [pc, #152]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80025e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ea:	6593      	str	r3, [r2, #88]	; 0x58
 80025ec:	4b24      	ldr	r3, [pc, #144]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 80025ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025f8:	2301      	movs	r3, #1
 80025fa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025fc:	4b21      	ldr	r3, [pc, #132]	; (8002684 <HAL_RCC_OscConfig+0x508>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002604:	2b00      	cmp	r3, #0
 8002606:	d118      	bne.n	800263a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002608:	4b1e      	ldr	r3, [pc, #120]	; (8002684 <HAL_RCC_OscConfig+0x508>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a1d      	ldr	r2, [pc, #116]	; (8002684 <HAL_RCC_OscConfig+0x508>)
 800260e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002612:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002614:	f7ff fa36 	bl	8001a84 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800261c:	f7ff fa32 	bl	8001a84 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e1b8      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800262e:	4b15      	ldr	r3, [pc, #84]	; (8002684 <HAL_RCC_OscConfig+0x508>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0f0      	beq.n	800261c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d108      	bne.n	8002654 <HAL_RCC_OscConfig+0x4d8>
 8002642:	4b0f      	ldr	r3, [pc, #60]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002644:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002648:	4a0d      	ldr	r2, [pc, #52]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 800264a:	f043 0301 	orr.w	r3, r3, #1
 800264e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002652:	e029      	b.n	80026a8 <HAL_RCC_OscConfig+0x52c>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	2b05      	cmp	r3, #5
 800265a:	d115      	bne.n	8002688 <HAL_RCC_OscConfig+0x50c>
 800265c:	4b08      	ldr	r3, [pc, #32]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 800265e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002662:	4a07      	ldr	r2, [pc, #28]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002664:	f043 0304 	orr.w	r3, r3, #4
 8002668:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800266c:	4b04      	ldr	r3, [pc, #16]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 800266e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002672:	4a03      	ldr	r2, [pc, #12]	; (8002680 <HAL_RCC_OscConfig+0x504>)
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800267c:	e014      	b.n	80026a8 <HAL_RCC_OscConfig+0x52c>
 800267e:	bf00      	nop
 8002680:	40021000 	.word	0x40021000
 8002684:	40007000 	.word	0x40007000
 8002688:	4b9d      	ldr	r3, [pc, #628]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 800268a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800268e:	4a9c      	ldr	r2, [pc, #624]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 8002690:	f023 0301 	bic.w	r3, r3, #1
 8002694:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002698:	4b99      	ldr	r3, [pc, #612]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 800269a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800269e:	4a98      	ldr	r2, [pc, #608]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 80026a0:	f023 0304 	bic.w	r3, r3, #4
 80026a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d016      	beq.n	80026de <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b0:	f7ff f9e8 	bl	8001a84 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026b6:	e00a      	b.n	80026ce <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026b8:	f7ff f9e4 	bl	8001a84 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e168      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026ce:	4b8c      	ldr	r3, [pc, #560]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 80026d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d0ed      	beq.n	80026b8 <HAL_RCC_OscConfig+0x53c>
 80026dc:	e015      	b.n	800270a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026de:	f7ff f9d1 	bl	8001a84 <HAL_GetTick>
 80026e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026e4:	e00a      	b.n	80026fc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026e6:	f7ff f9cd 	bl	8001a84 <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d901      	bls.n	80026fc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e151      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026fc:	4b80      	ldr	r3, [pc, #512]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 80026fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1ed      	bne.n	80026e6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800270a:	7ffb      	ldrb	r3, [r7, #31]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d105      	bne.n	800271c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002710:	4b7b      	ldr	r3, [pc, #492]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 8002712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002714:	4a7a      	ldr	r2, [pc, #488]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 8002716:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800271a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0320 	and.w	r3, r3, #32
 8002724:	2b00      	cmp	r3, #0
 8002726:	d03c      	beq.n	80027a2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272c:	2b00      	cmp	r3, #0
 800272e:	d01c      	beq.n	800276a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002730:	4b73      	ldr	r3, [pc, #460]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 8002732:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002736:	4a72      	ldr	r2, [pc, #456]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 8002738:	f043 0301 	orr.w	r3, r3, #1
 800273c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002740:	f7ff f9a0 	bl	8001a84 <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002748:	f7ff f99c 	bl	8001a84 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e122      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800275a:	4b69      	ldr	r3, [pc, #420]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 800275c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d0ef      	beq.n	8002748 <HAL_RCC_OscConfig+0x5cc>
 8002768:	e01b      	b.n	80027a2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800276a:	4b65      	ldr	r3, [pc, #404]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 800276c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002770:	4a63      	ldr	r2, [pc, #396]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 8002772:	f023 0301 	bic.w	r3, r3, #1
 8002776:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800277a:	f7ff f983 	bl	8001a84 <HAL_GetTick>
 800277e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002782:	f7ff f97f 	bl	8001a84 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e105      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002794:	4b5a      	ldr	r3, [pc, #360]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 8002796:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1ef      	bne.n	8002782 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f000 80f9 	beq.w	800299e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	f040 80cf 	bne.w	8002954 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80027b6:	4b52      	ldr	r3, [pc, #328]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	f003 0203 	and.w	r2, r3, #3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d12c      	bne.n	8002824 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d4:	3b01      	subs	r3, #1
 80027d6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027d8:	429a      	cmp	r2, r3
 80027da:	d123      	bne.n	8002824 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d11b      	bne.n	8002824 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d113      	bne.n	8002824 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002806:	085b      	lsrs	r3, r3, #1
 8002808:	3b01      	subs	r3, #1
 800280a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800280c:	429a      	cmp	r2, r3
 800280e:	d109      	bne.n	8002824 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281a:	085b      	lsrs	r3, r3, #1
 800281c:	3b01      	subs	r3, #1
 800281e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002820:	429a      	cmp	r2, r3
 8002822:	d071      	beq.n	8002908 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	2b0c      	cmp	r3, #12
 8002828:	d068      	beq.n	80028fc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800282a:	4b35      	ldr	r3, [pc, #212]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d105      	bne.n	8002842 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002836:	4b32      	ldr	r3, [pc, #200]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e0ac      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002846:	4b2e      	ldr	r3, [pc, #184]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a2d      	ldr	r2, [pc, #180]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 800284c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002850:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002852:	f7ff f917 	bl	8001a84 <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800285a:	f7ff f913 	bl	8001a84 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e099      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800286c:	4b24      	ldr	r3, [pc, #144]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1f0      	bne.n	800285a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002878:	4b21      	ldr	r3, [pc, #132]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	4b21      	ldr	r3, [pc, #132]	; (8002904 <HAL_RCC_OscConfig+0x788>)
 800287e:	4013      	ands	r3, r2
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002888:	3a01      	subs	r2, #1
 800288a:	0112      	lsls	r2, r2, #4
 800288c:	4311      	orrs	r1, r2
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002892:	0212      	lsls	r2, r2, #8
 8002894:	4311      	orrs	r1, r2
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800289a:	0852      	lsrs	r2, r2, #1
 800289c:	3a01      	subs	r2, #1
 800289e:	0552      	lsls	r2, r2, #21
 80028a0:	4311      	orrs	r1, r2
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80028a6:	0852      	lsrs	r2, r2, #1
 80028a8:	3a01      	subs	r2, #1
 80028aa:	0652      	lsls	r2, r2, #25
 80028ac:	4311      	orrs	r1, r2
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80028b2:	06d2      	lsls	r2, r2, #27
 80028b4:	430a      	orrs	r2, r1
 80028b6:	4912      	ldr	r1, [pc, #72]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 80028b8:	4313      	orrs	r3, r2
 80028ba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80028bc:	4b10      	ldr	r3, [pc, #64]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a0f      	ldr	r2, [pc, #60]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 80028c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028c8:	4b0d      	ldr	r3, [pc, #52]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	4a0c      	ldr	r2, [pc, #48]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 80028ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028d4:	f7ff f8d6 	bl	8001a84 <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028dc:	f7ff f8d2 	bl	8001a84 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e058      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ee:	4b04      	ldr	r3, [pc, #16]	; (8002900 <HAL_RCC_OscConfig+0x784>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d0f0      	beq.n	80028dc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028fa:	e050      	b.n	800299e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e04f      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
 8002900:	40021000 	.word	0x40021000
 8002904:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002908:	4b27      	ldr	r3, [pc, #156]	; (80029a8 <HAL_RCC_OscConfig+0x82c>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d144      	bne.n	800299e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002914:	4b24      	ldr	r3, [pc, #144]	; (80029a8 <HAL_RCC_OscConfig+0x82c>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a23      	ldr	r2, [pc, #140]	; (80029a8 <HAL_RCC_OscConfig+0x82c>)
 800291a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800291e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002920:	4b21      	ldr	r3, [pc, #132]	; (80029a8 <HAL_RCC_OscConfig+0x82c>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	4a20      	ldr	r2, [pc, #128]	; (80029a8 <HAL_RCC_OscConfig+0x82c>)
 8002926:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800292a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800292c:	f7ff f8aa 	bl	8001a84 <HAL_GetTick>
 8002930:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002932:	e008      	b.n	8002946 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002934:	f7ff f8a6 	bl	8001a84 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b02      	cmp	r3, #2
 8002940:	d901      	bls.n	8002946 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e02c      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002946:	4b18      	ldr	r3, [pc, #96]	; (80029a8 <HAL_RCC_OscConfig+0x82c>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d0f0      	beq.n	8002934 <HAL_RCC_OscConfig+0x7b8>
 8002952:	e024      	b.n	800299e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	2b0c      	cmp	r3, #12
 8002958:	d01f      	beq.n	800299a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800295a:	4b13      	ldr	r3, [pc, #76]	; (80029a8 <HAL_RCC_OscConfig+0x82c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a12      	ldr	r2, [pc, #72]	; (80029a8 <HAL_RCC_OscConfig+0x82c>)
 8002960:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002964:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002966:	f7ff f88d 	bl	8001a84 <HAL_GetTick>
 800296a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296e:	f7ff f889 	bl	8001a84 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e00f      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002980:	4b09      	ldr	r3, [pc, #36]	; (80029a8 <HAL_RCC_OscConfig+0x82c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1f0      	bne.n	800296e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800298c:	4b06      	ldr	r3, [pc, #24]	; (80029a8 <HAL_RCC_OscConfig+0x82c>)
 800298e:	68da      	ldr	r2, [r3, #12]
 8002990:	4905      	ldr	r1, [pc, #20]	; (80029a8 <HAL_RCC_OscConfig+0x82c>)
 8002992:	4b06      	ldr	r3, [pc, #24]	; (80029ac <HAL_RCC_OscConfig+0x830>)
 8002994:	4013      	ands	r3, r2
 8002996:	60cb      	str	r3, [r1, #12]
 8002998:	e001      	b.n	800299e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e000      	b.n	80029a0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3720      	adds	r7, #32
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	40021000 	.word	0x40021000
 80029ac:	feeefffc 	.word	0xfeeefffc

080029b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d101      	bne.n	80029c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e11d      	b.n	8002c04 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029c8:	4b90      	ldr	r3, [pc, #576]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 030f 	and.w	r3, r3, #15
 80029d0:	683a      	ldr	r2, [r7, #0]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d910      	bls.n	80029f8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d6:	4b8d      	ldr	r3, [pc, #564]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f023 020f 	bic.w	r2, r3, #15
 80029de:	498b      	ldr	r1, [pc, #556]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e6:	4b89      	ldr	r3, [pc, #548]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 030f 	and.w	r3, r3, #15
 80029ee:	683a      	ldr	r2, [r7, #0]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d001      	beq.n	80029f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e105      	b.n	8002c04 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d010      	beq.n	8002a26 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	4b81      	ldr	r3, [pc, #516]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d908      	bls.n	8002a26 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a14:	4b7e      	ldr	r3, [pc, #504]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	497b      	ldr	r1, [pc, #492]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d079      	beq.n	8002b26 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	2b03      	cmp	r3, #3
 8002a38:	d11e      	bne.n	8002a78 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a3a:	4b75      	ldr	r3, [pc, #468]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e0dc      	b.n	8002c04 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002a4a:	f000 fa09 	bl	8002e60 <RCC_GetSysClockFreqFromPLLSource>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4a70      	ldr	r2, [pc, #448]	; (8002c14 <HAL_RCC_ClockConfig+0x264>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d946      	bls.n	8002ae4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002a56:	4b6e      	ldr	r3, [pc, #440]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d140      	bne.n	8002ae4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a62:	4b6b      	ldr	r3, [pc, #428]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a6a:	4a69      	ldr	r2, [pc, #420]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	617b      	str	r3, [r7, #20]
 8002a76:	e035      	b.n	8002ae4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d107      	bne.n	8002a90 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a80:	4b63      	ldr	r3, [pc, #396]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d115      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e0b9      	b.n	8002c04 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d107      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a98:	4b5d      	ldr	r3, [pc, #372]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d109      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e0ad      	b.n	8002c04 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002aa8:	4b59      	ldr	r3, [pc, #356]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d101      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e0a5      	b.n	8002c04 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002ab8:	f000 f8b4 	bl	8002c24 <HAL_RCC_GetSysClockFreq>
 8002abc:	4603      	mov	r3, r0
 8002abe:	4a55      	ldr	r2, [pc, #340]	; (8002c14 <HAL_RCC_ClockConfig+0x264>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d90f      	bls.n	8002ae4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002ac4:	4b52      	ldr	r3, [pc, #328]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d109      	bne.n	8002ae4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ad0:	4b4f      	ldr	r3, [pc, #316]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ad8:	4a4d      	ldr	r2, [pc, #308]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002ada:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ade:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002ae0:	2380      	movs	r3, #128	; 0x80
 8002ae2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ae4:	4b4a      	ldr	r3, [pc, #296]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f023 0203 	bic.w	r2, r3, #3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	4947      	ldr	r1, [pc, #284]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002af6:	f7fe ffc5 	bl	8001a84 <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002afc:	e00a      	b.n	8002b14 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002afe:	f7fe ffc1 	bl	8001a84 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e077      	b.n	8002c04 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b14:	4b3e      	ldr	r3, [pc, #248]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 020c 	and.w	r2, r3, #12
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d1eb      	bne.n	8002afe <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	2b80      	cmp	r3, #128	; 0x80
 8002b2a:	d105      	bne.n	8002b38 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002b2c:	4b38      	ldr	r3, [pc, #224]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	4a37      	ldr	r2, [pc, #220]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002b32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b36:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d010      	beq.n	8002b66 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	4b31      	ldr	r3, [pc, #196]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d208      	bcs.n	8002b66 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b54:	4b2e      	ldr	r3, [pc, #184]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	492b      	ldr	r1, [pc, #172]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b66:	4b29      	ldr	r3, [pc, #164]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 030f 	and.w	r3, r3, #15
 8002b6e:	683a      	ldr	r2, [r7, #0]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d210      	bcs.n	8002b96 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b74:	4b25      	ldr	r3, [pc, #148]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f023 020f 	bic.w	r2, r3, #15
 8002b7c:	4923      	ldr	r1, [pc, #140]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b84:	4b21      	ldr	r3, [pc, #132]	; (8002c0c <HAL_RCC_ClockConfig+0x25c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 030f 	and.w	r3, r3, #15
 8002b8c:	683a      	ldr	r2, [r7, #0]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d001      	beq.n	8002b96 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e036      	b.n	8002c04 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0304 	and.w	r3, r3, #4
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d008      	beq.n	8002bb4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ba2:	4b1b      	ldr	r3, [pc, #108]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	4918      	ldr	r1, [pc, #96]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0308 	and.w	r3, r3, #8
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d009      	beq.n	8002bd4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bc0:	4b13      	ldr	r3, [pc, #76]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	691b      	ldr	r3, [r3, #16]
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	4910      	ldr	r1, [pc, #64]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bd4:	f000 f826 	bl	8002c24 <HAL_RCC_GetSysClockFreq>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	4b0d      	ldr	r3, [pc, #52]	; (8002c10 <HAL_RCC_ClockConfig+0x260>)
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	091b      	lsrs	r3, r3, #4
 8002be0:	f003 030f 	and.w	r3, r3, #15
 8002be4:	490c      	ldr	r1, [pc, #48]	; (8002c18 <HAL_RCC_ClockConfig+0x268>)
 8002be6:	5ccb      	ldrb	r3, [r1, r3]
 8002be8:	f003 031f 	and.w	r3, r3, #31
 8002bec:	fa22 f303 	lsr.w	r3, r2, r3
 8002bf0:	4a0a      	ldr	r2, [pc, #40]	; (8002c1c <HAL_RCC_ClockConfig+0x26c>)
 8002bf2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002bf4:	4b0a      	ldr	r3, [pc, #40]	; (8002c20 <HAL_RCC_ClockConfig+0x270>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7fe fef3 	bl	80019e4 <HAL_InitTick>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	73fb      	strb	r3, [r7, #15]

  return status;
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3718      	adds	r7, #24
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40022000 	.word	0x40022000
 8002c10:	40021000 	.word	0x40021000
 8002c14:	04c4b400 	.word	0x04c4b400
 8002c18:	080077c4 	.word	0x080077c4
 8002c1c:	20000000 	.word	0x20000000
 8002c20:	20000004 	.word	0x20000004

08002c24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b089      	sub	sp, #36	; 0x24
 8002c28:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61fb      	str	r3, [r7, #28]
 8002c2e:	2300      	movs	r3, #0
 8002c30:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c32:	4b3e      	ldr	r3, [pc, #248]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f003 030c 	and.w	r3, r3, #12
 8002c3a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c3c:	4b3b      	ldr	r3, [pc, #236]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	f003 0303 	and.w	r3, r3, #3
 8002c44:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d005      	beq.n	8002c58 <HAL_RCC_GetSysClockFreq+0x34>
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	2b0c      	cmp	r3, #12
 8002c50:	d121      	bne.n	8002c96 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d11e      	bne.n	8002c96 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c58:	4b34      	ldr	r3, [pc, #208]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0308 	and.w	r3, r3, #8
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d107      	bne.n	8002c74 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c64:	4b31      	ldr	r3, [pc, #196]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c6a:	0a1b      	lsrs	r3, r3, #8
 8002c6c:	f003 030f 	and.w	r3, r3, #15
 8002c70:	61fb      	str	r3, [r7, #28]
 8002c72:	e005      	b.n	8002c80 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c74:	4b2d      	ldr	r3, [pc, #180]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	091b      	lsrs	r3, r3, #4
 8002c7a:	f003 030f 	and.w	r3, r3, #15
 8002c7e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c80:	4a2b      	ldr	r2, [pc, #172]	; (8002d30 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c88:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d10d      	bne.n	8002cac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c94:	e00a      	b.n	8002cac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	2b04      	cmp	r3, #4
 8002c9a:	d102      	bne.n	8002ca2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c9c:	4b25      	ldr	r3, [pc, #148]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c9e:	61bb      	str	r3, [r7, #24]
 8002ca0:	e004      	b.n	8002cac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	2b08      	cmp	r3, #8
 8002ca6:	d101      	bne.n	8002cac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ca8:	4b23      	ldr	r3, [pc, #140]	; (8002d38 <HAL_RCC_GetSysClockFreq+0x114>)
 8002caa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	2b0c      	cmp	r3, #12
 8002cb0:	d134      	bne.n	8002d1c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002cb2:	4b1e      	ldr	r3, [pc, #120]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	f003 0303 	and.w	r3, r3, #3
 8002cba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d003      	beq.n	8002cca <HAL_RCC_GetSysClockFreq+0xa6>
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	2b03      	cmp	r3, #3
 8002cc6:	d003      	beq.n	8002cd0 <HAL_RCC_GetSysClockFreq+0xac>
 8002cc8:	e005      	b.n	8002cd6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002cca:	4b1a      	ldr	r3, [pc, #104]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ccc:	617b      	str	r3, [r7, #20]
      break;
 8002cce:	e005      	b.n	8002cdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002cd0:	4b19      	ldr	r3, [pc, #100]	; (8002d38 <HAL_RCC_GetSysClockFreq+0x114>)
 8002cd2:	617b      	str	r3, [r7, #20]
      break;
 8002cd4:	e002      	b.n	8002cdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	617b      	str	r3, [r7, #20]
      break;
 8002cda:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002cdc:	4b13      	ldr	r3, [pc, #76]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	091b      	lsrs	r3, r3, #4
 8002ce2:	f003 030f 	and.w	r3, r3, #15
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002cea:	4b10      	ldr	r3, [pc, #64]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	0a1b      	lsrs	r3, r3, #8
 8002cf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cf4:	697a      	ldr	r2, [r7, #20]
 8002cf6:	fb03 f202 	mul.w	r2, r3, r2
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d00:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d02:	4b0a      	ldr	r3, [pc, #40]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	0e5b      	lsrs	r3, r3, #25
 8002d08:	f003 0303 	and.w	r3, r3, #3
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d12:	697a      	ldr	r2, [r7, #20]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d1a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d1c:	69bb      	ldr	r3, [r7, #24]
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3724      	adds	r7, #36	; 0x24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	080077dc 	.word	0x080077dc
 8002d34:	00f42400 	.word	0x00f42400
 8002d38:	007a1200 	.word	0x007a1200

08002d3c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d40:	4b03      	ldr	r3, [pc, #12]	; (8002d50 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d42:	681b      	ldr	r3, [r3, #0]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	20000000 	.word	0x20000000

08002d54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d58:	f7ff fff0 	bl	8002d3c <HAL_RCC_GetHCLKFreq>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	4b06      	ldr	r3, [pc, #24]	; (8002d78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	0a1b      	lsrs	r3, r3, #8
 8002d64:	f003 0307 	and.w	r3, r3, #7
 8002d68:	4904      	ldr	r1, [pc, #16]	; (8002d7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d6a:	5ccb      	ldrb	r3, [r1, r3]
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40021000 	.word	0x40021000
 8002d7c:	080077d4 	.word	0x080077d4

08002d80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d84:	f7ff ffda 	bl	8002d3c <HAL_RCC_GetHCLKFreq>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	4b06      	ldr	r3, [pc, #24]	; (8002da4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	0adb      	lsrs	r3, r3, #11
 8002d90:	f003 0307 	and.w	r3, r3, #7
 8002d94:	4904      	ldr	r1, [pc, #16]	; (8002da8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d96:	5ccb      	ldrb	r3, [r1, r3]
 8002d98:	f003 031f 	and.w	r3, r3, #31
 8002d9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	40021000 	.word	0x40021000
 8002da8:	080077d4 	.word	0x080077d4

08002dac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002db4:	2300      	movs	r3, #0
 8002db6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002db8:	4b27      	ldr	r3, [pc, #156]	; (8002e58 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d003      	beq.n	8002dcc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002dc4:	f7ff f906 	bl	8001fd4 <HAL_PWREx_GetVoltageRange>
 8002dc8:	6178      	str	r0, [r7, #20]
 8002dca:	e014      	b.n	8002df6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dcc:	4b22      	ldr	r3, [pc, #136]	; (8002e58 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd0:	4a21      	ldr	r2, [pc, #132]	; (8002e58 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002dd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dd6:	6593      	str	r3, [r2, #88]	; 0x58
 8002dd8:	4b1f      	ldr	r3, [pc, #124]	; (8002e58 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ddc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002de0:	60fb      	str	r3, [r7, #12]
 8002de2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002de4:	f7ff f8f6 	bl	8001fd4 <HAL_PWREx_GetVoltageRange>
 8002de8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002dea:	4b1b      	ldr	r3, [pc, #108]	; (8002e58 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002dec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dee:	4a1a      	ldr	r2, [pc, #104]	; (8002e58 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002df0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002df4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dfc:	d10b      	bne.n	8002e16 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2b80      	cmp	r3, #128	; 0x80
 8002e02:	d913      	bls.n	8002e2c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2ba0      	cmp	r3, #160	; 0xa0
 8002e08:	d902      	bls.n	8002e10 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	613b      	str	r3, [r7, #16]
 8002e0e:	e00d      	b.n	8002e2c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e10:	2301      	movs	r3, #1
 8002e12:	613b      	str	r3, [r7, #16]
 8002e14:	e00a      	b.n	8002e2c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b7f      	cmp	r3, #127	; 0x7f
 8002e1a:	d902      	bls.n	8002e22 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	613b      	str	r3, [r7, #16]
 8002e20:	e004      	b.n	8002e2c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b70      	cmp	r3, #112	; 0x70
 8002e26:	d101      	bne.n	8002e2c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e28:	2301      	movs	r3, #1
 8002e2a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e2c:	4b0b      	ldr	r3, [pc, #44]	; (8002e5c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f023 020f 	bic.w	r2, r3, #15
 8002e34:	4909      	ldr	r1, [pc, #36]	; (8002e5c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e3c:	4b07      	ldr	r3, [pc, #28]	; (8002e5c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 030f 	and.w	r3, r3, #15
 8002e44:	693a      	ldr	r2, [r7, #16]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d001      	beq.n	8002e4e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e000      	b.n	8002e50 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3718      	adds	r7, #24
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	40022000 	.word	0x40022000

08002e60 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b087      	sub	sp, #28
 8002e64:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e66:	4b2d      	ldr	r3, [pc, #180]	; (8002f1c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	f003 0303 	and.w	r3, r3, #3
 8002e6e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2b03      	cmp	r3, #3
 8002e74:	d00b      	beq.n	8002e8e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2b03      	cmp	r3, #3
 8002e7a:	d825      	bhi.n	8002ec8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d008      	beq.n	8002e94 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d11f      	bne.n	8002ec8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002e88:	4b25      	ldr	r3, [pc, #148]	; (8002f20 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002e8a:	613b      	str	r3, [r7, #16]
    break;
 8002e8c:	e01f      	b.n	8002ece <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002e8e:	4b25      	ldr	r3, [pc, #148]	; (8002f24 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002e90:	613b      	str	r3, [r7, #16]
    break;
 8002e92:	e01c      	b.n	8002ece <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002e94:	4b21      	ldr	r3, [pc, #132]	; (8002f1c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0308 	and.w	r3, r3, #8
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d107      	bne.n	8002eb0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ea0:	4b1e      	ldr	r3, [pc, #120]	; (8002f1c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ea6:	0a1b      	lsrs	r3, r3, #8
 8002ea8:	f003 030f 	and.w	r3, r3, #15
 8002eac:	617b      	str	r3, [r7, #20]
 8002eae:	e005      	b.n	8002ebc <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002eb0:	4b1a      	ldr	r3, [pc, #104]	; (8002f1c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	091b      	lsrs	r3, r3, #4
 8002eb6:	f003 030f 	and.w	r3, r3, #15
 8002eba:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002ebc:	4a1a      	ldr	r2, [pc, #104]	; (8002f28 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec4:	613b      	str	r3, [r7, #16]
    break;
 8002ec6:	e002      	b.n	8002ece <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	613b      	str	r3, [r7, #16]
    break;
 8002ecc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ece:	4b13      	ldr	r3, [pc, #76]	; (8002f1c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	091b      	lsrs	r3, r3, #4
 8002ed4:	f003 030f 	and.w	r3, r3, #15
 8002ed8:	3301      	adds	r3, #1
 8002eda:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002edc:	4b0f      	ldr	r3, [pc, #60]	; (8002f1c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	0a1b      	lsrs	r3, r3, #8
 8002ee2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	fb03 f202 	mul.w	r2, r3, r2
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ef4:	4b09      	ldr	r3, [pc, #36]	; (8002f1c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	0e5b      	lsrs	r3, r3, #25
 8002efa:	f003 0303 	and.w	r3, r3, #3
 8002efe:	3301      	adds	r3, #1
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f0c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002f0e:	683b      	ldr	r3, [r7, #0]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	371c      	adds	r7, #28
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	00f42400 	.word	0x00f42400
 8002f24:	007a1200 	.word	0x007a1200
 8002f28:	080077dc 	.word	0x080077dc

08002f2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f34:	2300      	movs	r3, #0
 8002f36:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f38:	2300      	movs	r3, #0
 8002f3a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d040      	beq.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f4c:	2b80      	cmp	r3, #128	; 0x80
 8002f4e:	d02a      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002f50:	2b80      	cmp	r3, #128	; 0x80
 8002f52:	d825      	bhi.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002f54:	2b60      	cmp	r3, #96	; 0x60
 8002f56:	d026      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002f58:	2b60      	cmp	r3, #96	; 0x60
 8002f5a:	d821      	bhi.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002f5c:	2b40      	cmp	r3, #64	; 0x40
 8002f5e:	d006      	beq.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002f60:	2b40      	cmp	r3, #64	; 0x40
 8002f62:	d81d      	bhi.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d009      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002f68:	2b20      	cmp	r3, #32
 8002f6a:	d010      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002f6c:	e018      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f6e:	4b89      	ldr	r3, [pc, #548]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	4a88      	ldr	r2, [pc, #544]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f78:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f7a:	e015      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3304      	adds	r3, #4
 8002f80:	2100      	movs	r1, #0
 8002f82:	4618      	mov	r0, r3
 8002f84:	f000 fb02 	bl	800358c <RCCEx_PLLSAI1_Config>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f8c:	e00c      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	3320      	adds	r3, #32
 8002f92:	2100      	movs	r1, #0
 8002f94:	4618      	mov	r0, r3
 8002f96:	f000 fbed 	bl	8003774 <RCCEx_PLLSAI2_Config>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f9e:	e003      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	74fb      	strb	r3, [r7, #19]
      break;
 8002fa4:	e000      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002fa6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fa8:	7cfb      	ldrb	r3, [r7, #19]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10b      	bne.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fae:	4b79      	ldr	r3, [pc, #484]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fb0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002fb4:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fbc:	4975      	ldr	r1, [pc, #468]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002fc4:	e001      	b.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fc6:	7cfb      	ldrb	r3, [r7, #19]
 8002fc8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d047      	beq.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fde:	d030      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002fe0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fe4:	d82a      	bhi.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002fe6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002fea:	d02a      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002fec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ff0:	d824      	bhi.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002ff2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ff6:	d008      	beq.n	800300a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002ff8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ffc:	d81e      	bhi.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00a      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003002:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003006:	d010      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003008:	e018      	b.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800300a:	4b62      	ldr	r3, [pc, #392]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	4a61      	ldr	r2, [pc, #388]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003010:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003014:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003016:	e015      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3304      	adds	r3, #4
 800301c:	2100      	movs	r1, #0
 800301e:	4618      	mov	r0, r3
 8003020:	f000 fab4 	bl	800358c <RCCEx_PLLSAI1_Config>
 8003024:	4603      	mov	r3, r0
 8003026:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003028:	e00c      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	3320      	adds	r3, #32
 800302e:	2100      	movs	r1, #0
 8003030:	4618      	mov	r0, r3
 8003032:	f000 fb9f 	bl	8003774 <RCCEx_PLLSAI2_Config>
 8003036:	4603      	mov	r3, r0
 8003038:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800303a:	e003      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	74fb      	strb	r3, [r7, #19]
      break;
 8003040:	e000      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003042:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003044:	7cfb      	ldrb	r3, [r7, #19]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10b      	bne.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800304a:	4b52      	ldr	r3, [pc, #328]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800304c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003050:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003058:	494e      	ldr	r1, [pc, #312]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800305a:	4313      	orrs	r3, r2
 800305c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003060:	e001      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003062:	7cfb      	ldrb	r3, [r7, #19]
 8003064:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800306e:	2b00      	cmp	r3, #0
 8003070:	f000 809f 	beq.w	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003074:	2300      	movs	r3, #0
 8003076:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003078:	4b46      	ldr	r3, [pc, #280]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800307a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800307c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003084:	2301      	movs	r3, #1
 8003086:	e000      	b.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003088:	2300      	movs	r3, #0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00d      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800308e:	4b41      	ldr	r3, [pc, #260]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003092:	4a40      	ldr	r2, [pc, #256]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003094:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003098:	6593      	str	r3, [r2, #88]	; 0x58
 800309a:	4b3e      	ldr	r3, [pc, #248]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800309c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800309e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030a2:	60bb      	str	r3, [r7, #8]
 80030a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030a6:	2301      	movs	r3, #1
 80030a8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030aa:	4b3b      	ldr	r3, [pc, #236]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a3a      	ldr	r2, [pc, #232]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80030b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030b6:	f7fe fce5 	bl	8001a84 <HAL_GetTick>
 80030ba:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030bc:	e009      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030be:	f7fe fce1 	bl	8001a84 <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d902      	bls.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	74fb      	strb	r3, [r7, #19]
        break;
 80030d0:	e005      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030d2:	4b31      	ldr	r3, [pc, #196]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d0ef      	beq.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80030de:	7cfb      	ldrb	r3, [r7, #19]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d15b      	bne.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80030e4:	4b2b      	ldr	r3, [pc, #172]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030ee:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d01f      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030fc:	697a      	ldr	r2, [r7, #20]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d019      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003102:	4b24      	ldr	r3, [pc, #144]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003108:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800310c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800310e:	4b21      	ldr	r3, [pc, #132]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003110:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003114:	4a1f      	ldr	r2, [pc, #124]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003116:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800311a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800311e:	4b1d      	ldr	r3, [pc, #116]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003124:	4a1b      	ldr	r2, [pc, #108]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003126:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800312a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800312e:	4a19      	ldr	r2, [pc, #100]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	f003 0301 	and.w	r3, r3, #1
 800313c:	2b00      	cmp	r3, #0
 800313e:	d016      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7fe fca0 	bl	8001a84 <HAL_GetTick>
 8003144:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003146:	e00b      	b.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003148:	f7fe fc9c 	bl	8001a84 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	f241 3288 	movw	r2, #5000	; 0x1388
 8003156:	4293      	cmp	r3, r2
 8003158:	d902      	bls.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	74fb      	strb	r3, [r7, #19]
            break;
 800315e:	e006      	b.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003160:	4b0c      	ldr	r3, [pc, #48]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d0ec      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800316e:	7cfb      	ldrb	r3, [r7, #19]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d10c      	bne.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003174:	4b07      	ldr	r3, [pc, #28]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003176:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800317a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003184:	4903      	ldr	r1, [pc, #12]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003186:	4313      	orrs	r3, r2
 8003188:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800318c:	e008      	b.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800318e:	7cfb      	ldrb	r3, [r7, #19]
 8003190:	74bb      	strb	r3, [r7, #18]
 8003192:	e005      	b.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003194:	40021000 	.word	0x40021000
 8003198:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800319c:	7cfb      	ldrb	r3, [r7, #19]
 800319e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031a0:	7c7b      	ldrb	r3, [r7, #17]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d105      	bne.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031a6:	4ba0      	ldr	r3, [pc, #640]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031aa:	4a9f      	ldr	r2, [pc, #636]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031b0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00a      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031be:	4b9a      	ldr	r3, [pc, #616]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c4:	f023 0203 	bic.w	r2, r3, #3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031cc:	4996      	ldr	r1, [pc, #600]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00a      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031e0:	4b91      	ldr	r3, [pc, #580]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e6:	f023 020c 	bic.w	r2, r3, #12
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ee:	498e      	ldr	r1, [pc, #568]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0304 	and.w	r3, r3, #4
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00a      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003202:	4b89      	ldr	r3, [pc, #548]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003208:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003210:	4985      	ldr	r1, [pc, #532]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003212:	4313      	orrs	r3, r2
 8003214:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0308 	and.w	r3, r3, #8
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00a      	beq.n	800323a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003224:	4b80      	ldr	r3, [pc, #512]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003226:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800322a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003232:	497d      	ldr	r1, [pc, #500]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003234:	4313      	orrs	r3, r2
 8003236:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0310 	and.w	r3, r3, #16
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00a      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003246:	4b78      	ldr	r3, [pc, #480]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003248:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800324c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003254:	4974      	ldr	r1, [pc, #464]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003256:	4313      	orrs	r3, r2
 8003258:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0320 	and.w	r3, r3, #32
 8003264:	2b00      	cmp	r3, #0
 8003266:	d00a      	beq.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003268:	4b6f      	ldr	r3, [pc, #444]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800326a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800326e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003276:	496c      	ldr	r1, [pc, #432]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003278:	4313      	orrs	r3, r2
 800327a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00a      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800328a:	4b67      	ldr	r3, [pc, #412]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800328c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003290:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003298:	4963      	ldr	r1, [pc, #396]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800329a:	4313      	orrs	r3, r2
 800329c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00a      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80032ac:	4b5e      	ldr	r3, [pc, #376]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032b2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80032ba:	495b      	ldr	r1, [pc, #364]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032bc:	4313      	orrs	r3, r2
 80032be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d00a      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032ce:	4b56      	ldr	r3, [pc, #344]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032dc:	4952      	ldr	r1, [pc, #328]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032de:	4313      	orrs	r3, r2
 80032e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d00a      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80032f0:	4b4d      	ldr	r3, [pc, #308]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032f6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032fe:	494a      	ldr	r1, [pc, #296]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003300:	4313      	orrs	r3, r2
 8003302:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00a      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003312:	4b45      	ldr	r3, [pc, #276]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003318:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003320:	4941      	ldr	r1, [pc, #260]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003322:	4313      	orrs	r3, r2
 8003324:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00a      	beq.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003334:	4b3c      	ldr	r3, [pc, #240]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003336:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800333a:	f023 0203 	bic.w	r2, r3, #3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003342:	4939      	ldr	r1, [pc, #228]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003344:	4313      	orrs	r3, r2
 8003346:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d028      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003356:	4b34      	ldr	r3, [pc, #208]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800335c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003364:	4930      	ldr	r1, [pc, #192]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003366:	4313      	orrs	r3, r2
 8003368:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003370:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003374:	d106      	bne.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003376:	4b2c      	ldr	r3, [pc, #176]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	4a2b      	ldr	r2, [pc, #172]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800337c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003380:	60d3      	str	r3, [r2, #12]
 8003382:	e011      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003388:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800338c:	d10c      	bne.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	3304      	adds	r3, #4
 8003392:	2101      	movs	r1, #1
 8003394:	4618      	mov	r0, r3
 8003396:	f000 f8f9 	bl	800358c <RCCEx_PLLSAI1_Config>
 800339a:	4603      	mov	r3, r0
 800339c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800339e:	7cfb      	ldrb	r3, [r7, #19]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80033a4:	7cfb      	ldrb	r3, [r7, #19]
 80033a6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d04d      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033bc:	d108      	bne.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80033be:	4b1a      	ldr	r3, [pc, #104]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80033c4:	4a18      	ldr	r2, [pc, #96]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033ca:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80033ce:	e012      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80033d0:	4b15      	ldr	r3, [pc, #84]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80033d6:	4a14      	ldr	r2, [pc, #80]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80033dc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80033e0:	4b11      	ldr	r3, [pc, #68]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033e6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033ee:	490e      	ldr	r1, [pc, #56]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80033fe:	d106      	bne.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003400:	4b09      	ldr	r3, [pc, #36]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	4a08      	ldr	r2, [pc, #32]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003406:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800340a:	60d3      	str	r3, [r2, #12]
 800340c:	e020      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003412:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003416:	d109      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003418:	4b03      	ldr	r3, [pc, #12]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	4a02      	ldr	r2, [pc, #8]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800341e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003422:	60d3      	str	r3, [r2, #12]
 8003424:	e014      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003426:	bf00      	nop
 8003428:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003430:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003434:	d10c      	bne.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	3304      	adds	r3, #4
 800343a:	2101      	movs	r1, #1
 800343c:	4618      	mov	r0, r3
 800343e:	f000 f8a5 	bl	800358c <RCCEx_PLLSAI1_Config>
 8003442:	4603      	mov	r3, r0
 8003444:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003446:	7cfb      	ldrb	r3, [r7, #19]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d001      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800344c:	7cfb      	ldrb	r3, [r7, #19]
 800344e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d028      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800345c:	4b4a      	ldr	r3, [pc, #296]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800345e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003462:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800346a:	4947      	ldr	r1, [pc, #284]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800346c:	4313      	orrs	r3, r2
 800346e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003476:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800347a:	d106      	bne.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800347c:	4b42      	ldr	r3, [pc, #264]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	4a41      	ldr	r2, [pc, #260]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003482:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003486:	60d3      	str	r3, [r2, #12]
 8003488:	e011      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800348e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003492:	d10c      	bne.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	3304      	adds	r3, #4
 8003498:	2101      	movs	r1, #1
 800349a:	4618      	mov	r0, r3
 800349c:	f000 f876 	bl	800358c <RCCEx_PLLSAI1_Config>
 80034a0:	4603      	mov	r3, r0
 80034a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034a4:	7cfb      	ldrb	r3, [r7, #19]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80034aa:	7cfb      	ldrb	r3, [r7, #19]
 80034ac:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d01e      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034ba:	4b33      	ldr	r3, [pc, #204]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034c0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034ca:	492f      	ldr	r1, [pc, #188]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80034dc:	d10c      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	3304      	adds	r3, #4
 80034e2:	2102      	movs	r1, #2
 80034e4:	4618      	mov	r0, r3
 80034e6:	f000 f851 	bl	800358c <RCCEx_PLLSAI1_Config>
 80034ea:	4603      	mov	r3, r0
 80034ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034ee:	7cfb      	ldrb	r3, [r7, #19]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80034f4:	7cfb      	ldrb	r3, [r7, #19]
 80034f6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00b      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003504:	4b20      	ldr	r3, [pc, #128]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003506:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800350a:	f023 0204 	bic.w	r2, r3, #4
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003514:	491c      	ldr	r1, [pc, #112]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003516:	4313      	orrs	r3, r2
 8003518:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d00b      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003528:	4b17      	ldr	r3, [pc, #92]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800352a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800352e:	f023 0218 	bic.w	r2, r3, #24
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003538:	4913      	ldr	r1, [pc, #76]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d017      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800354c:	4b0e      	ldr	r3, [pc, #56]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800354e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003552:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800355c:	490a      	ldr	r1, [pc, #40]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800355e:	4313      	orrs	r3, r2
 8003560:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800356a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800356e:	d105      	bne.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003570:	4b05      	ldr	r3, [pc, #20]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	4a04      	ldr	r2, [pc, #16]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003576:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800357a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800357c:	7cbb      	ldrb	r3, [r7, #18]
}
 800357e:	4618      	mov	r0, r3
 8003580:	3718      	adds	r7, #24
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	40021000 	.word	0x40021000

0800358c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003596:	2300      	movs	r3, #0
 8003598:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800359a:	4b72      	ldr	r3, [pc, #456]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	f003 0303 	and.w	r3, r3, #3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00e      	beq.n	80035c4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80035a6:	4b6f      	ldr	r3, [pc, #444]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	f003 0203 	and.w	r2, r3, #3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d103      	bne.n	80035be <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
       ||
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d142      	bne.n	8003644 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	73fb      	strb	r3, [r7, #15]
 80035c2:	e03f      	b.n	8003644 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2b03      	cmp	r3, #3
 80035ca:	d018      	beq.n	80035fe <RCCEx_PLLSAI1_Config+0x72>
 80035cc:	2b03      	cmp	r3, #3
 80035ce:	d825      	bhi.n	800361c <RCCEx_PLLSAI1_Config+0x90>
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d002      	beq.n	80035da <RCCEx_PLLSAI1_Config+0x4e>
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d009      	beq.n	80035ec <RCCEx_PLLSAI1_Config+0x60>
 80035d8:	e020      	b.n	800361c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035da:	4b62      	ldr	r3, [pc, #392]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d11d      	bne.n	8003622 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035ea:	e01a      	b.n	8003622 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035ec:	4b5d      	ldr	r3, [pc, #372]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d116      	bne.n	8003626 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035fc:	e013      	b.n	8003626 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035fe:	4b59      	ldr	r3, [pc, #356]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10f      	bne.n	800362a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800360a:	4b56      	ldr	r3, [pc, #344]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d109      	bne.n	800362a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800361a:	e006      	b.n	800362a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	73fb      	strb	r3, [r7, #15]
      break;
 8003620:	e004      	b.n	800362c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003622:	bf00      	nop
 8003624:	e002      	b.n	800362c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003626:	bf00      	nop
 8003628:	e000      	b.n	800362c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800362a:	bf00      	nop
    }

    if(status == HAL_OK)
 800362c:	7bfb      	ldrb	r3, [r7, #15]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d108      	bne.n	8003644 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003632:	4b4c      	ldr	r3, [pc, #304]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	f023 0203 	bic.w	r2, r3, #3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4949      	ldr	r1, [pc, #292]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003640:	4313      	orrs	r3, r2
 8003642:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003644:	7bfb      	ldrb	r3, [r7, #15]
 8003646:	2b00      	cmp	r3, #0
 8003648:	f040 8086 	bne.w	8003758 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800364c:	4b45      	ldr	r3, [pc, #276]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a44      	ldr	r2, [pc, #272]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003652:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003656:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003658:	f7fe fa14 	bl	8001a84 <HAL_GetTick>
 800365c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800365e:	e009      	b.n	8003674 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003660:	f7fe fa10 	bl	8001a84 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d902      	bls.n	8003674 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	73fb      	strb	r3, [r7, #15]
        break;
 8003672:	e005      	b.n	8003680 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003674:	4b3b      	ldr	r3, [pc, #236]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1ef      	bne.n	8003660 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003680:	7bfb      	ldrb	r3, [r7, #15]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d168      	bne.n	8003758 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d113      	bne.n	80036b4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800368c:	4b35      	ldr	r3, [pc, #212]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	4b35      	ldr	r3, [pc, #212]	; (8003768 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003692:	4013      	ands	r3, r2
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	6892      	ldr	r2, [r2, #8]
 8003698:	0211      	lsls	r1, r2, #8
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	68d2      	ldr	r2, [r2, #12]
 800369e:	06d2      	lsls	r2, r2, #27
 80036a0:	4311      	orrs	r1, r2
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6852      	ldr	r2, [r2, #4]
 80036a6:	3a01      	subs	r2, #1
 80036a8:	0112      	lsls	r2, r2, #4
 80036aa:	430a      	orrs	r2, r1
 80036ac:	492d      	ldr	r1, [pc, #180]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	610b      	str	r3, [r1, #16]
 80036b2:	e02d      	b.n	8003710 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d115      	bne.n	80036e6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036ba:	4b2a      	ldr	r3, [pc, #168]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 80036bc:	691a      	ldr	r2, [r3, #16]
 80036be:	4b2b      	ldr	r3, [pc, #172]	; (800376c <RCCEx_PLLSAI1_Config+0x1e0>)
 80036c0:	4013      	ands	r3, r2
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6892      	ldr	r2, [r2, #8]
 80036c6:	0211      	lsls	r1, r2, #8
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6912      	ldr	r2, [r2, #16]
 80036cc:	0852      	lsrs	r2, r2, #1
 80036ce:	3a01      	subs	r2, #1
 80036d0:	0552      	lsls	r2, r2, #21
 80036d2:	4311      	orrs	r1, r2
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	6852      	ldr	r2, [r2, #4]
 80036d8:	3a01      	subs	r2, #1
 80036da:	0112      	lsls	r2, r2, #4
 80036dc:	430a      	orrs	r2, r1
 80036de:	4921      	ldr	r1, [pc, #132]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	610b      	str	r3, [r1, #16]
 80036e4:	e014      	b.n	8003710 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036e6:	4b1f      	ldr	r3, [pc, #124]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 80036e8:	691a      	ldr	r2, [r3, #16]
 80036ea:	4b21      	ldr	r3, [pc, #132]	; (8003770 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036ec:	4013      	ands	r3, r2
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6892      	ldr	r2, [r2, #8]
 80036f2:	0211      	lsls	r1, r2, #8
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	6952      	ldr	r2, [r2, #20]
 80036f8:	0852      	lsrs	r2, r2, #1
 80036fa:	3a01      	subs	r2, #1
 80036fc:	0652      	lsls	r2, r2, #25
 80036fe:	4311      	orrs	r1, r2
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	6852      	ldr	r2, [r2, #4]
 8003704:	3a01      	subs	r2, #1
 8003706:	0112      	lsls	r2, r2, #4
 8003708:	430a      	orrs	r2, r1
 800370a:	4916      	ldr	r1, [pc, #88]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 800370c:	4313      	orrs	r3, r2
 800370e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003710:	4b14      	ldr	r3, [pc, #80]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a13      	ldr	r2, [pc, #76]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003716:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800371a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800371c:	f7fe f9b2 	bl	8001a84 <HAL_GetTick>
 8003720:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003722:	e009      	b.n	8003738 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003724:	f7fe f9ae 	bl	8001a84 <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	2b02      	cmp	r3, #2
 8003730:	d902      	bls.n	8003738 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	73fb      	strb	r3, [r7, #15]
          break;
 8003736:	e005      	b.n	8003744 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003738:	4b0a      	ldr	r3, [pc, #40]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d0ef      	beq.n	8003724 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003744:	7bfb      	ldrb	r3, [r7, #15]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d106      	bne.n	8003758 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800374a:	4b06      	ldr	r3, [pc, #24]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 800374c:	691a      	ldr	r2, [r3, #16]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	4904      	ldr	r1, [pc, #16]	; (8003764 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003754:	4313      	orrs	r3, r2
 8003756:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003758:	7bfb      	ldrb	r3, [r7, #15]
}
 800375a:	4618      	mov	r0, r3
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40021000 	.word	0x40021000
 8003768:	07ff800f 	.word	0x07ff800f
 800376c:	ff9f800f 	.word	0xff9f800f
 8003770:	f9ff800f 	.word	0xf9ff800f

08003774 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800377e:	2300      	movs	r3, #0
 8003780:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003782:	4b72      	ldr	r3, [pc, #456]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	f003 0303 	and.w	r3, r3, #3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00e      	beq.n	80037ac <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800378e:	4b6f      	ldr	r3, [pc, #444]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	f003 0203 	and.w	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	429a      	cmp	r2, r3
 800379c:	d103      	bne.n	80037a6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
       ||
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d142      	bne.n	800382c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	73fb      	strb	r3, [r7, #15]
 80037aa:	e03f      	b.n	800382c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2b03      	cmp	r3, #3
 80037b2:	d018      	beq.n	80037e6 <RCCEx_PLLSAI2_Config+0x72>
 80037b4:	2b03      	cmp	r3, #3
 80037b6:	d825      	bhi.n	8003804 <RCCEx_PLLSAI2_Config+0x90>
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d002      	beq.n	80037c2 <RCCEx_PLLSAI2_Config+0x4e>
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d009      	beq.n	80037d4 <RCCEx_PLLSAI2_Config+0x60>
 80037c0:	e020      	b.n	8003804 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037c2:	4b62      	ldr	r3, [pc, #392]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d11d      	bne.n	800380a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037d2:	e01a      	b.n	800380a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037d4:	4b5d      	ldr	r3, [pc, #372]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d116      	bne.n	800380e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037e4:	e013      	b.n	800380e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80037e6:	4b59      	ldr	r3, [pc, #356]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10f      	bne.n	8003812 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80037f2:	4b56      	ldr	r3, [pc, #344]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d109      	bne.n	8003812 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003802:	e006      	b.n	8003812 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	73fb      	strb	r3, [r7, #15]
      break;
 8003808:	e004      	b.n	8003814 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800380a:	bf00      	nop
 800380c:	e002      	b.n	8003814 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800380e:	bf00      	nop
 8003810:	e000      	b.n	8003814 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003812:	bf00      	nop
    }

    if(status == HAL_OK)
 8003814:	7bfb      	ldrb	r3, [r7, #15]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d108      	bne.n	800382c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800381a:	4b4c      	ldr	r3, [pc, #304]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	f023 0203 	bic.w	r2, r3, #3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4949      	ldr	r1, [pc, #292]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003828:	4313      	orrs	r3, r2
 800382a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800382c:	7bfb      	ldrb	r3, [r7, #15]
 800382e:	2b00      	cmp	r3, #0
 8003830:	f040 8086 	bne.w	8003940 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003834:	4b45      	ldr	r3, [pc, #276]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a44      	ldr	r2, [pc, #272]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 800383a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800383e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003840:	f7fe f920 	bl	8001a84 <HAL_GetTick>
 8003844:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003846:	e009      	b.n	800385c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003848:	f7fe f91c 	bl	8001a84 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b02      	cmp	r3, #2
 8003854:	d902      	bls.n	800385c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	73fb      	strb	r3, [r7, #15]
        break;
 800385a:	e005      	b.n	8003868 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800385c:	4b3b      	ldr	r3, [pc, #236]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1ef      	bne.n	8003848 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003868:	7bfb      	ldrb	r3, [r7, #15]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d168      	bne.n	8003940 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d113      	bne.n	800389c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003874:	4b35      	ldr	r3, [pc, #212]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003876:	695a      	ldr	r2, [r3, #20]
 8003878:	4b35      	ldr	r3, [pc, #212]	; (8003950 <RCCEx_PLLSAI2_Config+0x1dc>)
 800387a:	4013      	ands	r3, r2
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6892      	ldr	r2, [r2, #8]
 8003880:	0211      	lsls	r1, r2, #8
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	68d2      	ldr	r2, [r2, #12]
 8003886:	06d2      	lsls	r2, r2, #27
 8003888:	4311      	orrs	r1, r2
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	6852      	ldr	r2, [r2, #4]
 800388e:	3a01      	subs	r2, #1
 8003890:	0112      	lsls	r2, r2, #4
 8003892:	430a      	orrs	r2, r1
 8003894:	492d      	ldr	r1, [pc, #180]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003896:	4313      	orrs	r3, r2
 8003898:	614b      	str	r3, [r1, #20]
 800389a:	e02d      	b.n	80038f8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d115      	bne.n	80038ce <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80038a2:	4b2a      	ldr	r3, [pc, #168]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 80038a4:	695a      	ldr	r2, [r3, #20]
 80038a6:	4b2b      	ldr	r3, [pc, #172]	; (8003954 <RCCEx_PLLSAI2_Config+0x1e0>)
 80038a8:	4013      	ands	r3, r2
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6892      	ldr	r2, [r2, #8]
 80038ae:	0211      	lsls	r1, r2, #8
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	6912      	ldr	r2, [r2, #16]
 80038b4:	0852      	lsrs	r2, r2, #1
 80038b6:	3a01      	subs	r2, #1
 80038b8:	0552      	lsls	r2, r2, #21
 80038ba:	4311      	orrs	r1, r2
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	6852      	ldr	r2, [r2, #4]
 80038c0:	3a01      	subs	r2, #1
 80038c2:	0112      	lsls	r2, r2, #4
 80038c4:	430a      	orrs	r2, r1
 80038c6:	4921      	ldr	r1, [pc, #132]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	614b      	str	r3, [r1, #20]
 80038cc:	e014      	b.n	80038f8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80038ce:	4b1f      	ldr	r3, [pc, #124]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 80038d0:	695a      	ldr	r2, [r3, #20]
 80038d2:	4b21      	ldr	r3, [pc, #132]	; (8003958 <RCCEx_PLLSAI2_Config+0x1e4>)
 80038d4:	4013      	ands	r3, r2
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	6892      	ldr	r2, [r2, #8]
 80038da:	0211      	lsls	r1, r2, #8
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6952      	ldr	r2, [r2, #20]
 80038e0:	0852      	lsrs	r2, r2, #1
 80038e2:	3a01      	subs	r2, #1
 80038e4:	0652      	lsls	r2, r2, #25
 80038e6:	4311      	orrs	r1, r2
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6852      	ldr	r2, [r2, #4]
 80038ec:	3a01      	subs	r2, #1
 80038ee:	0112      	lsls	r2, r2, #4
 80038f0:	430a      	orrs	r2, r1
 80038f2:	4916      	ldr	r1, [pc, #88]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80038f8:	4b14      	ldr	r3, [pc, #80]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a13      	ldr	r2, [pc, #76]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 80038fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003902:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003904:	f7fe f8be 	bl	8001a84 <HAL_GetTick>
 8003908:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800390a:	e009      	b.n	8003920 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800390c:	f7fe f8ba 	bl	8001a84 <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d902      	bls.n	8003920 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	73fb      	strb	r3, [r7, #15]
          break;
 800391e:	e005      	b.n	800392c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003920:	4b0a      	ldr	r3, [pc, #40]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d0ef      	beq.n	800390c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800392c:	7bfb      	ldrb	r3, [r7, #15]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d106      	bne.n	8003940 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003932:	4b06      	ldr	r3, [pc, #24]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003934:	695a      	ldr	r2, [r3, #20]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	4904      	ldr	r1, [pc, #16]	; (800394c <RCCEx_PLLSAI2_Config+0x1d8>)
 800393c:	4313      	orrs	r3, r2
 800393e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003940:	7bfb      	ldrb	r3, [r7, #15]
}
 8003942:	4618      	mov	r0, r3
 8003944:	3710      	adds	r7, #16
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	40021000 	.word	0x40021000
 8003950:	07ff800f 	.word	0x07ff800f
 8003954:	ff9f800f 	.word	0xff9f800f
 8003958:	f9ff800f 	.word	0xf9ff800f

0800395c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e095      	b.n	8003a9a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003972:	2b00      	cmp	r3, #0
 8003974:	d108      	bne.n	8003988 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800397e:	d009      	beq.n	8003994 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	61da      	str	r2, [r3, #28]
 8003986:	e005      	b.n	8003994 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d106      	bne.n	80039b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f7fd fe92 	bl	80016d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039ca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80039d4:	d902      	bls.n	80039dc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80039d6:	2300      	movs	r3, #0
 80039d8:	60fb      	str	r3, [r7, #12]
 80039da:	e002      	b.n	80039e2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80039dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039e0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80039ea:	d007      	beq.n	80039fc <HAL_SPI_Init+0xa0>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80039f4:	d002      	beq.n	80039fc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003a0c:	431a      	orrs	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	431a      	orrs	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	695b      	ldr	r3, [r3, #20]
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	431a      	orrs	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	69db      	ldr	r3, [r3, #28]
 8003a30:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a34:	431a      	orrs	r2, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a1b      	ldr	r3, [r3, #32]
 8003a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a3e:	ea42 0103 	orr.w	r1, r2, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a46:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	0c1b      	lsrs	r3, r3, #16
 8003a58:	f003 0204 	and.w	r2, r3, #4
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a60:	f003 0310 	and.w	r3, r3, #16
 8003a64:	431a      	orrs	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a6a:	f003 0308 	and.w	r3, r3, #8
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003a78:	ea42 0103 	orr.w	r1, r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	430a      	orrs	r2, r1
 8003a88:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b088      	sub	sp, #32
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	60f8      	str	r0, [r7, #12]
 8003aaa:	60b9      	str	r1, [r7, #8]
 8003aac:	603b      	str	r3, [r7, #0]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d101      	bne.n	8003ac4 <HAL_SPI_Transmit+0x22>
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	e15f      	b.n	8003d84 <HAL_SPI_Transmit+0x2e2>
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003acc:	f7fd ffda 	bl	8001a84 <HAL_GetTick>
 8003ad0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003ad2:	88fb      	ldrh	r3, [r7, #6]
 8003ad4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d002      	beq.n	8003ae8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ae6:	e148      	b.n	8003d7a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d002      	beq.n	8003af4 <HAL_SPI_Transmit+0x52>
 8003aee:	88fb      	ldrh	r3, [r7, #6]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d102      	bne.n	8003afa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003af8:	e13f      	b.n	8003d7a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2203      	movs	r2, #3
 8003afe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	68ba      	ldr	r2, [r7, #8]
 8003b0c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	88fa      	ldrh	r2, [r7, #6]
 8003b12:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	88fa      	ldrh	r2, [r7, #6]
 8003b18:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b44:	d10f      	bne.n	8003b66 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b70:	2b40      	cmp	r3, #64	; 0x40
 8003b72:	d007      	beq.n	8003b84 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b8c:	d94f      	bls.n	8003c2e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <HAL_SPI_Transmit+0xfa>
 8003b96:	8afb      	ldrh	r3, [r7, #22]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d142      	bne.n	8003c22 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba0:	881a      	ldrh	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bac:	1c9a      	adds	r2, r3, #2
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003bc0:	e02f      	b.n	8003c22 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d112      	bne.n	8003bf6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd4:	881a      	ldrh	r2, [r3, #0]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be0:	1c9a      	adds	r2, r3, #2
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	3b01      	subs	r3, #1
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003bf4:	e015      	b.n	8003c22 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bf6:	f7fd ff45 	bl	8001a84 <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d803      	bhi.n	8003c0e <HAL_SPI_Transmit+0x16c>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c0c:	d102      	bne.n	8003c14 <HAL_SPI_Transmit+0x172>
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d106      	bne.n	8003c22 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003c14:	2303      	movs	r3, #3
 8003c16:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8003c20:	e0ab      	b.n	8003d7a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d1ca      	bne.n	8003bc2 <HAL_SPI_Transmit+0x120>
 8003c2c:	e080      	b.n	8003d30 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d002      	beq.n	8003c3c <HAL_SPI_Transmit+0x19a>
 8003c36:	8afb      	ldrh	r3, [r7, #22]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d174      	bne.n	8003d26 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d912      	bls.n	8003c6c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c4a:	881a      	ldrh	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c56:	1c9a      	adds	r2, r3, #2
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	3b02      	subs	r3, #2
 8003c64:	b29a      	uxth	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c6a:	e05c      	b.n	8003d26 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	330c      	adds	r3, #12
 8003c76:	7812      	ldrb	r2, [r2, #0]
 8003c78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c7e:	1c5a      	adds	r2, r3, #1
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	b29a      	uxth	r2, r3
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003c92:	e048      	b.n	8003d26 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d12b      	bne.n	8003cfa <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d912      	bls.n	8003cd2 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb0:	881a      	ldrh	r2, [r3, #0]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cbc:	1c9a      	adds	r2, r3, #2
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	3b02      	subs	r3, #2
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003cd0:	e029      	b.n	8003d26 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	330c      	adds	r3, #12
 8003cdc:	7812      	ldrb	r2, [r2, #0]
 8003cde:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ce4:	1c5a      	adds	r2, r3, #1
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003cf8:	e015      	b.n	8003d26 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cfa:	f7fd fec3 	bl	8001a84 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	683a      	ldr	r2, [r7, #0]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d803      	bhi.n	8003d12 <HAL_SPI_Transmit+0x270>
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d10:	d102      	bne.n	8003d18 <HAL_SPI_Transmit+0x276>
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d106      	bne.n	8003d26 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8003d24:	e029      	b.n	8003d7a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1b1      	bne.n	8003c94 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	6839      	ldr	r1, [r7, #0]
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 f947 	bl	8003fc8 <SPI_EndRxTxTransaction>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d002      	beq.n	8003d46 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2220      	movs	r2, #32
 8003d44:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10a      	bne.n	8003d64 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d4e:	2300      	movs	r3, #0
 8003d50:	613b      	str	r3, [r7, #16]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	613b      	str	r3, [r7, #16]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	613b      	str	r3, [r7, #16]
 8003d62:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d002      	beq.n	8003d72 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	77fb      	strb	r3, [r7, #31]
 8003d70:	e003      	b.n	8003d7a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003d82:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3720      	adds	r7, #32
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b088      	sub	sp, #32
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	603b      	str	r3, [r7, #0]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d9c:	f7fd fe72 	bl	8001a84 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da4:	1a9b      	subs	r3, r3, r2
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	4413      	add	r3, r2
 8003daa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003dac:	f7fd fe6a 	bl	8001a84 <HAL_GetTick>
 8003db0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003db2:	4b39      	ldr	r3, [pc, #228]	; (8003e98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	015b      	lsls	r3, r3, #5
 8003db8:	0d1b      	lsrs	r3, r3, #20
 8003dba:	69fa      	ldr	r2, [r7, #28]
 8003dbc:	fb02 f303 	mul.w	r3, r2, r3
 8003dc0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003dc2:	e054      	b.n	8003e6e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dca:	d050      	beq.n	8003e6e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003dcc:	f7fd fe5a 	bl	8001a84 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	69fa      	ldr	r2, [r7, #28]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d902      	bls.n	8003de2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d13d      	bne.n	8003e5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685a      	ldr	r2, [r3, #4]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003df0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dfa:	d111      	bne.n	8003e20 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e04:	d004      	beq.n	8003e10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e0e:	d107      	bne.n	8003e20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e28:	d10f      	bne.n	8003e4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e38:	601a      	str	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e017      	b.n	8003e8e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e64:	2300      	movs	r3, #0
 8003e66:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	689a      	ldr	r2, [r3, #8]
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	4013      	ands	r3, r2
 8003e78:	68ba      	ldr	r2, [r7, #8]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	bf0c      	ite	eq
 8003e7e:	2301      	moveq	r3, #1
 8003e80:	2300      	movne	r3, #0
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	461a      	mov	r2, r3
 8003e86:	79fb      	ldrb	r3, [r7, #7]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d19b      	bne.n	8003dc4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3720      	adds	r7, #32
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	20000000 	.word	0x20000000

08003e9c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b08a      	sub	sp, #40	; 0x28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
 8003ea8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003eae:	f7fd fde9 	bl	8001a84 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb6:	1a9b      	subs	r3, r3, r2
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	4413      	add	r3, r2
 8003ebc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003ebe:	f7fd fde1 	bl	8001a84 <HAL_GetTick>
 8003ec2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	330c      	adds	r3, #12
 8003eca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003ecc:	4b3d      	ldr	r3, [pc, #244]	; (8003fc4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4413      	add	r3, r2
 8003ed6:	00da      	lsls	r2, r3, #3
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	0d1b      	lsrs	r3, r3, #20
 8003edc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ede:	fb02 f303 	mul.w	r3, r2, r3
 8003ee2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003ee4:	e060      	b.n	8003fa8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003eec:	d107      	bne.n	8003efe <SPI_WaitFifoStateUntilTimeout+0x62>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d104      	bne.n	8003efe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003efc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f04:	d050      	beq.n	8003fa8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f06:	f7fd fdbd 	bl	8001a84 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	6a3b      	ldr	r3, [r7, #32]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d902      	bls.n	8003f1c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d13d      	bne.n	8003f98 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	685a      	ldr	r2, [r3, #4]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f2a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f34:	d111      	bne.n	8003f5a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f3e:	d004      	beq.n	8003f4a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f48:	d107      	bne.n	8003f5a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f58:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f62:	d10f      	bne.n	8003f84 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f72:	601a      	str	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f82:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e010      	b.n	8003fba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d101      	bne.n	8003fa2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689a      	ldr	r2, [r3, #8]
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d196      	bne.n	8003ee6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3728      	adds	r7, #40	; 0x28
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	20000000 	.word	0x20000000

08003fc8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af02      	add	r7, sp, #8
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	9300      	str	r3, [sp, #0]
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f7ff ff5b 	bl	8003e9c <SPI_WaitFifoStateUntilTimeout>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d007      	beq.n	8003ffc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ff0:	f043 0220 	orr.w	r2, r3, #32
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e027      	b.n	800404c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	9300      	str	r3, [sp, #0]
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	2200      	movs	r2, #0
 8004004:	2180      	movs	r1, #128	; 0x80
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f7ff fec0 	bl	8003d8c <SPI_WaitFlagStateUntilTimeout>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d007      	beq.n	8004022 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004016:	f043 0220 	orr.w	r2, r3, #32
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e014      	b.n	800404c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	9300      	str	r3, [sp, #0]
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	2200      	movs	r2, #0
 800402a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	f7ff ff34 	bl	8003e9c <SPI_WaitFifoStateUntilTimeout>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d007      	beq.n	800404a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800403e:	f043 0220 	orr.w	r2, r3, #32
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e000      	b.n	800404c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e042      	b.n	80040ec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800406c:	2b00      	cmp	r3, #0
 800406e:	d106      	bne.n	800407e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f7fd facd 	bl	8001618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2224      	movs	r2, #36	; 0x24
 8004082:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 0201 	bic.w	r2, r2, #1
 8004094:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800409a:	2b00      	cmp	r3, #0
 800409c:	d002      	beq.n	80040a4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 fbb4 	bl	800480c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f000 f8b5 	bl	8004214 <UART_SetConfig>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d101      	bne.n	80040b4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e01b      	b.n	80040ec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80040c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689a      	ldr	r2, [r3, #8]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80040d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f042 0201 	orr.w	r2, r2, #1
 80040e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 fc33 	bl	8004950 <UART_CheckIdleState>
 80040ea:	4603      	mov	r3, r0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3708      	adds	r7, #8
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08a      	sub	sp, #40	; 0x28
 80040f8:	af02      	add	r7, sp, #8
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	603b      	str	r3, [r7, #0]
 8004100:	4613      	mov	r3, r2
 8004102:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800410a:	2b20      	cmp	r3, #32
 800410c:	d17c      	bne.n	8004208 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d002      	beq.n	800411a <HAL_UART_Transmit+0x26>
 8004114:	88fb      	ldrh	r3, [r7, #6]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e075      	b.n	800420a <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2221      	movs	r2, #33	; 0x21
 800412a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800412e:	f7fd fca9 	bl	8001a84 <HAL_GetTick>
 8004132:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	88fa      	ldrh	r2, [r7, #6]
 8004138:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	88fa      	ldrh	r2, [r7, #6]
 8004140:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800414c:	d108      	bne.n	8004160 <HAL_UART_Transmit+0x6c>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d104      	bne.n	8004160 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004156:	2300      	movs	r3, #0
 8004158:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	61bb      	str	r3, [r7, #24]
 800415e:	e003      	b.n	8004168 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004164:	2300      	movs	r3, #0
 8004166:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004168:	e031      	b.n	80041ce <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	2200      	movs	r2, #0
 8004172:	2180      	movs	r1, #128	; 0x80
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f000 fc95 	bl	8004aa4 <UART_WaitOnFlagUntilTimeout>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d005      	beq.n	800418c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2220      	movs	r2, #32
 8004184:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e03e      	b.n	800420a <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10b      	bne.n	80041aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	881a      	ldrh	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800419e:	b292      	uxth	r2, r2
 80041a0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	3302      	adds	r3, #2
 80041a6:	61bb      	str	r3, [r7, #24]
 80041a8:	e008      	b.n	80041bc <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	781a      	ldrb	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	b292      	uxth	r2, r2
 80041b4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	3301      	adds	r3, #1
 80041ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	3b01      	subs	r3, #1
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1c7      	bne.n	800416a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	9300      	str	r3, [sp, #0]
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	2200      	movs	r2, #0
 80041e2:	2140      	movs	r1, #64	; 0x40
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f000 fc5d 	bl	8004aa4 <UART_WaitOnFlagUntilTimeout>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d005      	beq.n	80041fc <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2220      	movs	r2, #32
 80041f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e006      	b.n	800420a <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2220      	movs	r2, #32
 8004200:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004204:	2300      	movs	r3, #0
 8004206:	e000      	b.n	800420a <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 8004208:	2302      	movs	r3, #2
  }
}
 800420a:	4618      	mov	r0, r3
 800420c:	3720      	adds	r7, #32
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
	...

08004214 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004214:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004218:	b08c      	sub	sp, #48	; 0x30
 800421a:	af00      	add	r7, sp, #0
 800421c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800421e:	2300      	movs	r3, #0
 8004220:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	689a      	ldr	r2, [r3, #8]
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	431a      	orrs	r2, r3
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	431a      	orrs	r2, r3
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	69db      	ldr	r3, [r3, #28]
 8004238:	4313      	orrs	r3, r2
 800423a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	4baa      	ldr	r3, [pc, #680]	; (80044ec <UART_SetConfig+0x2d8>)
 8004244:	4013      	ands	r3, r2
 8004246:	697a      	ldr	r2, [r7, #20]
 8004248:	6812      	ldr	r2, [r2, #0]
 800424a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800424c:	430b      	orrs	r3, r1
 800424e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	68da      	ldr	r2, [r3, #12]
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	430a      	orrs	r2, r1
 8004264:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a9f      	ldr	r2, [pc, #636]	; (80044f0 <UART_SetConfig+0x2dc>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d004      	beq.n	8004280 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800427c:	4313      	orrs	r3, r2
 800427e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800428a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800428e:	697a      	ldr	r2, [r7, #20]
 8004290:	6812      	ldr	r2, [r2, #0]
 8004292:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004294:	430b      	orrs	r3, r1
 8004296:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800429e:	f023 010f 	bic.w	r1, r3, #15
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	430a      	orrs	r2, r1
 80042ac:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a90      	ldr	r2, [pc, #576]	; (80044f4 <UART_SetConfig+0x2e0>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d125      	bne.n	8004304 <UART_SetConfig+0xf0>
 80042b8:	4b8f      	ldr	r3, [pc, #572]	; (80044f8 <UART_SetConfig+0x2e4>)
 80042ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042be:	f003 0303 	and.w	r3, r3, #3
 80042c2:	2b03      	cmp	r3, #3
 80042c4:	d81a      	bhi.n	80042fc <UART_SetConfig+0xe8>
 80042c6:	a201      	add	r2, pc, #4	; (adr r2, 80042cc <UART_SetConfig+0xb8>)
 80042c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042cc:	080042dd 	.word	0x080042dd
 80042d0:	080042ed 	.word	0x080042ed
 80042d4:	080042e5 	.word	0x080042e5
 80042d8:	080042f5 	.word	0x080042f5
 80042dc:	2301      	movs	r3, #1
 80042de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80042e2:	e116      	b.n	8004512 <UART_SetConfig+0x2fe>
 80042e4:	2302      	movs	r3, #2
 80042e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80042ea:	e112      	b.n	8004512 <UART_SetConfig+0x2fe>
 80042ec:	2304      	movs	r3, #4
 80042ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80042f2:	e10e      	b.n	8004512 <UART_SetConfig+0x2fe>
 80042f4:	2308      	movs	r3, #8
 80042f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80042fa:	e10a      	b.n	8004512 <UART_SetConfig+0x2fe>
 80042fc:	2310      	movs	r3, #16
 80042fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004302:	e106      	b.n	8004512 <UART_SetConfig+0x2fe>
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a7c      	ldr	r2, [pc, #496]	; (80044fc <UART_SetConfig+0x2e8>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d138      	bne.n	8004380 <UART_SetConfig+0x16c>
 800430e:	4b7a      	ldr	r3, [pc, #488]	; (80044f8 <UART_SetConfig+0x2e4>)
 8004310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004314:	f003 030c 	and.w	r3, r3, #12
 8004318:	2b0c      	cmp	r3, #12
 800431a:	d82d      	bhi.n	8004378 <UART_SetConfig+0x164>
 800431c:	a201      	add	r2, pc, #4	; (adr r2, 8004324 <UART_SetConfig+0x110>)
 800431e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004322:	bf00      	nop
 8004324:	08004359 	.word	0x08004359
 8004328:	08004379 	.word	0x08004379
 800432c:	08004379 	.word	0x08004379
 8004330:	08004379 	.word	0x08004379
 8004334:	08004369 	.word	0x08004369
 8004338:	08004379 	.word	0x08004379
 800433c:	08004379 	.word	0x08004379
 8004340:	08004379 	.word	0x08004379
 8004344:	08004361 	.word	0x08004361
 8004348:	08004379 	.word	0x08004379
 800434c:	08004379 	.word	0x08004379
 8004350:	08004379 	.word	0x08004379
 8004354:	08004371 	.word	0x08004371
 8004358:	2300      	movs	r3, #0
 800435a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800435e:	e0d8      	b.n	8004512 <UART_SetConfig+0x2fe>
 8004360:	2302      	movs	r3, #2
 8004362:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004366:	e0d4      	b.n	8004512 <UART_SetConfig+0x2fe>
 8004368:	2304      	movs	r3, #4
 800436a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800436e:	e0d0      	b.n	8004512 <UART_SetConfig+0x2fe>
 8004370:	2308      	movs	r3, #8
 8004372:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004376:	e0cc      	b.n	8004512 <UART_SetConfig+0x2fe>
 8004378:	2310      	movs	r3, #16
 800437a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800437e:	e0c8      	b.n	8004512 <UART_SetConfig+0x2fe>
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a5e      	ldr	r2, [pc, #376]	; (8004500 <UART_SetConfig+0x2ec>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d125      	bne.n	80043d6 <UART_SetConfig+0x1c2>
 800438a:	4b5b      	ldr	r3, [pc, #364]	; (80044f8 <UART_SetConfig+0x2e4>)
 800438c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004390:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004394:	2b30      	cmp	r3, #48	; 0x30
 8004396:	d016      	beq.n	80043c6 <UART_SetConfig+0x1b2>
 8004398:	2b30      	cmp	r3, #48	; 0x30
 800439a:	d818      	bhi.n	80043ce <UART_SetConfig+0x1ba>
 800439c:	2b20      	cmp	r3, #32
 800439e:	d00a      	beq.n	80043b6 <UART_SetConfig+0x1a2>
 80043a0:	2b20      	cmp	r3, #32
 80043a2:	d814      	bhi.n	80043ce <UART_SetConfig+0x1ba>
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d002      	beq.n	80043ae <UART_SetConfig+0x19a>
 80043a8:	2b10      	cmp	r3, #16
 80043aa:	d008      	beq.n	80043be <UART_SetConfig+0x1aa>
 80043ac:	e00f      	b.n	80043ce <UART_SetConfig+0x1ba>
 80043ae:	2300      	movs	r3, #0
 80043b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043b4:	e0ad      	b.n	8004512 <UART_SetConfig+0x2fe>
 80043b6:	2302      	movs	r3, #2
 80043b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043bc:	e0a9      	b.n	8004512 <UART_SetConfig+0x2fe>
 80043be:	2304      	movs	r3, #4
 80043c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043c4:	e0a5      	b.n	8004512 <UART_SetConfig+0x2fe>
 80043c6:	2308      	movs	r3, #8
 80043c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043cc:	e0a1      	b.n	8004512 <UART_SetConfig+0x2fe>
 80043ce:	2310      	movs	r3, #16
 80043d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043d4:	e09d      	b.n	8004512 <UART_SetConfig+0x2fe>
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a4a      	ldr	r2, [pc, #296]	; (8004504 <UART_SetConfig+0x2f0>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d125      	bne.n	800442c <UART_SetConfig+0x218>
 80043e0:	4b45      	ldr	r3, [pc, #276]	; (80044f8 <UART_SetConfig+0x2e4>)
 80043e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80043ea:	2bc0      	cmp	r3, #192	; 0xc0
 80043ec:	d016      	beq.n	800441c <UART_SetConfig+0x208>
 80043ee:	2bc0      	cmp	r3, #192	; 0xc0
 80043f0:	d818      	bhi.n	8004424 <UART_SetConfig+0x210>
 80043f2:	2b80      	cmp	r3, #128	; 0x80
 80043f4:	d00a      	beq.n	800440c <UART_SetConfig+0x1f8>
 80043f6:	2b80      	cmp	r3, #128	; 0x80
 80043f8:	d814      	bhi.n	8004424 <UART_SetConfig+0x210>
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d002      	beq.n	8004404 <UART_SetConfig+0x1f0>
 80043fe:	2b40      	cmp	r3, #64	; 0x40
 8004400:	d008      	beq.n	8004414 <UART_SetConfig+0x200>
 8004402:	e00f      	b.n	8004424 <UART_SetConfig+0x210>
 8004404:	2300      	movs	r3, #0
 8004406:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800440a:	e082      	b.n	8004512 <UART_SetConfig+0x2fe>
 800440c:	2302      	movs	r3, #2
 800440e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004412:	e07e      	b.n	8004512 <UART_SetConfig+0x2fe>
 8004414:	2304      	movs	r3, #4
 8004416:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800441a:	e07a      	b.n	8004512 <UART_SetConfig+0x2fe>
 800441c:	2308      	movs	r3, #8
 800441e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004422:	e076      	b.n	8004512 <UART_SetConfig+0x2fe>
 8004424:	2310      	movs	r3, #16
 8004426:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800442a:	e072      	b.n	8004512 <UART_SetConfig+0x2fe>
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a35      	ldr	r2, [pc, #212]	; (8004508 <UART_SetConfig+0x2f4>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d12a      	bne.n	800448c <UART_SetConfig+0x278>
 8004436:	4b30      	ldr	r3, [pc, #192]	; (80044f8 <UART_SetConfig+0x2e4>)
 8004438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800443c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004440:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004444:	d01a      	beq.n	800447c <UART_SetConfig+0x268>
 8004446:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800444a:	d81b      	bhi.n	8004484 <UART_SetConfig+0x270>
 800444c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004450:	d00c      	beq.n	800446c <UART_SetConfig+0x258>
 8004452:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004456:	d815      	bhi.n	8004484 <UART_SetConfig+0x270>
 8004458:	2b00      	cmp	r3, #0
 800445a:	d003      	beq.n	8004464 <UART_SetConfig+0x250>
 800445c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004460:	d008      	beq.n	8004474 <UART_SetConfig+0x260>
 8004462:	e00f      	b.n	8004484 <UART_SetConfig+0x270>
 8004464:	2300      	movs	r3, #0
 8004466:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800446a:	e052      	b.n	8004512 <UART_SetConfig+0x2fe>
 800446c:	2302      	movs	r3, #2
 800446e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004472:	e04e      	b.n	8004512 <UART_SetConfig+0x2fe>
 8004474:	2304      	movs	r3, #4
 8004476:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800447a:	e04a      	b.n	8004512 <UART_SetConfig+0x2fe>
 800447c:	2308      	movs	r3, #8
 800447e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004482:	e046      	b.n	8004512 <UART_SetConfig+0x2fe>
 8004484:	2310      	movs	r3, #16
 8004486:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800448a:	e042      	b.n	8004512 <UART_SetConfig+0x2fe>
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a17      	ldr	r2, [pc, #92]	; (80044f0 <UART_SetConfig+0x2dc>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d13a      	bne.n	800450c <UART_SetConfig+0x2f8>
 8004496:	4b18      	ldr	r3, [pc, #96]	; (80044f8 <UART_SetConfig+0x2e4>)
 8004498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800449c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044a4:	d01a      	beq.n	80044dc <UART_SetConfig+0x2c8>
 80044a6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044aa:	d81b      	bhi.n	80044e4 <UART_SetConfig+0x2d0>
 80044ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044b0:	d00c      	beq.n	80044cc <UART_SetConfig+0x2b8>
 80044b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044b6:	d815      	bhi.n	80044e4 <UART_SetConfig+0x2d0>
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d003      	beq.n	80044c4 <UART_SetConfig+0x2b0>
 80044bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044c0:	d008      	beq.n	80044d4 <UART_SetConfig+0x2c0>
 80044c2:	e00f      	b.n	80044e4 <UART_SetConfig+0x2d0>
 80044c4:	2300      	movs	r3, #0
 80044c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044ca:	e022      	b.n	8004512 <UART_SetConfig+0x2fe>
 80044cc:	2302      	movs	r3, #2
 80044ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044d2:	e01e      	b.n	8004512 <UART_SetConfig+0x2fe>
 80044d4:	2304      	movs	r3, #4
 80044d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044da:	e01a      	b.n	8004512 <UART_SetConfig+0x2fe>
 80044dc:	2308      	movs	r3, #8
 80044de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044e2:	e016      	b.n	8004512 <UART_SetConfig+0x2fe>
 80044e4:	2310      	movs	r3, #16
 80044e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044ea:	e012      	b.n	8004512 <UART_SetConfig+0x2fe>
 80044ec:	cfff69f3 	.word	0xcfff69f3
 80044f0:	40008000 	.word	0x40008000
 80044f4:	40013800 	.word	0x40013800
 80044f8:	40021000 	.word	0x40021000
 80044fc:	40004400 	.word	0x40004400
 8004500:	40004800 	.word	0x40004800
 8004504:	40004c00 	.word	0x40004c00
 8004508:	40005000 	.word	0x40005000
 800450c:	2310      	movs	r3, #16
 800450e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4aae      	ldr	r2, [pc, #696]	; (80047d0 <UART_SetConfig+0x5bc>)
 8004518:	4293      	cmp	r3, r2
 800451a:	f040 8097 	bne.w	800464c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800451e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004522:	2b08      	cmp	r3, #8
 8004524:	d823      	bhi.n	800456e <UART_SetConfig+0x35a>
 8004526:	a201      	add	r2, pc, #4	; (adr r2, 800452c <UART_SetConfig+0x318>)
 8004528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800452c:	08004551 	.word	0x08004551
 8004530:	0800456f 	.word	0x0800456f
 8004534:	08004559 	.word	0x08004559
 8004538:	0800456f 	.word	0x0800456f
 800453c:	0800455f 	.word	0x0800455f
 8004540:	0800456f 	.word	0x0800456f
 8004544:	0800456f 	.word	0x0800456f
 8004548:	0800456f 	.word	0x0800456f
 800454c:	08004567 	.word	0x08004567
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004550:	f7fe fc00 	bl	8002d54 <HAL_RCC_GetPCLK1Freq>
 8004554:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004556:	e010      	b.n	800457a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004558:	4b9e      	ldr	r3, [pc, #632]	; (80047d4 <UART_SetConfig+0x5c0>)
 800455a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800455c:	e00d      	b.n	800457a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800455e:	f7fe fb61 	bl	8002c24 <HAL_RCC_GetSysClockFreq>
 8004562:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004564:	e009      	b.n	800457a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004566:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800456a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800456c:	e005      	b.n	800457a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800456e:	2300      	movs	r3, #0
 8004570:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004578:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800457a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 8130 	beq.w	80047e2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	4a94      	ldr	r2, [pc, #592]	; (80047d8 <UART_SetConfig+0x5c4>)
 8004588:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800458c:	461a      	mov	r2, r3
 800458e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004590:	fbb3 f3f2 	udiv	r3, r3, r2
 8004594:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	685a      	ldr	r2, [r3, #4]
 800459a:	4613      	mov	r3, r2
 800459c:	005b      	lsls	r3, r3, #1
 800459e:	4413      	add	r3, r2
 80045a0:	69ba      	ldr	r2, [r7, #24]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d305      	bcc.n	80045b2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045ac:	69ba      	ldr	r2, [r7, #24]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d903      	bls.n	80045ba <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80045b8:	e113      	b.n	80047e2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045bc:	2200      	movs	r2, #0
 80045be:	60bb      	str	r3, [r7, #8]
 80045c0:	60fa      	str	r2, [r7, #12]
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c6:	4a84      	ldr	r2, [pc, #528]	; (80047d8 <UART_SetConfig+0x5c4>)
 80045c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2200      	movs	r2, #0
 80045d0:	603b      	str	r3, [r7, #0]
 80045d2:	607a      	str	r2, [r7, #4]
 80045d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045d8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80045dc:	f7fc fafc 	bl	8000bd8 <__aeabi_uldivmod>
 80045e0:	4602      	mov	r2, r0
 80045e2:	460b      	mov	r3, r1
 80045e4:	4610      	mov	r0, r2
 80045e6:	4619      	mov	r1, r3
 80045e8:	f04f 0200 	mov.w	r2, #0
 80045ec:	f04f 0300 	mov.w	r3, #0
 80045f0:	020b      	lsls	r3, r1, #8
 80045f2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80045f6:	0202      	lsls	r2, r0, #8
 80045f8:	6979      	ldr	r1, [r7, #20]
 80045fa:	6849      	ldr	r1, [r1, #4]
 80045fc:	0849      	lsrs	r1, r1, #1
 80045fe:	2000      	movs	r0, #0
 8004600:	460c      	mov	r4, r1
 8004602:	4605      	mov	r5, r0
 8004604:	eb12 0804 	adds.w	r8, r2, r4
 8004608:	eb43 0905 	adc.w	r9, r3, r5
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	469a      	mov	sl, r3
 8004614:	4693      	mov	fp, r2
 8004616:	4652      	mov	r2, sl
 8004618:	465b      	mov	r3, fp
 800461a:	4640      	mov	r0, r8
 800461c:	4649      	mov	r1, r9
 800461e:	f7fc fadb 	bl	8000bd8 <__aeabi_uldivmod>
 8004622:	4602      	mov	r2, r0
 8004624:	460b      	mov	r3, r1
 8004626:	4613      	mov	r3, r2
 8004628:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800462a:	6a3b      	ldr	r3, [r7, #32]
 800462c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004630:	d308      	bcc.n	8004644 <UART_SetConfig+0x430>
 8004632:	6a3b      	ldr	r3, [r7, #32]
 8004634:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004638:	d204      	bcs.n	8004644 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	6a3a      	ldr	r2, [r7, #32]
 8004640:	60da      	str	r2, [r3, #12]
 8004642:	e0ce      	b.n	80047e2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800464a:	e0ca      	b.n	80047e2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	69db      	ldr	r3, [r3, #28]
 8004650:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004654:	d166      	bne.n	8004724 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004656:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800465a:	2b08      	cmp	r3, #8
 800465c:	d827      	bhi.n	80046ae <UART_SetConfig+0x49a>
 800465e:	a201      	add	r2, pc, #4	; (adr r2, 8004664 <UART_SetConfig+0x450>)
 8004660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004664:	08004689 	.word	0x08004689
 8004668:	08004691 	.word	0x08004691
 800466c:	08004699 	.word	0x08004699
 8004670:	080046af 	.word	0x080046af
 8004674:	0800469f 	.word	0x0800469f
 8004678:	080046af 	.word	0x080046af
 800467c:	080046af 	.word	0x080046af
 8004680:	080046af 	.word	0x080046af
 8004684:	080046a7 	.word	0x080046a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004688:	f7fe fb64 	bl	8002d54 <HAL_RCC_GetPCLK1Freq>
 800468c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800468e:	e014      	b.n	80046ba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004690:	f7fe fb76 	bl	8002d80 <HAL_RCC_GetPCLK2Freq>
 8004694:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004696:	e010      	b.n	80046ba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004698:	4b4e      	ldr	r3, [pc, #312]	; (80047d4 <UART_SetConfig+0x5c0>)
 800469a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800469c:	e00d      	b.n	80046ba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800469e:	f7fe fac1 	bl	8002c24 <HAL_RCC_GetSysClockFreq>
 80046a2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80046a4:	e009      	b.n	80046ba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80046ac:	e005      	b.n	80046ba <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80046b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80046ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046bc:	2b00      	cmp	r3, #0
 80046be:	f000 8090 	beq.w	80047e2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c6:	4a44      	ldr	r2, [pc, #272]	; (80047d8 <UART_SetConfig+0x5c4>)
 80046c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046cc:	461a      	mov	r2, r3
 80046ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80046d4:	005a      	lsls	r2, r3, #1
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	085b      	lsrs	r3, r3, #1
 80046dc:	441a      	add	r2, r3
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046e8:	6a3b      	ldr	r3, [r7, #32]
 80046ea:	2b0f      	cmp	r3, #15
 80046ec:	d916      	bls.n	800471c <UART_SetConfig+0x508>
 80046ee:	6a3b      	ldr	r3, [r7, #32]
 80046f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046f4:	d212      	bcs.n	800471c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046f6:	6a3b      	ldr	r3, [r7, #32]
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	f023 030f 	bic.w	r3, r3, #15
 80046fe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004700:	6a3b      	ldr	r3, [r7, #32]
 8004702:	085b      	lsrs	r3, r3, #1
 8004704:	b29b      	uxth	r3, r3
 8004706:	f003 0307 	and.w	r3, r3, #7
 800470a:	b29a      	uxth	r2, r3
 800470c:	8bfb      	ldrh	r3, [r7, #30]
 800470e:	4313      	orrs	r3, r2
 8004710:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	8bfa      	ldrh	r2, [r7, #30]
 8004718:	60da      	str	r2, [r3, #12]
 800471a:	e062      	b.n	80047e2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004722:	e05e      	b.n	80047e2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004724:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004728:	2b08      	cmp	r3, #8
 800472a:	d828      	bhi.n	800477e <UART_SetConfig+0x56a>
 800472c:	a201      	add	r2, pc, #4	; (adr r2, 8004734 <UART_SetConfig+0x520>)
 800472e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004732:	bf00      	nop
 8004734:	08004759 	.word	0x08004759
 8004738:	08004761 	.word	0x08004761
 800473c:	08004769 	.word	0x08004769
 8004740:	0800477f 	.word	0x0800477f
 8004744:	0800476f 	.word	0x0800476f
 8004748:	0800477f 	.word	0x0800477f
 800474c:	0800477f 	.word	0x0800477f
 8004750:	0800477f 	.word	0x0800477f
 8004754:	08004777 	.word	0x08004777
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004758:	f7fe fafc 	bl	8002d54 <HAL_RCC_GetPCLK1Freq>
 800475c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800475e:	e014      	b.n	800478a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004760:	f7fe fb0e 	bl	8002d80 <HAL_RCC_GetPCLK2Freq>
 8004764:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004766:	e010      	b.n	800478a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004768:	4b1a      	ldr	r3, [pc, #104]	; (80047d4 <UART_SetConfig+0x5c0>)
 800476a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800476c:	e00d      	b.n	800478a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800476e:	f7fe fa59 	bl	8002c24 <HAL_RCC_GetSysClockFreq>
 8004772:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004774:	e009      	b.n	800478a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004776:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800477a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800477c:	e005      	b.n	800478a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800477e:	2300      	movs	r3, #0
 8004780:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004788:	bf00      	nop
    }

    if (pclk != 0U)
 800478a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478c:	2b00      	cmp	r3, #0
 800478e:	d028      	beq.n	80047e2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004794:	4a10      	ldr	r2, [pc, #64]	; (80047d8 <UART_SetConfig+0x5c4>)
 8004796:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800479a:	461a      	mov	r2, r3
 800479c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479e:	fbb3 f2f2 	udiv	r2, r3, r2
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	085b      	lsrs	r3, r3, #1
 80047a8:	441a      	add	r2, r3
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047b4:	6a3b      	ldr	r3, [r7, #32]
 80047b6:	2b0f      	cmp	r3, #15
 80047b8:	d910      	bls.n	80047dc <UART_SetConfig+0x5c8>
 80047ba:	6a3b      	ldr	r3, [r7, #32]
 80047bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047c0:	d20c      	bcs.n	80047dc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047c2:	6a3b      	ldr	r3, [r7, #32]
 80047c4:	b29a      	uxth	r2, r3
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	60da      	str	r2, [r3, #12]
 80047cc:	e009      	b.n	80047e2 <UART_SetConfig+0x5ce>
 80047ce:	bf00      	nop
 80047d0:	40008000 	.word	0x40008000
 80047d4:	00f42400 	.word	0x00f42400
 80047d8:	0800780c 	.word	0x0800780c
      }
      else
      {
        ret = HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2201      	movs	r2, #1
 80047e6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	2201      	movs	r2, #1
 80047ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	2200      	movs	r2, #0
 80047f6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	2200      	movs	r2, #0
 80047fc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80047fe:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004802:	4618      	mov	r0, r3
 8004804:	3730      	adds	r7, #48	; 0x30
 8004806:	46bd      	mov	sp, r7
 8004808:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800480c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004818:	f003 0308 	and.w	r3, r3, #8
 800481c:	2b00      	cmp	r3, #0
 800481e:	d00a      	beq.n	8004836 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	430a      	orrs	r2, r1
 8004834:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00a      	beq.n	8004858 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	430a      	orrs	r2, r1
 8004856:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b00      	cmp	r3, #0
 8004862:	d00a      	beq.n	800487a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	430a      	orrs	r2, r1
 8004878:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800487e:	f003 0304 	and.w	r3, r3, #4
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00a      	beq.n	800489c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	430a      	orrs	r2, r1
 800489a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a0:	f003 0310 	and.w	r3, r3, #16
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00a      	beq.n	80048be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	430a      	orrs	r2, r1
 80048bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c2:	f003 0320 	and.w	r3, r3, #32
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d00a      	beq.n	80048e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	430a      	orrs	r2, r1
 80048de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d01a      	beq.n	8004922 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	430a      	orrs	r2, r1
 8004900:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004906:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800490a:	d10a      	bne.n	8004922 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	430a      	orrs	r2, r1
 8004920:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00a      	beq.n	8004944 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	430a      	orrs	r2, r1
 8004942:	605a      	str	r2, [r3, #4]
  }
}
 8004944:	bf00      	nop
 8004946:	370c      	adds	r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b098      	sub	sp, #96	; 0x60
 8004954:	af02      	add	r7, sp, #8
 8004956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004960:	f7fd f890 	bl	8001a84 <HAL_GetTick>
 8004964:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0308 	and.w	r3, r3, #8
 8004970:	2b08      	cmp	r3, #8
 8004972:	d12f      	bne.n	80049d4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004974:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004978:	9300      	str	r3, [sp, #0]
 800497a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800497c:	2200      	movs	r2, #0
 800497e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 f88e 	bl	8004aa4 <UART_WaitOnFlagUntilTimeout>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d022      	beq.n	80049d4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004996:	e853 3f00 	ldrex	r3, [r3]
 800499a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800499c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800499e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049a2:	653b      	str	r3, [r7, #80]	; 0x50
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	461a      	mov	r2, r3
 80049aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049ac:	647b      	str	r3, [r7, #68]	; 0x44
 80049ae:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80049b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80049b4:	e841 2300 	strex	r3, r2, [r1]
 80049b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80049ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d1e6      	bne.n	800498e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2220      	movs	r2, #32
 80049c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e063      	b.n	8004a9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0304 	and.w	r3, r3, #4
 80049de:	2b04      	cmp	r3, #4
 80049e0:	d149      	bne.n	8004a76 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049e2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80049e6:	9300      	str	r3, [sp, #0]
 80049e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049ea:	2200      	movs	r2, #0
 80049ec:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 f857 	bl	8004aa4 <UART_WaitOnFlagUntilTimeout>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d03c      	beq.n	8004a76 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a04:	e853 3f00 	ldrex	r3, [r3]
 8004a08:	623b      	str	r3, [r7, #32]
   return(result);
 8004a0a:	6a3b      	ldr	r3, [r7, #32]
 8004a0c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a10:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	461a      	mov	r2, r3
 8004a18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a1a:	633b      	str	r3, [r7, #48]	; 0x30
 8004a1c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a22:	e841 2300 	strex	r3, r2, [r1]
 8004a26:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d1e6      	bne.n	80049fc <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	3308      	adds	r3, #8
 8004a34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	e853 3f00 	ldrex	r3, [r3]
 8004a3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f023 0301 	bic.w	r3, r3, #1
 8004a44:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	3308      	adds	r3, #8
 8004a4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a4e:	61fa      	str	r2, [r7, #28]
 8004a50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a52:	69b9      	ldr	r1, [r7, #24]
 8004a54:	69fa      	ldr	r2, [r7, #28]
 8004a56:	e841 2300 	strex	r3, r2, [r1]
 8004a5a:	617b      	str	r3, [r7, #20]
   return(result);
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d1e5      	bne.n	8004a2e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e012      	b.n	8004a9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2220      	movs	r2, #32
 8004a82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3758      	adds	r7, #88	; 0x58
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	603b      	str	r3, [r7, #0]
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ab4:	e049      	b.n	8004b4a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004abc:	d045      	beq.n	8004b4a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004abe:	f7fc ffe1 	bl	8001a84 <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	69ba      	ldr	r2, [r7, #24]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d302      	bcc.n	8004ad4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e048      	b.n	8004b6a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d031      	beq.n	8004b4a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	69db      	ldr	r3, [r3, #28]
 8004aec:	f003 0308 	and.w	r3, r3, #8
 8004af0:	2b08      	cmp	r3, #8
 8004af2:	d110      	bne.n	8004b16 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2208      	movs	r2, #8
 8004afa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 f838 	bl	8004b72 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2208      	movs	r2, #8
 8004b06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e029      	b.n	8004b6a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	69db      	ldr	r3, [r3, #28]
 8004b1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b24:	d111      	bne.n	8004b4a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b30:	68f8      	ldr	r0, [r7, #12]
 8004b32:	f000 f81e 	bl	8004b72 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2220      	movs	r2, #32
 8004b3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e00f      	b.n	8004b6a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	69da      	ldr	r2, [r3, #28]
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	4013      	ands	r3, r2
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	bf0c      	ite	eq
 8004b5a:	2301      	moveq	r3, #1
 8004b5c:	2300      	movne	r3, #0
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	461a      	mov	r2, r3
 8004b62:	79fb      	ldrb	r3, [r7, #7]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d0a6      	beq.n	8004ab6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3710      	adds	r7, #16
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b095      	sub	sp, #84	; 0x54
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b82:	e853 3f00 	ldrex	r3, [r3]
 8004b86:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b8a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	461a      	mov	r2, r3
 8004b96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b98:	643b      	str	r3, [r7, #64]	; 0x40
 8004b9a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b9e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004ba0:	e841 2300 	strex	r3, r2, [r1]
 8004ba4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d1e6      	bne.n	8004b7a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	3308      	adds	r3, #8
 8004bb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb4:	6a3b      	ldr	r3, [r7, #32]
 8004bb6:	e853 3f00 	ldrex	r3, [r3]
 8004bba:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bc2:	f023 0301 	bic.w	r3, r3, #1
 8004bc6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	3308      	adds	r3, #8
 8004bce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004bd0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bd2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bd8:	e841 2300 	strex	r3, r2, [r1]
 8004bdc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1e3      	bne.n	8004bac <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d118      	bne.n	8004c1e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	f023 0310 	bic.w	r3, r3, #16
 8004c00:	647b      	str	r3, [r7, #68]	; 0x44
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	461a      	mov	r2, r3
 8004c08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c0a:	61bb      	str	r3, [r7, #24]
 8004c0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c0e:	6979      	ldr	r1, [r7, #20]
 8004c10:	69ba      	ldr	r2, [r7, #24]
 8004c12:	e841 2300 	strex	r3, r2, [r1]
 8004c16:	613b      	str	r3, [r7, #16]
   return(result);
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d1e6      	bne.n	8004bec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2220      	movs	r2, #32
 8004c22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004c32:	bf00      	nop
 8004c34:	3754      	adds	r7, #84	; 0x54
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr

08004c3e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b085      	sub	sp, #20
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d101      	bne.n	8004c54 <HAL_UARTEx_DisableFifoMode+0x16>
 8004c50:	2302      	movs	r3, #2
 8004c52:	e027      	b.n	8004ca4 <HAL_UARTEx_DisableFifoMode+0x66>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2224      	movs	r2, #36	; 0x24
 8004c60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f022 0201 	bic.w	r2, r2, #1
 8004c7a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004c82:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2220      	movs	r2, #32
 8004c96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3714      	adds	r7, #20
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d101      	bne.n	8004cc8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	e02d      	b.n	8004d24 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2224      	movs	r2, #36	; 0x24
 8004cd4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f022 0201 	bic.w	r2, r2, #1
 8004cee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 f84f 	bl	8004da8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2220      	movs	r2, #32
 8004d16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004d22:	2300      	movs	r3, #0
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d101      	bne.n	8004d44 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004d40:	2302      	movs	r3, #2
 8004d42:	e02d      	b.n	8004da0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2224      	movs	r2, #36	; 0x24
 8004d50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f022 0201 	bic.w	r2, r2, #1
 8004d6a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	683a      	ldr	r2, [r7, #0]
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f811 	bl	8004da8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2220      	movs	r2, #32
 8004d92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3710      	adds	r7, #16
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b085      	sub	sp, #20
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d108      	bne.n	8004dca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004dc8:	e031      	b.n	8004e2e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004dca:	2308      	movs	r3, #8
 8004dcc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004dce:	2308      	movs	r3, #8
 8004dd0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	0e5b      	lsrs	r3, r3, #25
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	f003 0307 	and.w	r3, r3, #7
 8004de0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	0f5b      	lsrs	r3, r3, #29
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	f003 0307 	and.w	r3, r3, #7
 8004df0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004df2:	7bbb      	ldrb	r3, [r7, #14]
 8004df4:	7b3a      	ldrb	r2, [r7, #12]
 8004df6:	4911      	ldr	r1, [pc, #68]	; (8004e3c <UARTEx_SetNbDataToProcess+0x94>)
 8004df8:	5c8a      	ldrb	r2, [r1, r2]
 8004dfa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004dfe:	7b3a      	ldrb	r2, [r7, #12]
 8004e00:	490f      	ldr	r1, [pc, #60]	; (8004e40 <UARTEx_SetNbDataToProcess+0x98>)
 8004e02:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e04:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e08:	b29a      	uxth	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e10:	7bfb      	ldrb	r3, [r7, #15]
 8004e12:	7b7a      	ldrb	r2, [r7, #13]
 8004e14:	4909      	ldr	r1, [pc, #36]	; (8004e3c <UARTEx_SetNbDataToProcess+0x94>)
 8004e16:	5c8a      	ldrb	r2, [r1, r2]
 8004e18:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004e1c:	7b7a      	ldrb	r2, [r7, #13]
 8004e1e:	4908      	ldr	r1, [pc, #32]	; (8004e40 <UARTEx_SetNbDataToProcess+0x98>)
 8004e20:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e22:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e26:	b29a      	uxth	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004e2e:	bf00      	nop
 8004e30:	3714      	adds	r7, #20
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	08007824 	.word	0x08007824
 8004e40:	0800782c 	.word	0x0800782c

08004e44 <__cvt>:
 8004e44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e48:	ec55 4b10 	vmov	r4, r5, d0
 8004e4c:	2d00      	cmp	r5, #0
 8004e4e:	460e      	mov	r6, r1
 8004e50:	4619      	mov	r1, r3
 8004e52:	462b      	mov	r3, r5
 8004e54:	bfbb      	ittet	lt
 8004e56:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004e5a:	461d      	movlt	r5, r3
 8004e5c:	2300      	movge	r3, #0
 8004e5e:	232d      	movlt	r3, #45	; 0x2d
 8004e60:	700b      	strb	r3, [r1, #0]
 8004e62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e64:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004e68:	4691      	mov	r9, r2
 8004e6a:	f023 0820 	bic.w	r8, r3, #32
 8004e6e:	bfbc      	itt	lt
 8004e70:	4622      	movlt	r2, r4
 8004e72:	4614      	movlt	r4, r2
 8004e74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e78:	d005      	beq.n	8004e86 <__cvt+0x42>
 8004e7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004e7e:	d100      	bne.n	8004e82 <__cvt+0x3e>
 8004e80:	3601      	adds	r6, #1
 8004e82:	2102      	movs	r1, #2
 8004e84:	e000      	b.n	8004e88 <__cvt+0x44>
 8004e86:	2103      	movs	r1, #3
 8004e88:	ab03      	add	r3, sp, #12
 8004e8a:	9301      	str	r3, [sp, #4]
 8004e8c:	ab02      	add	r3, sp, #8
 8004e8e:	9300      	str	r3, [sp, #0]
 8004e90:	ec45 4b10 	vmov	d0, r4, r5
 8004e94:	4653      	mov	r3, sl
 8004e96:	4632      	mov	r2, r6
 8004e98:	f000 fe36 	bl	8005b08 <_dtoa_r>
 8004e9c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004ea0:	4607      	mov	r7, r0
 8004ea2:	d102      	bne.n	8004eaa <__cvt+0x66>
 8004ea4:	f019 0f01 	tst.w	r9, #1
 8004ea8:	d022      	beq.n	8004ef0 <__cvt+0xac>
 8004eaa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004eae:	eb07 0906 	add.w	r9, r7, r6
 8004eb2:	d110      	bne.n	8004ed6 <__cvt+0x92>
 8004eb4:	783b      	ldrb	r3, [r7, #0]
 8004eb6:	2b30      	cmp	r3, #48	; 0x30
 8004eb8:	d10a      	bne.n	8004ed0 <__cvt+0x8c>
 8004eba:	2200      	movs	r2, #0
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	4620      	mov	r0, r4
 8004ec0:	4629      	mov	r1, r5
 8004ec2:	f7fb fe19 	bl	8000af8 <__aeabi_dcmpeq>
 8004ec6:	b918      	cbnz	r0, 8004ed0 <__cvt+0x8c>
 8004ec8:	f1c6 0601 	rsb	r6, r6, #1
 8004ecc:	f8ca 6000 	str.w	r6, [sl]
 8004ed0:	f8da 3000 	ldr.w	r3, [sl]
 8004ed4:	4499      	add	r9, r3
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	2300      	movs	r3, #0
 8004eda:	4620      	mov	r0, r4
 8004edc:	4629      	mov	r1, r5
 8004ede:	f7fb fe0b 	bl	8000af8 <__aeabi_dcmpeq>
 8004ee2:	b108      	cbz	r0, 8004ee8 <__cvt+0xa4>
 8004ee4:	f8cd 900c 	str.w	r9, [sp, #12]
 8004ee8:	2230      	movs	r2, #48	; 0x30
 8004eea:	9b03      	ldr	r3, [sp, #12]
 8004eec:	454b      	cmp	r3, r9
 8004eee:	d307      	bcc.n	8004f00 <__cvt+0xbc>
 8004ef0:	9b03      	ldr	r3, [sp, #12]
 8004ef2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ef4:	1bdb      	subs	r3, r3, r7
 8004ef6:	4638      	mov	r0, r7
 8004ef8:	6013      	str	r3, [r2, #0]
 8004efa:	b004      	add	sp, #16
 8004efc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f00:	1c59      	adds	r1, r3, #1
 8004f02:	9103      	str	r1, [sp, #12]
 8004f04:	701a      	strb	r2, [r3, #0]
 8004f06:	e7f0      	b.n	8004eea <__cvt+0xa6>

08004f08 <__exponent>:
 8004f08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2900      	cmp	r1, #0
 8004f0e:	bfb8      	it	lt
 8004f10:	4249      	neglt	r1, r1
 8004f12:	f803 2b02 	strb.w	r2, [r3], #2
 8004f16:	bfb4      	ite	lt
 8004f18:	222d      	movlt	r2, #45	; 0x2d
 8004f1a:	222b      	movge	r2, #43	; 0x2b
 8004f1c:	2909      	cmp	r1, #9
 8004f1e:	7042      	strb	r2, [r0, #1]
 8004f20:	dd2a      	ble.n	8004f78 <__exponent+0x70>
 8004f22:	f10d 0207 	add.w	r2, sp, #7
 8004f26:	4617      	mov	r7, r2
 8004f28:	260a      	movs	r6, #10
 8004f2a:	4694      	mov	ip, r2
 8004f2c:	fb91 f5f6 	sdiv	r5, r1, r6
 8004f30:	fb06 1415 	mls	r4, r6, r5, r1
 8004f34:	3430      	adds	r4, #48	; 0x30
 8004f36:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004f3a:	460c      	mov	r4, r1
 8004f3c:	2c63      	cmp	r4, #99	; 0x63
 8004f3e:	f102 32ff 	add.w	r2, r2, #4294967295
 8004f42:	4629      	mov	r1, r5
 8004f44:	dcf1      	bgt.n	8004f2a <__exponent+0x22>
 8004f46:	3130      	adds	r1, #48	; 0x30
 8004f48:	f1ac 0402 	sub.w	r4, ip, #2
 8004f4c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004f50:	1c41      	adds	r1, r0, #1
 8004f52:	4622      	mov	r2, r4
 8004f54:	42ba      	cmp	r2, r7
 8004f56:	d30a      	bcc.n	8004f6e <__exponent+0x66>
 8004f58:	f10d 0209 	add.w	r2, sp, #9
 8004f5c:	eba2 020c 	sub.w	r2, r2, ip
 8004f60:	42bc      	cmp	r4, r7
 8004f62:	bf88      	it	hi
 8004f64:	2200      	movhi	r2, #0
 8004f66:	4413      	add	r3, r2
 8004f68:	1a18      	subs	r0, r3, r0
 8004f6a:	b003      	add	sp, #12
 8004f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f6e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004f72:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004f76:	e7ed      	b.n	8004f54 <__exponent+0x4c>
 8004f78:	2330      	movs	r3, #48	; 0x30
 8004f7a:	3130      	adds	r1, #48	; 0x30
 8004f7c:	7083      	strb	r3, [r0, #2]
 8004f7e:	70c1      	strb	r1, [r0, #3]
 8004f80:	1d03      	adds	r3, r0, #4
 8004f82:	e7f1      	b.n	8004f68 <__exponent+0x60>

08004f84 <_printf_float>:
 8004f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f88:	ed2d 8b02 	vpush	{d8}
 8004f8c:	b08d      	sub	sp, #52	; 0x34
 8004f8e:	460c      	mov	r4, r1
 8004f90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004f94:	4616      	mov	r6, r2
 8004f96:	461f      	mov	r7, r3
 8004f98:	4605      	mov	r5, r0
 8004f9a:	f000 fcb5 	bl	8005908 <_localeconv_r>
 8004f9e:	f8d0 a000 	ldr.w	sl, [r0]
 8004fa2:	4650      	mov	r0, sl
 8004fa4:	f7fb f97c 	bl	80002a0 <strlen>
 8004fa8:	2300      	movs	r3, #0
 8004faa:	930a      	str	r3, [sp, #40]	; 0x28
 8004fac:	6823      	ldr	r3, [r4, #0]
 8004fae:	9305      	str	r3, [sp, #20]
 8004fb0:	f8d8 3000 	ldr.w	r3, [r8]
 8004fb4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004fb8:	3307      	adds	r3, #7
 8004fba:	f023 0307 	bic.w	r3, r3, #7
 8004fbe:	f103 0208 	add.w	r2, r3, #8
 8004fc2:	f8c8 2000 	str.w	r2, [r8]
 8004fc6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004fca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004fce:	9307      	str	r3, [sp, #28]
 8004fd0:	f8cd 8018 	str.w	r8, [sp, #24]
 8004fd4:	ee08 0a10 	vmov	s16, r0
 8004fd8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004fdc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fe0:	4b9e      	ldr	r3, [pc, #632]	; (800525c <_printf_float+0x2d8>)
 8004fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe6:	f7fb fdb9 	bl	8000b5c <__aeabi_dcmpun>
 8004fea:	bb88      	cbnz	r0, 8005050 <_printf_float+0xcc>
 8004fec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ff0:	4b9a      	ldr	r3, [pc, #616]	; (800525c <_printf_float+0x2d8>)
 8004ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ff6:	f7fb fd93 	bl	8000b20 <__aeabi_dcmple>
 8004ffa:	bb48      	cbnz	r0, 8005050 <_printf_float+0xcc>
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	2300      	movs	r3, #0
 8005000:	4640      	mov	r0, r8
 8005002:	4649      	mov	r1, r9
 8005004:	f7fb fd82 	bl	8000b0c <__aeabi_dcmplt>
 8005008:	b110      	cbz	r0, 8005010 <_printf_float+0x8c>
 800500a:	232d      	movs	r3, #45	; 0x2d
 800500c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005010:	4a93      	ldr	r2, [pc, #588]	; (8005260 <_printf_float+0x2dc>)
 8005012:	4b94      	ldr	r3, [pc, #592]	; (8005264 <_printf_float+0x2e0>)
 8005014:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005018:	bf94      	ite	ls
 800501a:	4690      	movls	r8, r2
 800501c:	4698      	movhi	r8, r3
 800501e:	2303      	movs	r3, #3
 8005020:	6123      	str	r3, [r4, #16]
 8005022:	9b05      	ldr	r3, [sp, #20]
 8005024:	f023 0304 	bic.w	r3, r3, #4
 8005028:	6023      	str	r3, [r4, #0]
 800502a:	f04f 0900 	mov.w	r9, #0
 800502e:	9700      	str	r7, [sp, #0]
 8005030:	4633      	mov	r3, r6
 8005032:	aa0b      	add	r2, sp, #44	; 0x2c
 8005034:	4621      	mov	r1, r4
 8005036:	4628      	mov	r0, r5
 8005038:	f000 f9da 	bl	80053f0 <_printf_common>
 800503c:	3001      	adds	r0, #1
 800503e:	f040 8090 	bne.w	8005162 <_printf_float+0x1de>
 8005042:	f04f 30ff 	mov.w	r0, #4294967295
 8005046:	b00d      	add	sp, #52	; 0x34
 8005048:	ecbd 8b02 	vpop	{d8}
 800504c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005050:	4642      	mov	r2, r8
 8005052:	464b      	mov	r3, r9
 8005054:	4640      	mov	r0, r8
 8005056:	4649      	mov	r1, r9
 8005058:	f7fb fd80 	bl	8000b5c <__aeabi_dcmpun>
 800505c:	b140      	cbz	r0, 8005070 <_printf_float+0xec>
 800505e:	464b      	mov	r3, r9
 8005060:	2b00      	cmp	r3, #0
 8005062:	bfbc      	itt	lt
 8005064:	232d      	movlt	r3, #45	; 0x2d
 8005066:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800506a:	4a7f      	ldr	r2, [pc, #508]	; (8005268 <_printf_float+0x2e4>)
 800506c:	4b7f      	ldr	r3, [pc, #508]	; (800526c <_printf_float+0x2e8>)
 800506e:	e7d1      	b.n	8005014 <_printf_float+0x90>
 8005070:	6863      	ldr	r3, [r4, #4]
 8005072:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005076:	9206      	str	r2, [sp, #24]
 8005078:	1c5a      	adds	r2, r3, #1
 800507a:	d13f      	bne.n	80050fc <_printf_float+0x178>
 800507c:	2306      	movs	r3, #6
 800507e:	6063      	str	r3, [r4, #4]
 8005080:	9b05      	ldr	r3, [sp, #20]
 8005082:	6861      	ldr	r1, [r4, #4]
 8005084:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005088:	2300      	movs	r3, #0
 800508a:	9303      	str	r3, [sp, #12]
 800508c:	ab0a      	add	r3, sp, #40	; 0x28
 800508e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005092:	ab09      	add	r3, sp, #36	; 0x24
 8005094:	ec49 8b10 	vmov	d0, r8, r9
 8005098:	9300      	str	r3, [sp, #0]
 800509a:	6022      	str	r2, [r4, #0]
 800509c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80050a0:	4628      	mov	r0, r5
 80050a2:	f7ff fecf 	bl	8004e44 <__cvt>
 80050a6:	9b06      	ldr	r3, [sp, #24]
 80050a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050aa:	2b47      	cmp	r3, #71	; 0x47
 80050ac:	4680      	mov	r8, r0
 80050ae:	d108      	bne.n	80050c2 <_printf_float+0x13e>
 80050b0:	1cc8      	adds	r0, r1, #3
 80050b2:	db02      	blt.n	80050ba <_printf_float+0x136>
 80050b4:	6863      	ldr	r3, [r4, #4]
 80050b6:	4299      	cmp	r1, r3
 80050b8:	dd41      	ble.n	800513e <_printf_float+0x1ba>
 80050ba:	f1ab 0302 	sub.w	r3, fp, #2
 80050be:	fa5f fb83 	uxtb.w	fp, r3
 80050c2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80050c6:	d820      	bhi.n	800510a <_printf_float+0x186>
 80050c8:	3901      	subs	r1, #1
 80050ca:	465a      	mov	r2, fp
 80050cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80050d0:	9109      	str	r1, [sp, #36]	; 0x24
 80050d2:	f7ff ff19 	bl	8004f08 <__exponent>
 80050d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050d8:	1813      	adds	r3, r2, r0
 80050da:	2a01      	cmp	r2, #1
 80050dc:	4681      	mov	r9, r0
 80050de:	6123      	str	r3, [r4, #16]
 80050e0:	dc02      	bgt.n	80050e8 <_printf_float+0x164>
 80050e2:	6822      	ldr	r2, [r4, #0]
 80050e4:	07d2      	lsls	r2, r2, #31
 80050e6:	d501      	bpl.n	80050ec <_printf_float+0x168>
 80050e8:	3301      	adds	r3, #1
 80050ea:	6123      	str	r3, [r4, #16]
 80050ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d09c      	beq.n	800502e <_printf_float+0xaa>
 80050f4:	232d      	movs	r3, #45	; 0x2d
 80050f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050fa:	e798      	b.n	800502e <_printf_float+0xaa>
 80050fc:	9a06      	ldr	r2, [sp, #24]
 80050fe:	2a47      	cmp	r2, #71	; 0x47
 8005100:	d1be      	bne.n	8005080 <_printf_float+0xfc>
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1bc      	bne.n	8005080 <_printf_float+0xfc>
 8005106:	2301      	movs	r3, #1
 8005108:	e7b9      	b.n	800507e <_printf_float+0xfa>
 800510a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800510e:	d118      	bne.n	8005142 <_printf_float+0x1be>
 8005110:	2900      	cmp	r1, #0
 8005112:	6863      	ldr	r3, [r4, #4]
 8005114:	dd0b      	ble.n	800512e <_printf_float+0x1aa>
 8005116:	6121      	str	r1, [r4, #16]
 8005118:	b913      	cbnz	r3, 8005120 <_printf_float+0x19c>
 800511a:	6822      	ldr	r2, [r4, #0]
 800511c:	07d0      	lsls	r0, r2, #31
 800511e:	d502      	bpl.n	8005126 <_printf_float+0x1a2>
 8005120:	3301      	adds	r3, #1
 8005122:	440b      	add	r3, r1
 8005124:	6123      	str	r3, [r4, #16]
 8005126:	65a1      	str	r1, [r4, #88]	; 0x58
 8005128:	f04f 0900 	mov.w	r9, #0
 800512c:	e7de      	b.n	80050ec <_printf_float+0x168>
 800512e:	b913      	cbnz	r3, 8005136 <_printf_float+0x1b2>
 8005130:	6822      	ldr	r2, [r4, #0]
 8005132:	07d2      	lsls	r2, r2, #31
 8005134:	d501      	bpl.n	800513a <_printf_float+0x1b6>
 8005136:	3302      	adds	r3, #2
 8005138:	e7f4      	b.n	8005124 <_printf_float+0x1a0>
 800513a:	2301      	movs	r3, #1
 800513c:	e7f2      	b.n	8005124 <_printf_float+0x1a0>
 800513e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005142:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005144:	4299      	cmp	r1, r3
 8005146:	db05      	blt.n	8005154 <_printf_float+0x1d0>
 8005148:	6823      	ldr	r3, [r4, #0]
 800514a:	6121      	str	r1, [r4, #16]
 800514c:	07d8      	lsls	r0, r3, #31
 800514e:	d5ea      	bpl.n	8005126 <_printf_float+0x1a2>
 8005150:	1c4b      	adds	r3, r1, #1
 8005152:	e7e7      	b.n	8005124 <_printf_float+0x1a0>
 8005154:	2900      	cmp	r1, #0
 8005156:	bfd4      	ite	le
 8005158:	f1c1 0202 	rsble	r2, r1, #2
 800515c:	2201      	movgt	r2, #1
 800515e:	4413      	add	r3, r2
 8005160:	e7e0      	b.n	8005124 <_printf_float+0x1a0>
 8005162:	6823      	ldr	r3, [r4, #0]
 8005164:	055a      	lsls	r2, r3, #21
 8005166:	d407      	bmi.n	8005178 <_printf_float+0x1f4>
 8005168:	6923      	ldr	r3, [r4, #16]
 800516a:	4642      	mov	r2, r8
 800516c:	4631      	mov	r1, r6
 800516e:	4628      	mov	r0, r5
 8005170:	47b8      	blx	r7
 8005172:	3001      	adds	r0, #1
 8005174:	d12c      	bne.n	80051d0 <_printf_float+0x24c>
 8005176:	e764      	b.n	8005042 <_printf_float+0xbe>
 8005178:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800517c:	f240 80e0 	bls.w	8005340 <_printf_float+0x3bc>
 8005180:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005184:	2200      	movs	r2, #0
 8005186:	2300      	movs	r3, #0
 8005188:	f7fb fcb6 	bl	8000af8 <__aeabi_dcmpeq>
 800518c:	2800      	cmp	r0, #0
 800518e:	d034      	beq.n	80051fa <_printf_float+0x276>
 8005190:	4a37      	ldr	r2, [pc, #220]	; (8005270 <_printf_float+0x2ec>)
 8005192:	2301      	movs	r3, #1
 8005194:	4631      	mov	r1, r6
 8005196:	4628      	mov	r0, r5
 8005198:	47b8      	blx	r7
 800519a:	3001      	adds	r0, #1
 800519c:	f43f af51 	beq.w	8005042 <_printf_float+0xbe>
 80051a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051a4:	429a      	cmp	r2, r3
 80051a6:	db02      	blt.n	80051ae <_printf_float+0x22a>
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	07d8      	lsls	r0, r3, #31
 80051ac:	d510      	bpl.n	80051d0 <_printf_float+0x24c>
 80051ae:	ee18 3a10 	vmov	r3, s16
 80051b2:	4652      	mov	r2, sl
 80051b4:	4631      	mov	r1, r6
 80051b6:	4628      	mov	r0, r5
 80051b8:	47b8      	blx	r7
 80051ba:	3001      	adds	r0, #1
 80051bc:	f43f af41 	beq.w	8005042 <_printf_float+0xbe>
 80051c0:	f04f 0800 	mov.w	r8, #0
 80051c4:	f104 091a 	add.w	r9, r4, #26
 80051c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051ca:	3b01      	subs	r3, #1
 80051cc:	4543      	cmp	r3, r8
 80051ce:	dc09      	bgt.n	80051e4 <_printf_float+0x260>
 80051d0:	6823      	ldr	r3, [r4, #0]
 80051d2:	079b      	lsls	r3, r3, #30
 80051d4:	f100 8107 	bmi.w	80053e6 <_printf_float+0x462>
 80051d8:	68e0      	ldr	r0, [r4, #12]
 80051da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051dc:	4298      	cmp	r0, r3
 80051de:	bfb8      	it	lt
 80051e0:	4618      	movlt	r0, r3
 80051e2:	e730      	b.n	8005046 <_printf_float+0xc2>
 80051e4:	2301      	movs	r3, #1
 80051e6:	464a      	mov	r2, r9
 80051e8:	4631      	mov	r1, r6
 80051ea:	4628      	mov	r0, r5
 80051ec:	47b8      	blx	r7
 80051ee:	3001      	adds	r0, #1
 80051f0:	f43f af27 	beq.w	8005042 <_printf_float+0xbe>
 80051f4:	f108 0801 	add.w	r8, r8, #1
 80051f8:	e7e6      	b.n	80051c8 <_printf_float+0x244>
 80051fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	dc39      	bgt.n	8005274 <_printf_float+0x2f0>
 8005200:	4a1b      	ldr	r2, [pc, #108]	; (8005270 <_printf_float+0x2ec>)
 8005202:	2301      	movs	r3, #1
 8005204:	4631      	mov	r1, r6
 8005206:	4628      	mov	r0, r5
 8005208:	47b8      	blx	r7
 800520a:	3001      	adds	r0, #1
 800520c:	f43f af19 	beq.w	8005042 <_printf_float+0xbe>
 8005210:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005214:	4313      	orrs	r3, r2
 8005216:	d102      	bne.n	800521e <_printf_float+0x29a>
 8005218:	6823      	ldr	r3, [r4, #0]
 800521a:	07d9      	lsls	r1, r3, #31
 800521c:	d5d8      	bpl.n	80051d0 <_printf_float+0x24c>
 800521e:	ee18 3a10 	vmov	r3, s16
 8005222:	4652      	mov	r2, sl
 8005224:	4631      	mov	r1, r6
 8005226:	4628      	mov	r0, r5
 8005228:	47b8      	blx	r7
 800522a:	3001      	adds	r0, #1
 800522c:	f43f af09 	beq.w	8005042 <_printf_float+0xbe>
 8005230:	f04f 0900 	mov.w	r9, #0
 8005234:	f104 0a1a 	add.w	sl, r4, #26
 8005238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800523a:	425b      	negs	r3, r3
 800523c:	454b      	cmp	r3, r9
 800523e:	dc01      	bgt.n	8005244 <_printf_float+0x2c0>
 8005240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005242:	e792      	b.n	800516a <_printf_float+0x1e6>
 8005244:	2301      	movs	r3, #1
 8005246:	4652      	mov	r2, sl
 8005248:	4631      	mov	r1, r6
 800524a:	4628      	mov	r0, r5
 800524c:	47b8      	blx	r7
 800524e:	3001      	adds	r0, #1
 8005250:	f43f aef7 	beq.w	8005042 <_printf_float+0xbe>
 8005254:	f109 0901 	add.w	r9, r9, #1
 8005258:	e7ee      	b.n	8005238 <_printf_float+0x2b4>
 800525a:	bf00      	nop
 800525c:	7fefffff 	.word	0x7fefffff
 8005260:	08007834 	.word	0x08007834
 8005264:	08007838 	.word	0x08007838
 8005268:	0800783c 	.word	0x0800783c
 800526c:	08007840 	.word	0x08007840
 8005270:	08007844 	.word	0x08007844
 8005274:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005276:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005278:	429a      	cmp	r2, r3
 800527a:	bfa8      	it	ge
 800527c:	461a      	movge	r2, r3
 800527e:	2a00      	cmp	r2, #0
 8005280:	4691      	mov	r9, r2
 8005282:	dc37      	bgt.n	80052f4 <_printf_float+0x370>
 8005284:	f04f 0b00 	mov.w	fp, #0
 8005288:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800528c:	f104 021a 	add.w	r2, r4, #26
 8005290:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005292:	9305      	str	r3, [sp, #20]
 8005294:	eba3 0309 	sub.w	r3, r3, r9
 8005298:	455b      	cmp	r3, fp
 800529a:	dc33      	bgt.n	8005304 <_printf_float+0x380>
 800529c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052a0:	429a      	cmp	r2, r3
 80052a2:	db3b      	blt.n	800531c <_printf_float+0x398>
 80052a4:	6823      	ldr	r3, [r4, #0]
 80052a6:	07da      	lsls	r2, r3, #31
 80052a8:	d438      	bmi.n	800531c <_printf_float+0x398>
 80052aa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80052ae:	eba2 0903 	sub.w	r9, r2, r3
 80052b2:	9b05      	ldr	r3, [sp, #20]
 80052b4:	1ad2      	subs	r2, r2, r3
 80052b6:	4591      	cmp	r9, r2
 80052b8:	bfa8      	it	ge
 80052ba:	4691      	movge	r9, r2
 80052bc:	f1b9 0f00 	cmp.w	r9, #0
 80052c0:	dc35      	bgt.n	800532e <_printf_float+0x3aa>
 80052c2:	f04f 0800 	mov.w	r8, #0
 80052c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052ca:	f104 0a1a 	add.w	sl, r4, #26
 80052ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052d2:	1a9b      	subs	r3, r3, r2
 80052d4:	eba3 0309 	sub.w	r3, r3, r9
 80052d8:	4543      	cmp	r3, r8
 80052da:	f77f af79 	ble.w	80051d0 <_printf_float+0x24c>
 80052de:	2301      	movs	r3, #1
 80052e0:	4652      	mov	r2, sl
 80052e2:	4631      	mov	r1, r6
 80052e4:	4628      	mov	r0, r5
 80052e6:	47b8      	blx	r7
 80052e8:	3001      	adds	r0, #1
 80052ea:	f43f aeaa 	beq.w	8005042 <_printf_float+0xbe>
 80052ee:	f108 0801 	add.w	r8, r8, #1
 80052f2:	e7ec      	b.n	80052ce <_printf_float+0x34a>
 80052f4:	4613      	mov	r3, r2
 80052f6:	4631      	mov	r1, r6
 80052f8:	4642      	mov	r2, r8
 80052fa:	4628      	mov	r0, r5
 80052fc:	47b8      	blx	r7
 80052fe:	3001      	adds	r0, #1
 8005300:	d1c0      	bne.n	8005284 <_printf_float+0x300>
 8005302:	e69e      	b.n	8005042 <_printf_float+0xbe>
 8005304:	2301      	movs	r3, #1
 8005306:	4631      	mov	r1, r6
 8005308:	4628      	mov	r0, r5
 800530a:	9205      	str	r2, [sp, #20]
 800530c:	47b8      	blx	r7
 800530e:	3001      	adds	r0, #1
 8005310:	f43f ae97 	beq.w	8005042 <_printf_float+0xbe>
 8005314:	9a05      	ldr	r2, [sp, #20]
 8005316:	f10b 0b01 	add.w	fp, fp, #1
 800531a:	e7b9      	b.n	8005290 <_printf_float+0x30c>
 800531c:	ee18 3a10 	vmov	r3, s16
 8005320:	4652      	mov	r2, sl
 8005322:	4631      	mov	r1, r6
 8005324:	4628      	mov	r0, r5
 8005326:	47b8      	blx	r7
 8005328:	3001      	adds	r0, #1
 800532a:	d1be      	bne.n	80052aa <_printf_float+0x326>
 800532c:	e689      	b.n	8005042 <_printf_float+0xbe>
 800532e:	9a05      	ldr	r2, [sp, #20]
 8005330:	464b      	mov	r3, r9
 8005332:	4442      	add	r2, r8
 8005334:	4631      	mov	r1, r6
 8005336:	4628      	mov	r0, r5
 8005338:	47b8      	blx	r7
 800533a:	3001      	adds	r0, #1
 800533c:	d1c1      	bne.n	80052c2 <_printf_float+0x33e>
 800533e:	e680      	b.n	8005042 <_printf_float+0xbe>
 8005340:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005342:	2a01      	cmp	r2, #1
 8005344:	dc01      	bgt.n	800534a <_printf_float+0x3c6>
 8005346:	07db      	lsls	r3, r3, #31
 8005348:	d53a      	bpl.n	80053c0 <_printf_float+0x43c>
 800534a:	2301      	movs	r3, #1
 800534c:	4642      	mov	r2, r8
 800534e:	4631      	mov	r1, r6
 8005350:	4628      	mov	r0, r5
 8005352:	47b8      	blx	r7
 8005354:	3001      	adds	r0, #1
 8005356:	f43f ae74 	beq.w	8005042 <_printf_float+0xbe>
 800535a:	ee18 3a10 	vmov	r3, s16
 800535e:	4652      	mov	r2, sl
 8005360:	4631      	mov	r1, r6
 8005362:	4628      	mov	r0, r5
 8005364:	47b8      	blx	r7
 8005366:	3001      	adds	r0, #1
 8005368:	f43f ae6b 	beq.w	8005042 <_printf_float+0xbe>
 800536c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005370:	2200      	movs	r2, #0
 8005372:	2300      	movs	r3, #0
 8005374:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005378:	f7fb fbbe 	bl	8000af8 <__aeabi_dcmpeq>
 800537c:	b9d8      	cbnz	r0, 80053b6 <_printf_float+0x432>
 800537e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005382:	f108 0201 	add.w	r2, r8, #1
 8005386:	4631      	mov	r1, r6
 8005388:	4628      	mov	r0, r5
 800538a:	47b8      	blx	r7
 800538c:	3001      	adds	r0, #1
 800538e:	d10e      	bne.n	80053ae <_printf_float+0x42a>
 8005390:	e657      	b.n	8005042 <_printf_float+0xbe>
 8005392:	2301      	movs	r3, #1
 8005394:	4652      	mov	r2, sl
 8005396:	4631      	mov	r1, r6
 8005398:	4628      	mov	r0, r5
 800539a:	47b8      	blx	r7
 800539c:	3001      	adds	r0, #1
 800539e:	f43f ae50 	beq.w	8005042 <_printf_float+0xbe>
 80053a2:	f108 0801 	add.w	r8, r8, #1
 80053a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053a8:	3b01      	subs	r3, #1
 80053aa:	4543      	cmp	r3, r8
 80053ac:	dcf1      	bgt.n	8005392 <_printf_float+0x40e>
 80053ae:	464b      	mov	r3, r9
 80053b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80053b4:	e6da      	b.n	800516c <_printf_float+0x1e8>
 80053b6:	f04f 0800 	mov.w	r8, #0
 80053ba:	f104 0a1a 	add.w	sl, r4, #26
 80053be:	e7f2      	b.n	80053a6 <_printf_float+0x422>
 80053c0:	2301      	movs	r3, #1
 80053c2:	4642      	mov	r2, r8
 80053c4:	e7df      	b.n	8005386 <_printf_float+0x402>
 80053c6:	2301      	movs	r3, #1
 80053c8:	464a      	mov	r2, r9
 80053ca:	4631      	mov	r1, r6
 80053cc:	4628      	mov	r0, r5
 80053ce:	47b8      	blx	r7
 80053d0:	3001      	adds	r0, #1
 80053d2:	f43f ae36 	beq.w	8005042 <_printf_float+0xbe>
 80053d6:	f108 0801 	add.w	r8, r8, #1
 80053da:	68e3      	ldr	r3, [r4, #12]
 80053dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053de:	1a5b      	subs	r3, r3, r1
 80053e0:	4543      	cmp	r3, r8
 80053e2:	dcf0      	bgt.n	80053c6 <_printf_float+0x442>
 80053e4:	e6f8      	b.n	80051d8 <_printf_float+0x254>
 80053e6:	f04f 0800 	mov.w	r8, #0
 80053ea:	f104 0919 	add.w	r9, r4, #25
 80053ee:	e7f4      	b.n	80053da <_printf_float+0x456>

080053f0 <_printf_common>:
 80053f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053f4:	4616      	mov	r6, r2
 80053f6:	4699      	mov	r9, r3
 80053f8:	688a      	ldr	r2, [r1, #8]
 80053fa:	690b      	ldr	r3, [r1, #16]
 80053fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005400:	4293      	cmp	r3, r2
 8005402:	bfb8      	it	lt
 8005404:	4613      	movlt	r3, r2
 8005406:	6033      	str	r3, [r6, #0]
 8005408:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800540c:	4607      	mov	r7, r0
 800540e:	460c      	mov	r4, r1
 8005410:	b10a      	cbz	r2, 8005416 <_printf_common+0x26>
 8005412:	3301      	adds	r3, #1
 8005414:	6033      	str	r3, [r6, #0]
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	0699      	lsls	r1, r3, #26
 800541a:	bf42      	ittt	mi
 800541c:	6833      	ldrmi	r3, [r6, #0]
 800541e:	3302      	addmi	r3, #2
 8005420:	6033      	strmi	r3, [r6, #0]
 8005422:	6825      	ldr	r5, [r4, #0]
 8005424:	f015 0506 	ands.w	r5, r5, #6
 8005428:	d106      	bne.n	8005438 <_printf_common+0x48>
 800542a:	f104 0a19 	add.w	sl, r4, #25
 800542e:	68e3      	ldr	r3, [r4, #12]
 8005430:	6832      	ldr	r2, [r6, #0]
 8005432:	1a9b      	subs	r3, r3, r2
 8005434:	42ab      	cmp	r3, r5
 8005436:	dc26      	bgt.n	8005486 <_printf_common+0x96>
 8005438:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800543c:	1e13      	subs	r3, r2, #0
 800543e:	6822      	ldr	r2, [r4, #0]
 8005440:	bf18      	it	ne
 8005442:	2301      	movne	r3, #1
 8005444:	0692      	lsls	r2, r2, #26
 8005446:	d42b      	bmi.n	80054a0 <_printf_common+0xb0>
 8005448:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800544c:	4649      	mov	r1, r9
 800544e:	4638      	mov	r0, r7
 8005450:	47c0      	blx	r8
 8005452:	3001      	adds	r0, #1
 8005454:	d01e      	beq.n	8005494 <_printf_common+0xa4>
 8005456:	6823      	ldr	r3, [r4, #0]
 8005458:	6922      	ldr	r2, [r4, #16]
 800545a:	f003 0306 	and.w	r3, r3, #6
 800545e:	2b04      	cmp	r3, #4
 8005460:	bf02      	ittt	eq
 8005462:	68e5      	ldreq	r5, [r4, #12]
 8005464:	6833      	ldreq	r3, [r6, #0]
 8005466:	1aed      	subeq	r5, r5, r3
 8005468:	68a3      	ldr	r3, [r4, #8]
 800546a:	bf0c      	ite	eq
 800546c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005470:	2500      	movne	r5, #0
 8005472:	4293      	cmp	r3, r2
 8005474:	bfc4      	itt	gt
 8005476:	1a9b      	subgt	r3, r3, r2
 8005478:	18ed      	addgt	r5, r5, r3
 800547a:	2600      	movs	r6, #0
 800547c:	341a      	adds	r4, #26
 800547e:	42b5      	cmp	r5, r6
 8005480:	d11a      	bne.n	80054b8 <_printf_common+0xc8>
 8005482:	2000      	movs	r0, #0
 8005484:	e008      	b.n	8005498 <_printf_common+0xa8>
 8005486:	2301      	movs	r3, #1
 8005488:	4652      	mov	r2, sl
 800548a:	4649      	mov	r1, r9
 800548c:	4638      	mov	r0, r7
 800548e:	47c0      	blx	r8
 8005490:	3001      	adds	r0, #1
 8005492:	d103      	bne.n	800549c <_printf_common+0xac>
 8005494:	f04f 30ff 	mov.w	r0, #4294967295
 8005498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800549c:	3501      	adds	r5, #1
 800549e:	e7c6      	b.n	800542e <_printf_common+0x3e>
 80054a0:	18e1      	adds	r1, r4, r3
 80054a2:	1c5a      	adds	r2, r3, #1
 80054a4:	2030      	movs	r0, #48	; 0x30
 80054a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054aa:	4422      	add	r2, r4
 80054ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054b4:	3302      	adds	r3, #2
 80054b6:	e7c7      	b.n	8005448 <_printf_common+0x58>
 80054b8:	2301      	movs	r3, #1
 80054ba:	4622      	mov	r2, r4
 80054bc:	4649      	mov	r1, r9
 80054be:	4638      	mov	r0, r7
 80054c0:	47c0      	blx	r8
 80054c2:	3001      	adds	r0, #1
 80054c4:	d0e6      	beq.n	8005494 <_printf_common+0xa4>
 80054c6:	3601      	adds	r6, #1
 80054c8:	e7d9      	b.n	800547e <_printf_common+0x8e>
	...

080054cc <_printf_i>:
 80054cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054d0:	7e0f      	ldrb	r7, [r1, #24]
 80054d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054d4:	2f78      	cmp	r7, #120	; 0x78
 80054d6:	4691      	mov	r9, r2
 80054d8:	4680      	mov	r8, r0
 80054da:	460c      	mov	r4, r1
 80054dc:	469a      	mov	sl, r3
 80054de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80054e2:	d807      	bhi.n	80054f4 <_printf_i+0x28>
 80054e4:	2f62      	cmp	r7, #98	; 0x62
 80054e6:	d80a      	bhi.n	80054fe <_printf_i+0x32>
 80054e8:	2f00      	cmp	r7, #0
 80054ea:	f000 80d4 	beq.w	8005696 <_printf_i+0x1ca>
 80054ee:	2f58      	cmp	r7, #88	; 0x58
 80054f0:	f000 80c0 	beq.w	8005674 <_printf_i+0x1a8>
 80054f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80054fc:	e03a      	b.n	8005574 <_printf_i+0xa8>
 80054fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005502:	2b15      	cmp	r3, #21
 8005504:	d8f6      	bhi.n	80054f4 <_printf_i+0x28>
 8005506:	a101      	add	r1, pc, #4	; (adr r1, 800550c <_printf_i+0x40>)
 8005508:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800550c:	08005565 	.word	0x08005565
 8005510:	08005579 	.word	0x08005579
 8005514:	080054f5 	.word	0x080054f5
 8005518:	080054f5 	.word	0x080054f5
 800551c:	080054f5 	.word	0x080054f5
 8005520:	080054f5 	.word	0x080054f5
 8005524:	08005579 	.word	0x08005579
 8005528:	080054f5 	.word	0x080054f5
 800552c:	080054f5 	.word	0x080054f5
 8005530:	080054f5 	.word	0x080054f5
 8005534:	080054f5 	.word	0x080054f5
 8005538:	0800567d 	.word	0x0800567d
 800553c:	080055a5 	.word	0x080055a5
 8005540:	08005637 	.word	0x08005637
 8005544:	080054f5 	.word	0x080054f5
 8005548:	080054f5 	.word	0x080054f5
 800554c:	0800569f 	.word	0x0800569f
 8005550:	080054f5 	.word	0x080054f5
 8005554:	080055a5 	.word	0x080055a5
 8005558:	080054f5 	.word	0x080054f5
 800555c:	080054f5 	.word	0x080054f5
 8005560:	0800563f 	.word	0x0800563f
 8005564:	682b      	ldr	r3, [r5, #0]
 8005566:	1d1a      	adds	r2, r3, #4
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	602a      	str	r2, [r5, #0]
 800556c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005570:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005574:	2301      	movs	r3, #1
 8005576:	e09f      	b.n	80056b8 <_printf_i+0x1ec>
 8005578:	6820      	ldr	r0, [r4, #0]
 800557a:	682b      	ldr	r3, [r5, #0]
 800557c:	0607      	lsls	r7, r0, #24
 800557e:	f103 0104 	add.w	r1, r3, #4
 8005582:	6029      	str	r1, [r5, #0]
 8005584:	d501      	bpl.n	800558a <_printf_i+0xbe>
 8005586:	681e      	ldr	r6, [r3, #0]
 8005588:	e003      	b.n	8005592 <_printf_i+0xc6>
 800558a:	0646      	lsls	r6, r0, #25
 800558c:	d5fb      	bpl.n	8005586 <_printf_i+0xba>
 800558e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005592:	2e00      	cmp	r6, #0
 8005594:	da03      	bge.n	800559e <_printf_i+0xd2>
 8005596:	232d      	movs	r3, #45	; 0x2d
 8005598:	4276      	negs	r6, r6
 800559a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800559e:	485a      	ldr	r0, [pc, #360]	; (8005708 <_printf_i+0x23c>)
 80055a0:	230a      	movs	r3, #10
 80055a2:	e012      	b.n	80055ca <_printf_i+0xfe>
 80055a4:	682b      	ldr	r3, [r5, #0]
 80055a6:	6820      	ldr	r0, [r4, #0]
 80055a8:	1d19      	adds	r1, r3, #4
 80055aa:	6029      	str	r1, [r5, #0]
 80055ac:	0605      	lsls	r5, r0, #24
 80055ae:	d501      	bpl.n	80055b4 <_printf_i+0xe8>
 80055b0:	681e      	ldr	r6, [r3, #0]
 80055b2:	e002      	b.n	80055ba <_printf_i+0xee>
 80055b4:	0641      	lsls	r1, r0, #25
 80055b6:	d5fb      	bpl.n	80055b0 <_printf_i+0xe4>
 80055b8:	881e      	ldrh	r6, [r3, #0]
 80055ba:	4853      	ldr	r0, [pc, #332]	; (8005708 <_printf_i+0x23c>)
 80055bc:	2f6f      	cmp	r7, #111	; 0x6f
 80055be:	bf0c      	ite	eq
 80055c0:	2308      	moveq	r3, #8
 80055c2:	230a      	movne	r3, #10
 80055c4:	2100      	movs	r1, #0
 80055c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055ca:	6865      	ldr	r5, [r4, #4]
 80055cc:	60a5      	str	r5, [r4, #8]
 80055ce:	2d00      	cmp	r5, #0
 80055d0:	bfa2      	ittt	ge
 80055d2:	6821      	ldrge	r1, [r4, #0]
 80055d4:	f021 0104 	bicge.w	r1, r1, #4
 80055d8:	6021      	strge	r1, [r4, #0]
 80055da:	b90e      	cbnz	r6, 80055e0 <_printf_i+0x114>
 80055dc:	2d00      	cmp	r5, #0
 80055de:	d04b      	beq.n	8005678 <_printf_i+0x1ac>
 80055e0:	4615      	mov	r5, r2
 80055e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80055e6:	fb03 6711 	mls	r7, r3, r1, r6
 80055ea:	5dc7      	ldrb	r7, [r0, r7]
 80055ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80055f0:	4637      	mov	r7, r6
 80055f2:	42bb      	cmp	r3, r7
 80055f4:	460e      	mov	r6, r1
 80055f6:	d9f4      	bls.n	80055e2 <_printf_i+0x116>
 80055f8:	2b08      	cmp	r3, #8
 80055fa:	d10b      	bne.n	8005614 <_printf_i+0x148>
 80055fc:	6823      	ldr	r3, [r4, #0]
 80055fe:	07de      	lsls	r6, r3, #31
 8005600:	d508      	bpl.n	8005614 <_printf_i+0x148>
 8005602:	6923      	ldr	r3, [r4, #16]
 8005604:	6861      	ldr	r1, [r4, #4]
 8005606:	4299      	cmp	r1, r3
 8005608:	bfde      	ittt	le
 800560a:	2330      	movle	r3, #48	; 0x30
 800560c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005610:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005614:	1b52      	subs	r2, r2, r5
 8005616:	6122      	str	r2, [r4, #16]
 8005618:	f8cd a000 	str.w	sl, [sp]
 800561c:	464b      	mov	r3, r9
 800561e:	aa03      	add	r2, sp, #12
 8005620:	4621      	mov	r1, r4
 8005622:	4640      	mov	r0, r8
 8005624:	f7ff fee4 	bl	80053f0 <_printf_common>
 8005628:	3001      	adds	r0, #1
 800562a:	d14a      	bne.n	80056c2 <_printf_i+0x1f6>
 800562c:	f04f 30ff 	mov.w	r0, #4294967295
 8005630:	b004      	add	sp, #16
 8005632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005636:	6823      	ldr	r3, [r4, #0]
 8005638:	f043 0320 	orr.w	r3, r3, #32
 800563c:	6023      	str	r3, [r4, #0]
 800563e:	4833      	ldr	r0, [pc, #204]	; (800570c <_printf_i+0x240>)
 8005640:	2778      	movs	r7, #120	; 0x78
 8005642:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	6829      	ldr	r1, [r5, #0]
 800564a:	061f      	lsls	r7, r3, #24
 800564c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005650:	d402      	bmi.n	8005658 <_printf_i+0x18c>
 8005652:	065f      	lsls	r7, r3, #25
 8005654:	bf48      	it	mi
 8005656:	b2b6      	uxthmi	r6, r6
 8005658:	07df      	lsls	r7, r3, #31
 800565a:	bf48      	it	mi
 800565c:	f043 0320 	orrmi.w	r3, r3, #32
 8005660:	6029      	str	r1, [r5, #0]
 8005662:	bf48      	it	mi
 8005664:	6023      	strmi	r3, [r4, #0]
 8005666:	b91e      	cbnz	r6, 8005670 <_printf_i+0x1a4>
 8005668:	6823      	ldr	r3, [r4, #0]
 800566a:	f023 0320 	bic.w	r3, r3, #32
 800566e:	6023      	str	r3, [r4, #0]
 8005670:	2310      	movs	r3, #16
 8005672:	e7a7      	b.n	80055c4 <_printf_i+0xf8>
 8005674:	4824      	ldr	r0, [pc, #144]	; (8005708 <_printf_i+0x23c>)
 8005676:	e7e4      	b.n	8005642 <_printf_i+0x176>
 8005678:	4615      	mov	r5, r2
 800567a:	e7bd      	b.n	80055f8 <_printf_i+0x12c>
 800567c:	682b      	ldr	r3, [r5, #0]
 800567e:	6826      	ldr	r6, [r4, #0]
 8005680:	6961      	ldr	r1, [r4, #20]
 8005682:	1d18      	adds	r0, r3, #4
 8005684:	6028      	str	r0, [r5, #0]
 8005686:	0635      	lsls	r5, r6, #24
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	d501      	bpl.n	8005690 <_printf_i+0x1c4>
 800568c:	6019      	str	r1, [r3, #0]
 800568e:	e002      	b.n	8005696 <_printf_i+0x1ca>
 8005690:	0670      	lsls	r0, r6, #25
 8005692:	d5fb      	bpl.n	800568c <_printf_i+0x1c0>
 8005694:	8019      	strh	r1, [r3, #0]
 8005696:	2300      	movs	r3, #0
 8005698:	6123      	str	r3, [r4, #16]
 800569a:	4615      	mov	r5, r2
 800569c:	e7bc      	b.n	8005618 <_printf_i+0x14c>
 800569e:	682b      	ldr	r3, [r5, #0]
 80056a0:	1d1a      	adds	r2, r3, #4
 80056a2:	602a      	str	r2, [r5, #0]
 80056a4:	681d      	ldr	r5, [r3, #0]
 80056a6:	6862      	ldr	r2, [r4, #4]
 80056a8:	2100      	movs	r1, #0
 80056aa:	4628      	mov	r0, r5
 80056ac:	f7fa fda8 	bl	8000200 <memchr>
 80056b0:	b108      	cbz	r0, 80056b6 <_printf_i+0x1ea>
 80056b2:	1b40      	subs	r0, r0, r5
 80056b4:	6060      	str	r0, [r4, #4]
 80056b6:	6863      	ldr	r3, [r4, #4]
 80056b8:	6123      	str	r3, [r4, #16]
 80056ba:	2300      	movs	r3, #0
 80056bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056c0:	e7aa      	b.n	8005618 <_printf_i+0x14c>
 80056c2:	6923      	ldr	r3, [r4, #16]
 80056c4:	462a      	mov	r2, r5
 80056c6:	4649      	mov	r1, r9
 80056c8:	4640      	mov	r0, r8
 80056ca:	47d0      	blx	sl
 80056cc:	3001      	adds	r0, #1
 80056ce:	d0ad      	beq.n	800562c <_printf_i+0x160>
 80056d0:	6823      	ldr	r3, [r4, #0]
 80056d2:	079b      	lsls	r3, r3, #30
 80056d4:	d413      	bmi.n	80056fe <_printf_i+0x232>
 80056d6:	68e0      	ldr	r0, [r4, #12]
 80056d8:	9b03      	ldr	r3, [sp, #12]
 80056da:	4298      	cmp	r0, r3
 80056dc:	bfb8      	it	lt
 80056de:	4618      	movlt	r0, r3
 80056e0:	e7a6      	b.n	8005630 <_printf_i+0x164>
 80056e2:	2301      	movs	r3, #1
 80056e4:	4632      	mov	r2, r6
 80056e6:	4649      	mov	r1, r9
 80056e8:	4640      	mov	r0, r8
 80056ea:	47d0      	blx	sl
 80056ec:	3001      	adds	r0, #1
 80056ee:	d09d      	beq.n	800562c <_printf_i+0x160>
 80056f0:	3501      	adds	r5, #1
 80056f2:	68e3      	ldr	r3, [r4, #12]
 80056f4:	9903      	ldr	r1, [sp, #12]
 80056f6:	1a5b      	subs	r3, r3, r1
 80056f8:	42ab      	cmp	r3, r5
 80056fa:	dcf2      	bgt.n	80056e2 <_printf_i+0x216>
 80056fc:	e7eb      	b.n	80056d6 <_printf_i+0x20a>
 80056fe:	2500      	movs	r5, #0
 8005700:	f104 0619 	add.w	r6, r4, #25
 8005704:	e7f5      	b.n	80056f2 <_printf_i+0x226>
 8005706:	bf00      	nop
 8005708:	08007846 	.word	0x08007846
 800570c:	08007857 	.word	0x08007857

08005710 <std>:
 8005710:	2300      	movs	r3, #0
 8005712:	b510      	push	{r4, lr}
 8005714:	4604      	mov	r4, r0
 8005716:	e9c0 3300 	strd	r3, r3, [r0]
 800571a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800571e:	6083      	str	r3, [r0, #8]
 8005720:	8181      	strh	r1, [r0, #12]
 8005722:	6643      	str	r3, [r0, #100]	; 0x64
 8005724:	81c2      	strh	r2, [r0, #14]
 8005726:	6183      	str	r3, [r0, #24]
 8005728:	4619      	mov	r1, r3
 800572a:	2208      	movs	r2, #8
 800572c:	305c      	adds	r0, #92	; 0x5c
 800572e:	f000 f8e2 	bl	80058f6 <memset>
 8005732:	4b05      	ldr	r3, [pc, #20]	; (8005748 <std+0x38>)
 8005734:	6263      	str	r3, [r4, #36]	; 0x24
 8005736:	4b05      	ldr	r3, [pc, #20]	; (800574c <std+0x3c>)
 8005738:	62a3      	str	r3, [r4, #40]	; 0x28
 800573a:	4b05      	ldr	r3, [pc, #20]	; (8005750 <std+0x40>)
 800573c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800573e:	4b05      	ldr	r3, [pc, #20]	; (8005754 <std+0x44>)
 8005740:	6224      	str	r4, [r4, #32]
 8005742:	6323      	str	r3, [r4, #48]	; 0x30
 8005744:	bd10      	pop	{r4, pc}
 8005746:	bf00      	nop
 8005748:	08005871 	.word	0x08005871
 800574c:	08005893 	.word	0x08005893
 8005750:	080058cb 	.word	0x080058cb
 8005754:	080058ef 	.word	0x080058ef

08005758 <stdio_exit_handler>:
 8005758:	4a02      	ldr	r2, [pc, #8]	; (8005764 <stdio_exit_handler+0xc>)
 800575a:	4903      	ldr	r1, [pc, #12]	; (8005768 <stdio_exit_handler+0x10>)
 800575c:	4803      	ldr	r0, [pc, #12]	; (800576c <stdio_exit_handler+0x14>)
 800575e:	f000 b869 	b.w	8005834 <_fwalk_sglue>
 8005762:	bf00      	nop
 8005764:	2000000c 	.word	0x2000000c
 8005768:	080070f1 	.word	0x080070f1
 800576c:	20000018 	.word	0x20000018

08005770 <cleanup_stdio>:
 8005770:	6841      	ldr	r1, [r0, #4]
 8005772:	4b0c      	ldr	r3, [pc, #48]	; (80057a4 <cleanup_stdio+0x34>)
 8005774:	4299      	cmp	r1, r3
 8005776:	b510      	push	{r4, lr}
 8005778:	4604      	mov	r4, r0
 800577a:	d001      	beq.n	8005780 <cleanup_stdio+0x10>
 800577c:	f001 fcb8 	bl	80070f0 <_fflush_r>
 8005780:	68a1      	ldr	r1, [r4, #8]
 8005782:	4b09      	ldr	r3, [pc, #36]	; (80057a8 <cleanup_stdio+0x38>)
 8005784:	4299      	cmp	r1, r3
 8005786:	d002      	beq.n	800578e <cleanup_stdio+0x1e>
 8005788:	4620      	mov	r0, r4
 800578a:	f001 fcb1 	bl	80070f0 <_fflush_r>
 800578e:	68e1      	ldr	r1, [r4, #12]
 8005790:	4b06      	ldr	r3, [pc, #24]	; (80057ac <cleanup_stdio+0x3c>)
 8005792:	4299      	cmp	r1, r3
 8005794:	d004      	beq.n	80057a0 <cleanup_stdio+0x30>
 8005796:	4620      	mov	r0, r4
 8005798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800579c:	f001 bca8 	b.w	80070f0 <_fflush_r>
 80057a0:	bd10      	pop	{r4, pc}
 80057a2:	bf00      	nop
 80057a4:	200002f0 	.word	0x200002f0
 80057a8:	20000358 	.word	0x20000358
 80057ac:	200003c0 	.word	0x200003c0

080057b0 <global_stdio_init.part.0>:
 80057b0:	b510      	push	{r4, lr}
 80057b2:	4b0b      	ldr	r3, [pc, #44]	; (80057e0 <global_stdio_init.part.0+0x30>)
 80057b4:	4c0b      	ldr	r4, [pc, #44]	; (80057e4 <global_stdio_init.part.0+0x34>)
 80057b6:	4a0c      	ldr	r2, [pc, #48]	; (80057e8 <global_stdio_init.part.0+0x38>)
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	4620      	mov	r0, r4
 80057bc:	2200      	movs	r2, #0
 80057be:	2104      	movs	r1, #4
 80057c0:	f7ff ffa6 	bl	8005710 <std>
 80057c4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80057c8:	2201      	movs	r2, #1
 80057ca:	2109      	movs	r1, #9
 80057cc:	f7ff ffa0 	bl	8005710 <std>
 80057d0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80057d4:	2202      	movs	r2, #2
 80057d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057da:	2112      	movs	r1, #18
 80057dc:	f7ff bf98 	b.w	8005710 <std>
 80057e0:	20000428 	.word	0x20000428
 80057e4:	200002f0 	.word	0x200002f0
 80057e8:	08005759 	.word	0x08005759

080057ec <__sfp_lock_acquire>:
 80057ec:	4801      	ldr	r0, [pc, #4]	; (80057f4 <__sfp_lock_acquire+0x8>)
 80057ee:	f000 b8ff 	b.w	80059f0 <__retarget_lock_acquire_recursive>
 80057f2:	bf00      	nop
 80057f4:	20000431 	.word	0x20000431

080057f8 <__sfp_lock_release>:
 80057f8:	4801      	ldr	r0, [pc, #4]	; (8005800 <__sfp_lock_release+0x8>)
 80057fa:	f000 b8fa 	b.w	80059f2 <__retarget_lock_release_recursive>
 80057fe:	bf00      	nop
 8005800:	20000431 	.word	0x20000431

08005804 <__sinit>:
 8005804:	b510      	push	{r4, lr}
 8005806:	4604      	mov	r4, r0
 8005808:	f7ff fff0 	bl	80057ec <__sfp_lock_acquire>
 800580c:	6a23      	ldr	r3, [r4, #32]
 800580e:	b11b      	cbz	r3, 8005818 <__sinit+0x14>
 8005810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005814:	f7ff bff0 	b.w	80057f8 <__sfp_lock_release>
 8005818:	4b04      	ldr	r3, [pc, #16]	; (800582c <__sinit+0x28>)
 800581a:	6223      	str	r3, [r4, #32]
 800581c:	4b04      	ldr	r3, [pc, #16]	; (8005830 <__sinit+0x2c>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d1f5      	bne.n	8005810 <__sinit+0xc>
 8005824:	f7ff ffc4 	bl	80057b0 <global_stdio_init.part.0>
 8005828:	e7f2      	b.n	8005810 <__sinit+0xc>
 800582a:	bf00      	nop
 800582c:	08005771 	.word	0x08005771
 8005830:	20000428 	.word	0x20000428

08005834 <_fwalk_sglue>:
 8005834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005838:	4607      	mov	r7, r0
 800583a:	4688      	mov	r8, r1
 800583c:	4614      	mov	r4, r2
 800583e:	2600      	movs	r6, #0
 8005840:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005844:	f1b9 0901 	subs.w	r9, r9, #1
 8005848:	d505      	bpl.n	8005856 <_fwalk_sglue+0x22>
 800584a:	6824      	ldr	r4, [r4, #0]
 800584c:	2c00      	cmp	r4, #0
 800584e:	d1f7      	bne.n	8005840 <_fwalk_sglue+0xc>
 8005850:	4630      	mov	r0, r6
 8005852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005856:	89ab      	ldrh	r3, [r5, #12]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d907      	bls.n	800586c <_fwalk_sglue+0x38>
 800585c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005860:	3301      	adds	r3, #1
 8005862:	d003      	beq.n	800586c <_fwalk_sglue+0x38>
 8005864:	4629      	mov	r1, r5
 8005866:	4638      	mov	r0, r7
 8005868:	47c0      	blx	r8
 800586a:	4306      	orrs	r6, r0
 800586c:	3568      	adds	r5, #104	; 0x68
 800586e:	e7e9      	b.n	8005844 <_fwalk_sglue+0x10>

08005870 <__sread>:
 8005870:	b510      	push	{r4, lr}
 8005872:	460c      	mov	r4, r1
 8005874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005878:	f000 f86c 	bl	8005954 <_read_r>
 800587c:	2800      	cmp	r0, #0
 800587e:	bfab      	itete	ge
 8005880:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005882:	89a3      	ldrhlt	r3, [r4, #12]
 8005884:	181b      	addge	r3, r3, r0
 8005886:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800588a:	bfac      	ite	ge
 800588c:	6563      	strge	r3, [r4, #84]	; 0x54
 800588e:	81a3      	strhlt	r3, [r4, #12]
 8005890:	bd10      	pop	{r4, pc}

08005892 <__swrite>:
 8005892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005896:	461f      	mov	r7, r3
 8005898:	898b      	ldrh	r3, [r1, #12]
 800589a:	05db      	lsls	r3, r3, #23
 800589c:	4605      	mov	r5, r0
 800589e:	460c      	mov	r4, r1
 80058a0:	4616      	mov	r6, r2
 80058a2:	d505      	bpl.n	80058b0 <__swrite+0x1e>
 80058a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058a8:	2302      	movs	r3, #2
 80058aa:	2200      	movs	r2, #0
 80058ac:	f000 f840 	bl	8005930 <_lseek_r>
 80058b0:	89a3      	ldrh	r3, [r4, #12]
 80058b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80058ba:	81a3      	strh	r3, [r4, #12]
 80058bc:	4632      	mov	r2, r6
 80058be:	463b      	mov	r3, r7
 80058c0:	4628      	mov	r0, r5
 80058c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058c6:	f000 b857 	b.w	8005978 <_write_r>

080058ca <__sseek>:
 80058ca:	b510      	push	{r4, lr}
 80058cc:	460c      	mov	r4, r1
 80058ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058d2:	f000 f82d 	bl	8005930 <_lseek_r>
 80058d6:	1c43      	adds	r3, r0, #1
 80058d8:	89a3      	ldrh	r3, [r4, #12]
 80058da:	bf15      	itete	ne
 80058dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80058de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80058e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80058e6:	81a3      	strheq	r3, [r4, #12]
 80058e8:	bf18      	it	ne
 80058ea:	81a3      	strhne	r3, [r4, #12]
 80058ec:	bd10      	pop	{r4, pc}

080058ee <__sclose>:
 80058ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058f2:	f000 b80d 	b.w	8005910 <_close_r>

080058f6 <memset>:
 80058f6:	4402      	add	r2, r0
 80058f8:	4603      	mov	r3, r0
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d100      	bne.n	8005900 <memset+0xa>
 80058fe:	4770      	bx	lr
 8005900:	f803 1b01 	strb.w	r1, [r3], #1
 8005904:	e7f9      	b.n	80058fa <memset+0x4>
	...

08005908 <_localeconv_r>:
 8005908:	4800      	ldr	r0, [pc, #0]	; (800590c <_localeconv_r+0x4>)
 800590a:	4770      	bx	lr
 800590c:	20000158 	.word	0x20000158

08005910 <_close_r>:
 8005910:	b538      	push	{r3, r4, r5, lr}
 8005912:	4d06      	ldr	r5, [pc, #24]	; (800592c <_close_r+0x1c>)
 8005914:	2300      	movs	r3, #0
 8005916:	4604      	mov	r4, r0
 8005918:	4608      	mov	r0, r1
 800591a:	602b      	str	r3, [r5, #0]
 800591c:	f7fb ffa3 	bl	8001866 <_close>
 8005920:	1c43      	adds	r3, r0, #1
 8005922:	d102      	bne.n	800592a <_close_r+0x1a>
 8005924:	682b      	ldr	r3, [r5, #0]
 8005926:	b103      	cbz	r3, 800592a <_close_r+0x1a>
 8005928:	6023      	str	r3, [r4, #0]
 800592a:	bd38      	pop	{r3, r4, r5, pc}
 800592c:	2000042c 	.word	0x2000042c

08005930 <_lseek_r>:
 8005930:	b538      	push	{r3, r4, r5, lr}
 8005932:	4d07      	ldr	r5, [pc, #28]	; (8005950 <_lseek_r+0x20>)
 8005934:	4604      	mov	r4, r0
 8005936:	4608      	mov	r0, r1
 8005938:	4611      	mov	r1, r2
 800593a:	2200      	movs	r2, #0
 800593c:	602a      	str	r2, [r5, #0]
 800593e:	461a      	mov	r2, r3
 8005940:	f7fb ffb8 	bl	80018b4 <_lseek>
 8005944:	1c43      	adds	r3, r0, #1
 8005946:	d102      	bne.n	800594e <_lseek_r+0x1e>
 8005948:	682b      	ldr	r3, [r5, #0]
 800594a:	b103      	cbz	r3, 800594e <_lseek_r+0x1e>
 800594c:	6023      	str	r3, [r4, #0]
 800594e:	bd38      	pop	{r3, r4, r5, pc}
 8005950:	2000042c 	.word	0x2000042c

08005954 <_read_r>:
 8005954:	b538      	push	{r3, r4, r5, lr}
 8005956:	4d07      	ldr	r5, [pc, #28]	; (8005974 <_read_r+0x20>)
 8005958:	4604      	mov	r4, r0
 800595a:	4608      	mov	r0, r1
 800595c:	4611      	mov	r1, r2
 800595e:	2200      	movs	r2, #0
 8005960:	602a      	str	r2, [r5, #0]
 8005962:	461a      	mov	r2, r3
 8005964:	f7fb ff46 	bl	80017f4 <_read>
 8005968:	1c43      	adds	r3, r0, #1
 800596a:	d102      	bne.n	8005972 <_read_r+0x1e>
 800596c:	682b      	ldr	r3, [r5, #0]
 800596e:	b103      	cbz	r3, 8005972 <_read_r+0x1e>
 8005970:	6023      	str	r3, [r4, #0]
 8005972:	bd38      	pop	{r3, r4, r5, pc}
 8005974:	2000042c 	.word	0x2000042c

08005978 <_write_r>:
 8005978:	b538      	push	{r3, r4, r5, lr}
 800597a:	4d07      	ldr	r5, [pc, #28]	; (8005998 <_write_r+0x20>)
 800597c:	4604      	mov	r4, r0
 800597e:	4608      	mov	r0, r1
 8005980:	4611      	mov	r1, r2
 8005982:	2200      	movs	r2, #0
 8005984:	602a      	str	r2, [r5, #0]
 8005986:	461a      	mov	r2, r3
 8005988:	f7fb ff51 	bl	800182e <_write>
 800598c:	1c43      	adds	r3, r0, #1
 800598e:	d102      	bne.n	8005996 <_write_r+0x1e>
 8005990:	682b      	ldr	r3, [r5, #0]
 8005992:	b103      	cbz	r3, 8005996 <_write_r+0x1e>
 8005994:	6023      	str	r3, [r4, #0]
 8005996:	bd38      	pop	{r3, r4, r5, pc}
 8005998:	2000042c 	.word	0x2000042c

0800599c <__errno>:
 800599c:	4b01      	ldr	r3, [pc, #4]	; (80059a4 <__errno+0x8>)
 800599e:	6818      	ldr	r0, [r3, #0]
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	20000064 	.word	0x20000064

080059a8 <__libc_init_array>:
 80059a8:	b570      	push	{r4, r5, r6, lr}
 80059aa:	4d0d      	ldr	r5, [pc, #52]	; (80059e0 <__libc_init_array+0x38>)
 80059ac:	4c0d      	ldr	r4, [pc, #52]	; (80059e4 <__libc_init_array+0x3c>)
 80059ae:	1b64      	subs	r4, r4, r5
 80059b0:	10a4      	asrs	r4, r4, #2
 80059b2:	2600      	movs	r6, #0
 80059b4:	42a6      	cmp	r6, r4
 80059b6:	d109      	bne.n	80059cc <__libc_init_array+0x24>
 80059b8:	4d0b      	ldr	r5, [pc, #44]	; (80059e8 <__libc_init_array+0x40>)
 80059ba:	4c0c      	ldr	r4, [pc, #48]	; (80059ec <__libc_init_array+0x44>)
 80059bc:	f001 feec 	bl	8007798 <_init>
 80059c0:	1b64      	subs	r4, r4, r5
 80059c2:	10a4      	asrs	r4, r4, #2
 80059c4:	2600      	movs	r6, #0
 80059c6:	42a6      	cmp	r6, r4
 80059c8:	d105      	bne.n	80059d6 <__libc_init_array+0x2e>
 80059ca:	bd70      	pop	{r4, r5, r6, pc}
 80059cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80059d0:	4798      	blx	r3
 80059d2:	3601      	adds	r6, #1
 80059d4:	e7ee      	b.n	80059b4 <__libc_init_array+0xc>
 80059d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80059da:	4798      	blx	r3
 80059dc:	3601      	adds	r6, #1
 80059de:	e7f2      	b.n	80059c6 <__libc_init_array+0x1e>
 80059e0:	08007bac 	.word	0x08007bac
 80059e4:	08007bac 	.word	0x08007bac
 80059e8:	08007bac 	.word	0x08007bac
 80059ec:	08007bb0 	.word	0x08007bb0

080059f0 <__retarget_lock_acquire_recursive>:
 80059f0:	4770      	bx	lr

080059f2 <__retarget_lock_release_recursive>:
 80059f2:	4770      	bx	lr

080059f4 <quorem>:
 80059f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059f8:	6903      	ldr	r3, [r0, #16]
 80059fa:	690c      	ldr	r4, [r1, #16]
 80059fc:	42a3      	cmp	r3, r4
 80059fe:	4607      	mov	r7, r0
 8005a00:	db7e      	blt.n	8005b00 <quorem+0x10c>
 8005a02:	3c01      	subs	r4, #1
 8005a04:	f101 0814 	add.w	r8, r1, #20
 8005a08:	f100 0514 	add.w	r5, r0, #20
 8005a0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a10:	9301      	str	r3, [sp, #4]
 8005a12:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005a22:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a26:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a2a:	d331      	bcc.n	8005a90 <quorem+0x9c>
 8005a2c:	f04f 0e00 	mov.w	lr, #0
 8005a30:	4640      	mov	r0, r8
 8005a32:	46ac      	mov	ip, r5
 8005a34:	46f2      	mov	sl, lr
 8005a36:	f850 2b04 	ldr.w	r2, [r0], #4
 8005a3a:	b293      	uxth	r3, r2
 8005a3c:	fb06 e303 	mla	r3, r6, r3, lr
 8005a40:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005a44:	0c1a      	lsrs	r2, r3, #16
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	ebaa 0303 	sub.w	r3, sl, r3
 8005a4c:	f8dc a000 	ldr.w	sl, [ip]
 8005a50:	fa13 f38a 	uxtah	r3, r3, sl
 8005a54:	fb06 220e 	mla	r2, r6, lr, r2
 8005a58:	9300      	str	r3, [sp, #0]
 8005a5a:	9b00      	ldr	r3, [sp, #0]
 8005a5c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005a60:	b292      	uxth	r2, r2
 8005a62:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005a66:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a6a:	f8bd 3000 	ldrh.w	r3, [sp]
 8005a6e:	4581      	cmp	r9, r0
 8005a70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a74:	f84c 3b04 	str.w	r3, [ip], #4
 8005a78:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005a7c:	d2db      	bcs.n	8005a36 <quorem+0x42>
 8005a7e:	f855 300b 	ldr.w	r3, [r5, fp]
 8005a82:	b92b      	cbnz	r3, 8005a90 <quorem+0x9c>
 8005a84:	9b01      	ldr	r3, [sp, #4]
 8005a86:	3b04      	subs	r3, #4
 8005a88:	429d      	cmp	r5, r3
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	d32c      	bcc.n	8005ae8 <quorem+0xf4>
 8005a8e:	613c      	str	r4, [r7, #16]
 8005a90:	4638      	mov	r0, r7
 8005a92:	f001 f9a7 	bl	8006de4 <__mcmp>
 8005a96:	2800      	cmp	r0, #0
 8005a98:	db22      	blt.n	8005ae0 <quorem+0xec>
 8005a9a:	3601      	adds	r6, #1
 8005a9c:	4629      	mov	r1, r5
 8005a9e:	2000      	movs	r0, #0
 8005aa0:	f858 2b04 	ldr.w	r2, [r8], #4
 8005aa4:	f8d1 c000 	ldr.w	ip, [r1]
 8005aa8:	b293      	uxth	r3, r2
 8005aaa:	1ac3      	subs	r3, r0, r3
 8005aac:	0c12      	lsrs	r2, r2, #16
 8005aae:	fa13 f38c 	uxtah	r3, r3, ip
 8005ab2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005ab6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ac0:	45c1      	cmp	r9, r8
 8005ac2:	f841 3b04 	str.w	r3, [r1], #4
 8005ac6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005aca:	d2e9      	bcs.n	8005aa0 <quorem+0xac>
 8005acc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ad0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ad4:	b922      	cbnz	r2, 8005ae0 <quorem+0xec>
 8005ad6:	3b04      	subs	r3, #4
 8005ad8:	429d      	cmp	r5, r3
 8005ada:	461a      	mov	r2, r3
 8005adc:	d30a      	bcc.n	8005af4 <quorem+0x100>
 8005ade:	613c      	str	r4, [r7, #16]
 8005ae0:	4630      	mov	r0, r6
 8005ae2:	b003      	add	sp, #12
 8005ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ae8:	6812      	ldr	r2, [r2, #0]
 8005aea:	3b04      	subs	r3, #4
 8005aec:	2a00      	cmp	r2, #0
 8005aee:	d1ce      	bne.n	8005a8e <quorem+0x9a>
 8005af0:	3c01      	subs	r4, #1
 8005af2:	e7c9      	b.n	8005a88 <quorem+0x94>
 8005af4:	6812      	ldr	r2, [r2, #0]
 8005af6:	3b04      	subs	r3, #4
 8005af8:	2a00      	cmp	r2, #0
 8005afa:	d1f0      	bne.n	8005ade <quorem+0xea>
 8005afc:	3c01      	subs	r4, #1
 8005afe:	e7eb      	b.n	8005ad8 <quorem+0xe4>
 8005b00:	2000      	movs	r0, #0
 8005b02:	e7ee      	b.n	8005ae2 <quorem+0xee>
 8005b04:	0000      	movs	r0, r0
	...

08005b08 <_dtoa_r>:
 8005b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b0c:	ed2d 8b04 	vpush	{d8-d9}
 8005b10:	69c5      	ldr	r5, [r0, #28]
 8005b12:	b093      	sub	sp, #76	; 0x4c
 8005b14:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005b18:	ec57 6b10 	vmov	r6, r7, d0
 8005b1c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005b20:	9107      	str	r1, [sp, #28]
 8005b22:	4604      	mov	r4, r0
 8005b24:	920a      	str	r2, [sp, #40]	; 0x28
 8005b26:	930d      	str	r3, [sp, #52]	; 0x34
 8005b28:	b975      	cbnz	r5, 8005b48 <_dtoa_r+0x40>
 8005b2a:	2010      	movs	r0, #16
 8005b2c:	f000 fe2a 	bl	8006784 <malloc>
 8005b30:	4602      	mov	r2, r0
 8005b32:	61e0      	str	r0, [r4, #28]
 8005b34:	b920      	cbnz	r0, 8005b40 <_dtoa_r+0x38>
 8005b36:	4bae      	ldr	r3, [pc, #696]	; (8005df0 <_dtoa_r+0x2e8>)
 8005b38:	21ef      	movs	r1, #239	; 0xef
 8005b3a:	48ae      	ldr	r0, [pc, #696]	; (8005df4 <_dtoa_r+0x2ec>)
 8005b3c:	f001 fb1e 	bl	800717c <__assert_func>
 8005b40:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005b44:	6005      	str	r5, [r0, #0]
 8005b46:	60c5      	str	r5, [r0, #12]
 8005b48:	69e3      	ldr	r3, [r4, #28]
 8005b4a:	6819      	ldr	r1, [r3, #0]
 8005b4c:	b151      	cbz	r1, 8005b64 <_dtoa_r+0x5c>
 8005b4e:	685a      	ldr	r2, [r3, #4]
 8005b50:	604a      	str	r2, [r1, #4]
 8005b52:	2301      	movs	r3, #1
 8005b54:	4093      	lsls	r3, r2
 8005b56:	608b      	str	r3, [r1, #8]
 8005b58:	4620      	mov	r0, r4
 8005b5a:	f000 ff07 	bl	800696c <_Bfree>
 8005b5e:	69e3      	ldr	r3, [r4, #28]
 8005b60:	2200      	movs	r2, #0
 8005b62:	601a      	str	r2, [r3, #0]
 8005b64:	1e3b      	subs	r3, r7, #0
 8005b66:	bfbb      	ittet	lt
 8005b68:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005b6c:	9303      	strlt	r3, [sp, #12]
 8005b6e:	2300      	movge	r3, #0
 8005b70:	2201      	movlt	r2, #1
 8005b72:	bfac      	ite	ge
 8005b74:	f8c8 3000 	strge.w	r3, [r8]
 8005b78:	f8c8 2000 	strlt.w	r2, [r8]
 8005b7c:	4b9e      	ldr	r3, [pc, #632]	; (8005df8 <_dtoa_r+0x2f0>)
 8005b7e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005b82:	ea33 0308 	bics.w	r3, r3, r8
 8005b86:	d11b      	bne.n	8005bc0 <_dtoa_r+0xb8>
 8005b88:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b8a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b8e:	6013      	str	r3, [r2, #0]
 8005b90:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005b94:	4333      	orrs	r3, r6
 8005b96:	f000 8593 	beq.w	80066c0 <_dtoa_r+0xbb8>
 8005b9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b9c:	b963      	cbnz	r3, 8005bb8 <_dtoa_r+0xb0>
 8005b9e:	4b97      	ldr	r3, [pc, #604]	; (8005dfc <_dtoa_r+0x2f4>)
 8005ba0:	e027      	b.n	8005bf2 <_dtoa_r+0xea>
 8005ba2:	4b97      	ldr	r3, [pc, #604]	; (8005e00 <_dtoa_r+0x2f8>)
 8005ba4:	9300      	str	r3, [sp, #0]
 8005ba6:	3308      	adds	r3, #8
 8005ba8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005baa:	6013      	str	r3, [r2, #0]
 8005bac:	9800      	ldr	r0, [sp, #0]
 8005bae:	b013      	add	sp, #76	; 0x4c
 8005bb0:	ecbd 8b04 	vpop	{d8-d9}
 8005bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bb8:	4b90      	ldr	r3, [pc, #576]	; (8005dfc <_dtoa_r+0x2f4>)
 8005bba:	9300      	str	r3, [sp, #0]
 8005bbc:	3303      	adds	r3, #3
 8005bbe:	e7f3      	b.n	8005ba8 <_dtoa_r+0xa0>
 8005bc0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	ec51 0b17 	vmov	r0, r1, d7
 8005bca:	eeb0 8a47 	vmov.f32	s16, s14
 8005bce:	eef0 8a67 	vmov.f32	s17, s15
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	f7fa ff90 	bl	8000af8 <__aeabi_dcmpeq>
 8005bd8:	4681      	mov	r9, r0
 8005bda:	b160      	cbz	r0, 8005bf6 <_dtoa_r+0xee>
 8005bdc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005bde:	2301      	movs	r3, #1
 8005be0:	6013      	str	r3, [r2, #0]
 8005be2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 8568 	beq.w	80066ba <_dtoa_r+0xbb2>
 8005bea:	4b86      	ldr	r3, [pc, #536]	; (8005e04 <_dtoa_r+0x2fc>)
 8005bec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005bee:	6013      	str	r3, [r2, #0]
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	9300      	str	r3, [sp, #0]
 8005bf4:	e7da      	b.n	8005bac <_dtoa_r+0xa4>
 8005bf6:	aa10      	add	r2, sp, #64	; 0x40
 8005bf8:	a911      	add	r1, sp, #68	; 0x44
 8005bfa:	4620      	mov	r0, r4
 8005bfc:	eeb0 0a48 	vmov.f32	s0, s16
 8005c00:	eef0 0a68 	vmov.f32	s1, s17
 8005c04:	f001 f994 	bl	8006f30 <__d2b>
 8005c08:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005c0c:	4682      	mov	sl, r0
 8005c0e:	2d00      	cmp	r5, #0
 8005c10:	d07f      	beq.n	8005d12 <_dtoa_r+0x20a>
 8005c12:	ee18 3a90 	vmov	r3, s17
 8005c16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c1a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005c1e:	ec51 0b18 	vmov	r0, r1, d8
 8005c22:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005c26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005c2a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005c2e:	4619      	mov	r1, r3
 8005c30:	2200      	movs	r2, #0
 8005c32:	4b75      	ldr	r3, [pc, #468]	; (8005e08 <_dtoa_r+0x300>)
 8005c34:	f7fa fb40 	bl	80002b8 <__aeabi_dsub>
 8005c38:	a367      	add	r3, pc, #412	; (adr r3, 8005dd8 <_dtoa_r+0x2d0>)
 8005c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c3e:	f7fa fcf3 	bl	8000628 <__aeabi_dmul>
 8005c42:	a367      	add	r3, pc, #412	; (adr r3, 8005de0 <_dtoa_r+0x2d8>)
 8005c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c48:	f7fa fb38 	bl	80002bc <__adddf3>
 8005c4c:	4606      	mov	r6, r0
 8005c4e:	4628      	mov	r0, r5
 8005c50:	460f      	mov	r7, r1
 8005c52:	f7fa fc7f 	bl	8000554 <__aeabi_i2d>
 8005c56:	a364      	add	r3, pc, #400	; (adr r3, 8005de8 <_dtoa_r+0x2e0>)
 8005c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5c:	f7fa fce4 	bl	8000628 <__aeabi_dmul>
 8005c60:	4602      	mov	r2, r0
 8005c62:	460b      	mov	r3, r1
 8005c64:	4630      	mov	r0, r6
 8005c66:	4639      	mov	r1, r7
 8005c68:	f7fa fb28 	bl	80002bc <__adddf3>
 8005c6c:	4606      	mov	r6, r0
 8005c6e:	460f      	mov	r7, r1
 8005c70:	f7fa ff8a 	bl	8000b88 <__aeabi_d2iz>
 8005c74:	2200      	movs	r2, #0
 8005c76:	4683      	mov	fp, r0
 8005c78:	2300      	movs	r3, #0
 8005c7a:	4630      	mov	r0, r6
 8005c7c:	4639      	mov	r1, r7
 8005c7e:	f7fa ff45 	bl	8000b0c <__aeabi_dcmplt>
 8005c82:	b148      	cbz	r0, 8005c98 <_dtoa_r+0x190>
 8005c84:	4658      	mov	r0, fp
 8005c86:	f7fa fc65 	bl	8000554 <__aeabi_i2d>
 8005c8a:	4632      	mov	r2, r6
 8005c8c:	463b      	mov	r3, r7
 8005c8e:	f7fa ff33 	bl	8000af8 <__aeabi_dcmpeq>
 8005c92:	b908      	cbnz	r0, 8005c98 <_dtoa_r+0x190>
 8005c94:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005c98:	f1bb 0f16 	cmp.w	fp, #22
 8005c9c:	d857      	bhi.n	8005d4e <_dtoa_r+0x246>
 8005c9e:	4b5b      	ldr	r3, [pc, #364]	; (8005e0c <_dtoa_r+0x304>)
 8005ca0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca8:	ec51 0b18 	vmov	r0, r1, d8
 8005cac:	f7fa ff2e 	bl	8000b0c <__aeabi_dcmplt>
 8005cb0:	2800      	cmp	r0, #0
 8005cb2:	d04e      	beq.n	8005d52 <_dtoa_r+0x24a>
 8005cb4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005cb8:	2300      	movs	r3, #0
 8005cba:	930c      	str	r3, [sp, #48]	; 0x30
 8005cbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005cbe:	1b5b      	subs	r3, r3, r5
 8005cc0:	1e5a      	subs	r2, r3, #1
 8005cc2:	bf45      	ittet	mi
 8005cc4:	f1c3 0301 	rsbmi	r3, r3, #1
 8005cc8:	9305      	strmi	r3, [sp, #20]
 8005cca:	2300      	movpl	r3, #0
 8005ccc:	2300      	movmi	r3, #0
 8005cce:	9206      	str	r2, [sp, #24]
 8005cd0:	bf54      	ite	pl
 8005cd2:	9305      	strpl	r3, [sp, #20]
 8005cd4:	9306      	strmi	r3, [sp, #24]
 8005cd6:	f1bb 0f00 	cmp.w	fp, #0
 8005cda:	db3c      	blt.n	8005d56 <_dtoa_r+0x24e>
 8005cdc:	9b06      	ldr	r3, [sp, #24]
 8005cde:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005ce2:	445b      	add	r3, fp
 8005ce4:	9306      	str	r3, [sp, #24]
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	9308      	str	r3, [sp, #32]
 8005cea:	9b07      	ldr	r3, [sp, #28]
 8005cec:	2b09      	cmp	r3, #9
 8005cee:	d868      	bhi.n	8005dc2 <_dtoa_r+0x2ba>
 8005cf0:	2b05      	cmp	r3, #5
 8005cf2:	bfc4      	itt	gt
 8005cf4:	3b04      	subgt	r3, #4
 8005cf6:	9307      	strgt	r3, [sp, #28]
 8005cf8:	9b07      	ldr	r3, [sp, #28]
 8005cfa:	f1a3 0302 	sub.w	r3, r3, #2
 8005cfe:	bfcc      	ite	gt
 8005d00:	2500      	movgt	r5, #0
 8005d02:	2501      	movle	r5, #1
 8005d04:	2b03      	cmp	r3, #3
 8005d06:	f200 8085 	bhi.w	8005e14 <_dtoa_r+0x30c>
 8005d0a:	e8df f003 	tbb	[pc, r3]
 8005d0e:	3b2e      	.short	0x3b2e
 8005d10:	5839      	.short	0x5839
 8005d12:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005d16:	441d      	add	r5, r3
 8005d18:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005d1c:	2b20      	cmp	r3, #32
 8005d1e:	bfc1      	itttt	gt
 8005d20:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005d24:	fa08 f803 	lslgt.w	r8, r8, r3
 8005d28:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005d2c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005d30:	bfd6      	itet	le
 8005d32:	f1c3 0320 	rsble	r3, r3, #32
 8005d36:	ea48 0003 	orrgt.w	r0, r8, r3
 8005d3a:	fa06 f003 	lslle.w	r0, r6, r3
 8005d3e:	f7fa fbf9 	bl	8000534 <__aeabi_ui2d>
 8005d42:	2201      	movs	r2, #1
 8005d44:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005d48:	3d01      	subs	r5, #1
 8005d4a:	920e      	str	r2, [sp, #56]	; 0x38
 8005d4c:	e76f      	b.n	8005c2e <_dtoa_r+0x126>
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e7b3      	b.n	8005cba <_dtoa_r+0x1b2>
 8005d52:	900c      	str	r0, [sp, #48]	; 0x30
 8005d54:	e7b2      	b.n	8005cbc <_dtoa_r+0x1b4>
 8005d56:	9b05      	ldr	r3, [sp, #20]
 8005d58:	eba3 030b 	sub.w	r3, r3, fp
 8005d5c:	9305      	str	r3, [sp, #20]
 8005d5e:	f1cb 0300 	rsb	r3, fp, #0
 8005d62:	9308      	str	r3, [sp, #32]
 8005d64:	2300      	movs	r3, #0
 8005d66:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d68:	e7bf      	b.n	8005cea <_dtoa_r+0x1e2>
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	9309      	str	r3, [sp, #36]	; 0x24
 8005d6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	dc52      	bgt.n	8005e1a <_dtoa_r+0x312>
 8005d74:	2301      	movs	r3, #1
 8005d76:	9301      	str	r3, [sp, #4]
 8005d78:	9304      	str	r3, [sp, #16]
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	920a      	str	r2, [sp, #40]	; 0x28
 8005d7e:	e00b      	b.n	8005d98 <_dtoa_r+0x290>
 8005d80:	2301      	movs	r3, #1
 8005d82:	e7f3      	b.n	8005d6c <_dtoa_r+0x264>
 8005d84:	2300      	movs	r3, #0
 8005d86:	9309      	str	r3, [sp, #36]	; 0x24
 8005d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d8a:	445b      	add	r3, fp
 8005d8c:	9301      	str	r3, [sp, #4]
 8005d8e:	3301      	adds	r3, #1
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	9304      	str	r3, [sp, #16]
 8005d94:	bfb8      	it	lt
 8005d96:	2301      	movlt	r3, #1
 8005d98:	69e0      	ldr	r0, [r4, #28]
 8005d9a:	2100      	movs	r1, #0
 8005d9c:	2204      	movs	r2, #4
 8005d9e:	f102 0614 	add.w	r6, r2, #20
 8005da2:	429e      	cmp	r6, r3
 8005da4:	d93d      	bls.n	8005e22 <_dtoa_r+0x31a>
 8005da6:	6041      	str	r1, [r0, #4]
 8005da8:	4620      	mov	r0, r4
 8005daa:	f000 fd9f 	bl	80068ec <_Balloc>
 8005dae:	9000      	str	r0, [sp, #0]
 8005db0:	2800      	cmp	r0, #0
 8005db2:	d139      	bne.n	8005e28 <_dtoa_r+0x320>
 8005db4:	4b16      	ldr	r3, [pc, #88]	; (8005e10 <_dtoa_r+0x308>)
 8005db6:	4602      	mov	r2, r0
 8005db8:	f240 11af 	movw	r1, #431	; 0x1af
 8005dbc:	e6bd      	b.n	8005b3a <_dtoa_r+0x32>
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e7e1      	b.n	8005d86 <_dtoa_r+0x27e>
 8005dc2:	2501      	movs	r5, #1
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	9307      	str	r3, [sp, #28]
 8005dc8:	9509      	str	r5, [sp, #36]	; 0x24
 8005dca:	f04f 33ff 	mov.w	r3, #4294967295
 8005dce:	9301      	str	r3, [sp, #4]
 8005dd0:	9304      	str	r3, [sp, #16]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	2312      	movs	r3, #18
 8005dd6:	e7d1      	b.n	8005d7c <_dtoa_r+0x274>
 8005dd8:	636f4361 	.word	0x636f4361
 8005ddc:	3fd287a7 	.word	0x3fd287a7
 8005de0:	8b60c8b3 	.word	0x8b60c8b3
 8005de4:	3fc68a28 	.word	0x3fc68a28
 8005de8:	509f79fb 	.word	0x509f79fb
 8005dec:	3fd34413 	.word	0x3fd34413
 8005df0:	08007875 	.word	0x08007875
 8005df4:	0800788c 	.word	0x0800788c
 8005df8:	7ff00000 	.word	0x7ff00000
 8005dfc:	08007871 	.word	0x08007871
 8005e00:	08007868 	.word	0x08007868
 8005e04:	08007845 	.word	0x08007845
 8005e08:	3ff80000 	.word	0x3ff80000
 8005e0c:	08007978 	.word	0x08007978
 8005e10:	080078e4 	.word	0x080078e4
 8005e14:	2301      	movs	r3, #1
 8005e16:	9309      	str	r3, [sp, #36]	; 0x24
 8005e18:	e7d7      	b.n	8005dca <_dtoa_r+0x2c2>
 8005e1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e1c:	9301      	str	r3, [sp, #4]
 8005e1e:	9304      	str	r3, [sp, #16]
 8005e20:	e7ba      	b.n	8005d98 <_dtoa_r+0x290>
 8005e22:	3101      	adds	r1, #1
 8005e24:	0052      	lsls	r2, r2, #1
 8005e26:	e7ba      	b.n	8005d9e <_dtoa_r+0x296>
 8005e28:	69e3      	ldr	r3, [r4, #28]
 8005e2a:	9a00      	ldr	r2, [sp, #0]
 8005e2c:	601a      	str	r2, [r3, #0]
 8005e2e:	9b04      	ldr	r3, [sp, #16]
 8005e30:	2b0e      	cmp	r3, #14
 8005e32:	f200 80a8 	bhi.w	8005f86 <_dtoa_r+0x47e>
 8005e36:	2d00      	cmp	r5, #0
 8005e38:	f000 80a5 	beq.w	8005f86 <_dtoa_r+0x47e>
 8005e3c:	f1bb 0f00 	cmp.w	fp, #0
 8005e40:	dd38      	ble.n	8005eb4 <_dtoa_r+0x3ac>
 8005e42:	4bc0      	ldr	r3, [pc, #768]	; (8006144 <_dtoa_r+0x63c>)
 8005e44:	f00b 020f 	and.w	r2, fp, #15
 8005e48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e4c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005e50:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005e54:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005e58:	d019      	beq.n	8005e8e <_dtoa_r+0x386>
 8005e5a:	4bbb      	ldr	r3, [pc, #748]	; (8006148 <_dtoa_r+0x640>)
 8005e5c:	ec51 0b18 	vmov	r0, r1, d8
 8005e60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e64:	f7fa fd0a 	bl	800087c <__aeabi_ddiv>
 8005e68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e6c:	f008 080f 	and.w	r8, r8, #15
 8005e70:	2503      	movs	r5, #3
 8005e72:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006148 <_dtoa_r+0x640>
 8005e76:	f1b8 0f00 	cmp.w	r8, #0
 8005e7a:	d10a      	bne.n	8005e92 <_dtoa_r+0x38a>
 8005e7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e80:	4632      	mov	r2, r6
 8005e82:	463b      	mov	r3, r7
 8005e84:	f7fa fcfa 	bl	800087c <__aeabi_ddiv>
 8005e88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e8c:	e02b      	b.n	8005ee6 <_dtoa_r+0x3de>
 8005e8e:	2502      	movs	r5, #2
 8005e90:	e7ef      	b.n	8005e72 <_dtoa_r+0x36a>
 8005e92:	f018 0f01 	tst.w	r8, #1
 8005e96:	d008      	beq.n	8005eaa <_dtoa_r+0x3a2>
 8005e98:	4630      	mov	r0, r6
 8005e9a:	4639      	mov	r1, r7
 8005e9c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005ea0:	f7fa fbc2 	bl	8000628 <__aeabi_dmul>
 8005ea4:	3501      	adds	r5, #1
 8005ea6:	4606      	mov	r6, r0
 8005ea8:	460f      	mov	r7, r1
 8005eaa:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005eae:	f109 0908 	add.w	r9, r9, #8
 8005eb2:	e7e0      	b.n	8005e76 <_dtoa_r+0x36e>
 8005eb4:	f000 809f 	beq.w	8005ff6 <_dtoa_r+0x4ee>
 8005eb8:	f1cb 0600 	rsb	r6, fp, #0
 8005ebc:	4ba1      	ldr	r3, [pc, #644]	; (8006144 <_dtoa_r+0x63c>)
 8005ebe:	4fa2      	ldr	r7, [pc, #648]	; (8006148 <_dtoa_r+0x640>)
 8005ec0:	f006 020f 	and.w	r2, r6, #15
 8005ec4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ecc:	ec51 0b18 	vmov	r0, r1, d8
 8005ed0:	f7fa fbaa 	bl	8000628 <__aeabi_dmul>
 8005ed4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ed8:	1136      	asrs	r6, r6, #4
 8005eda:	2300      	movs	r3, #0
 8005edc:	2502      	movs	r5, #2
 8005ede:	2e00      	cmp	r6, #0
 8005ee0:	d17e      	bne.n	8005fe0 <_dtoa_r+0x4d8>
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d1d0      	bne.n	8005e88 <_dtoa_r+0x380>
 8005ee6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ee8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f000 8084 	beq.w	8005ffa <_dtoa_r+0x4f2>
 8005ef2:	4b96      	ldr	r3, [pc, #600]	; (800614c <_dtoa_r+0x644>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	4640      	mov	r0, r8
 8005ef8:	4649      	mov	r1, r9
 8005efa:	f7fa fe07 	bl	8000b0c <__aeabi_dcmplt>
 8005efe:	2800      	cmp	r0, #0
 8005f00:	d07b      	beq.n	8005ffa <_dtoa_r+0x4f2>
 8005f02:	9b04      	ldr	r3, [sp, #16]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d078      	beq.n	8005ffa <_dtoa_r+0x4f2>
 8005f08:	9b01      	ldr	r3, [sp, #4]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	dd39      	ble.n	8005f82 <_dtoa_r+0x47a>
 8005f0e:	4b90      	ldr	r3, [pc, #576]	; (8006150 <_dtoa_r+0x648>)
 8005f10:	2200      	movs	r2, #0
 8005f12:	4640      	mov	r0, r8
 8005f14:	4649      	mov	r1, r9
 8005f16:	f7fa fb87 	bl	8000628 <__aeabi_dmul>
 8005f1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f1e:	9e01      	ldr	r6, [sp, #4]
 8005f20:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005f24:	3501      	adds	r5, #1
 8005f26:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005f2a:	4628      	mov	r0, r5
 8005f2c:	f7fa fb12 	bl	8000554 <__aeabi_i2d>
 8005f30:	4642      	mov	r2, r8
 8005f32:	464b      	mov	r3, r9
 8005f34:	f7fa fb78 	bl	8000628 <__aeabi_dmul>
 8005f38:	4b86      	ldr	r3, [pc, #536]	; (8006154 <_dtoa_r+0x64c>)
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f7fa f9be 	bl	80002bc <__adddf3>
 8005f40:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005f44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f48:	9303      	str	r3, [sp, #12]
 8005f4a:	2e00      	cmp	r6, #0
 8005f4c:	d158      	bne.n	8006000 <_dtoa_r+0x4f8>
 8005f4e:	4b82      	ldr	r3, [pc, #520]	; (8006158 <_dtoa_r+0x650>)
 8005f50:	2200      	movs	r2, #0
 8005f52:	4640      	mov	r0, r8
 8005f54:	4649      	mov	r1, r9
 8005f56:	f7fa f9af 	bl	80002b8 <__aeabi_dsub>
 8005f5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f5e:	4680      	mov	r8, r0
 8005f60:	4689      	mov	r9, r1
 8005f62:	f7fa fdf1 	bl	8000b48 <__aeabi_dcmpgt>
 8005f66:	2800      	cmp	r0, #0
 8005f68:	f040 8296 	bne.w	8006498 <_dtoa_r+0x990>
 8005f6c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005f70:	4640      	mov	r0, r8
 8005f72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f76:	4649      	mov	r1, r9
 8005f78:	f7fa fdc8 	bl	8000b0c <__aeabi_dcmplt>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	f040 8289 	bne.w	8006494 <_dtoa_r+0x98c>
 8005f82:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005f86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	f2c0 814e 	blt.w	800622a <_dtoa_r+0x722>
 8005f8e:	f1bb 0f0e 	cmp.w	fp, #14
 8005f92:	f300 814a 	bgt.w	800622a <_dtoa_r+0x722>
 8005f96:	4b6b      	ldr	r3, [pc, #428]	; (8006144 <_dtoa_r+0x63c>)
 8005f98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005f9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	f280 80dc 	bge.w	8006160 <_dtoa_r+0x658>
 8005fa8:	9b04      	ldr	r3, [sp, #16]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	f300 80d8 	bgt.w	8006160 <_dtoa_r+0x658>
 8005fb0:	f040 826f 	bne.w	8006492 <_dtoa_r+0x98a>
 8005fb4:	4b68      	ldr	r3, [pc, #416]	; (8006158 <_dtoa_r+0x650>)
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	4640      	mov	r0, r8
 8005fba:	4649      	mov	r1, r9
 8005fbc:	f7fa fb34 	bl	8000628 <__aeabi_dmul>
 8005fc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005fc4:	f7fa fdb6 	bl	8000b34 <__aeabi_dcmpge>
 8005fc8:	9e04      	ldr	r6, [sp, #16]
 8005fca:	4637      	mov	r7, r6
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	f040 8245 	bne.w	800645c <_dtoa_r+0x954>
 8005fd2:	9d00      	ldr	r5, [sp, #0]
 8005fd4:	2331      	movs	r3, #49	; 0x31
 8005fd6:	f805 3b01 	strb.w	r3, [r5], #1
 8005fda:	f10b 0b01 	add.w	fp, fp, #1
 8005fde:	e241      	b.n	8006464 <_dtoa_r+0x95c>
 8005fe0:	07f2      	lsls	r2, r6, #31
 8005fe2:	d505      	bpl.n	8005ff0 <_dtoa_r+0x4e8>
 8005fe4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fe8:	f7fa fb1e 	bl	8000628 <__aeabi_dmul>
 8005fec:	3501      	adds	r5, #1
 8005fee:	2301      	movs	r3, #1
 8005ff0:	1076      	asrs	r6, r6, #1
 8005ff2:	3708      	adds	r7, #8
 8005ff4:	e773      	b.n	8005ede <_dtoa_r+0x3d6>
 8005ff6:	2502      	movs	r5, #2
 8005ff8:	e775      	b.n	8005ee6 <_dtoa_r+0x3de>
 8005ffa:	9e04      	ldr	r6, [sp, #16]
 8005ffc:	465f      	mov	r7, fp
 8005ffe:	e792      	b.n	8005f26 <_dtoa_r+0x41e>
 8006000:	9900      	ldr	r1, [sp, #0]
 8006002:	4b50      	ldr	r3, [pc, #320]	; (8006144 <_dtoa_r+0x63c>)
 8006004:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006008:	4431      	add	r1, r6
 800600a:	9102      	str	r1, [sp, #8]
 800600c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800600e:	eeb0 9a47 	vmov.f32	s18, s14
 8006012:	eef0 9a67 	vmov.f32	s19, s15
 8006016:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800601a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800601e:	2900      	cmp	r1, #0
 8006020:	d044      	beq.n	80060ac <_dtoa_r+0x5a4>
 8006022:	494e      	ldr	r1, [pc, #312]	; (800615c <_dtoa_r+0x654>)
 8006024:	2000      	movs	r0, #0
 8006026:	f7fa fc29 	bl	800087c <__aeabi_ddiv>
 800602a:	ec53 2b19 	vmov	r2, r3, d9
 800602e:	f7fa f943 	bl	80002b8 <__aeabi_dsub>
 8006032:	9d00      	ldr	r5, [sp, #0]
 8006034:	ec41 0b19 	vmov	d9, r0, r1
 8006038:	4649      	mov	r1, r9
 800603a:	4640      	mov	r0, r8
 800603c:	f7fa fda4 	bl	8000b88 <__aeabi_d2iz>
 8006040:	4606      	mov	r6, r0
 8006042:	f7fa fa87 	bl	8000554 <__aeabi_i2d>
 8006046:	4602      	mov	r2, r0
 8006048:	460b      	mov	r3, r1
 800604a:	4640      	mov	r0, r8
 800604c:	4649      	mov	r1, r9
 800604e:	f7fa f933 	bl	80002b8 <__aeabi_dsub>
 8006052:	3630      	adds	r6, #48	; 0x30
 8006054:	f805 6b01 	strb.w	r6, [r5], #1
 8006058:	ec53 2b19 	vmov	r2, r3, d9
 800605c:	4680      	mov	r8, r0
 800605e:	4689      	mov	r9, r1
 8006060:	f7fa fd54 	bl	8000b0c <__aeabi_dcmplt>
 8006064:	2800      	cmp	r0, #0
 8006066:	d164      	bne.n	8006132 <_dtoa_r+0x62a>
 8006068:	4642      	mov	r2, r8
 800606a:	464b      	mov	r3, r9
 800606c:	4937      	ldr	r1, [pc, #220]	; (800614c <_dtoa_r+0x644>)
 800606e:	2000      	movs	r0, #0
 8006070:	f7fa f922 	bl	80002b8 <__aeabi_dsub>
 8006074:	ec53 2b19 	vmov	r2, r3, d9
 8006078:	f7fa fd48 	bl	8000b0c <__aeabi_dcmplt>
 800607c:	2800      	cmp	r0, #0
 800607e:	f040 80b6 	bne.w	80061ee <_dtoa_r+0x6e6>
 8006082:	9b02      	ldr	r3, [sp, #8]
 8006084:	429d      	cmp	r5, r3
 8006086:	f43f af7c 	beq.w	8005f82 <_dtoa_r+0x47a>
 800608a:	4b31      	ldr	r3, [pc, #196]	; (8006150 <_dtoa_r+0x648>)
 800608c:	ec51 0b19 	vmov	r0, r1, d9
 8006090:	2200      	movs	r2, #0
 8006092:	f7fa fac9 	bl	8000628 <__aeabi_dmul>
 8006096:	4b2e      	ldr	r3, [pc, #184]	; (8006150 <_dtoa_r+0x648>)
 8006098:	ec41 0b19 	vmov	d9, r0, r1
 800609c:	2200      	movs	r2, #0
 800609e:	4640      	mov	r0, r8
 80060a0:	4649      	mov	r1, r9
 80060a2:	f7fa fac1 	bl	8000628 <__aeabi_dmul>
 80060a6:	4680      	mov	r8, r0
 80060a8:	4689      	mov	r9, r1
 80060aa:	e7c5      	b.n	8006038 <_dtoa_r+0x530>
 80060ac:	ec51 0b17 	vmov	r0, r1, d7
 80060b0:	f7fa faba 	bl	8000628 <__aeabi_dmul>
 80060b4:	9b02      	ldr	r3, [sp, #8]
 80060b6:	9d00      	ldr	r5, [sp, #0]
 80060b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80060ba:	ec41 0b19 	vmov	d9, r0, r1
 80060be:	4649      	mov	r1, r9
 80060c0:	4640      	mov	r0, r8
 80060c2:	f7fa fd61 	bl	8000b88 <__aeabi_d2iz>
 80060c6:	4606      	mov	r6, r0
 80060c8:	f7fa fa44 	bl	8000554 <__aeabi_i2d>
 80060cc:	3630      	adds	r6, #48	; 0x30
 80060ce:	4602      	mov	r2, r0
 80060d0:	460b      	mov	r3, r1
 80060d2:	4640      	mov	r0, r8
 80060d4:	4649      	mov	r1, r9
 80060d6:	f7fa f8ef 	bl	80002b8 <__aeabi_dsub>
 80060da:	f805 6b01 	strb.w	r6, [r5], #1
 80060de:	9b02      	ldr	r3, [sp, #8]
 80060e0:	429d      	cmp	r5, r3
 80060e2:	4680      	mov	r8, r0
 80060e4:	4689      	mov	r9, r1
 80060e6:	f04f 0200 	mov.w	r2, #0
 80060ea:	d124      	bne.n	8006136 <_dtoa_r+0x62e>
 80060ec:	4b1b      	ldr	r3, [pc, #108]	; (800615c <_dtoa_r+0x654>)
 80060ee:	ec51 0b19 	vmov	r0, r1, d9
 80060f2:	f7fa f8e3 	bl	80002bc <__adddf3>
 80060f6:	4602      	mov	r2, r0
 80060f8:	460b      	mov	r3, r1
 80060fa:	4640      	mov	r0, r8
 80060fc:	4649      	mov	r1, r9
 80060fe:	f7fa fd23 	bl	8000b48 <__aeabi_dcmpgt>
 8006102:	2800      	cmp	r0, #0
 8006104:	d173      	bne.n	80061ee <_dtoa_r+0x6e6>
 8006106:	ec53 2b19 	vmov	r2, r3, d9
 800610a:	4914      	ldr	r1, [pc, #80]	; (800615c <_dtoa_r+0x654>)
 800610c:	2000      	movs	r0, #0
 800610e:	f7fa f8d3 	bl	80002b8 <__aeabi_dsub>
 8006112:	4602      	mov	r2, r0
 8006114:	460b      	mov	r3, r1
 8006116:	4640      	mov	r0, r8
 8006118:	4649      	mov	r1, r9
 800611a:	f7fa fcf7 	bl	8000b0c <__aeabi_dcmplt>
 800611e:	2800      	cmp	r0, #0
 8006120:	f43f af2f 	beq.w	8005f82 <_dtoa_r+0x47a>
 8006124:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006126:	1e6b      	subs	r3, r5, #1
 8006128:	930f      	str	r3, [sp, #60]	; 0x3c
 800612a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800612e:	2b30      	cmp	r3, #48	; 0x30
 8006130:	d0f8      	beq.n	8006124 <_dtoa_r+0x61c>
 8006132:	46bb      	mov	fp, r7
 8006134:	e04a      	b.n	80061cc <_dtoa_r+0x6c4>
 8006136:	4b06      	ldr	r3, [pc, #24]	; (8006150 <_dtoa_r+0x648>)
 8006138:	f7fa fa76 	bl	8000628 <__aeabi_dmul>
 800613c:	4680      	mov	r8, r0
 800613e:	4689      	mov	r9, r1
 8006140:	e7bd      	b.n	80060be <_dtoa_r+0x5b6>
 8006142:	bf00      	nop
 8006144:	08007978 	.word	0x08007978
 8006148:	08007950 	.word	0x08007950
 800614c:	3ff00000 	.word	0x3ff00000
 8006150:	40240000 	.word	0x40240000
 8006154:	401c0000 	.word	0x401c0000
 8006158:	40140000 	.word	0x40140000
 800615c:	3fe00000 	.word	0x3fe00000
 8006160:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006164:	9d00      	ldr	r5, [sp, #0]
 8006166:	4642      	mov	r2, r8
 8006168:	464b      	mov	r3, r9
 800616a:	4630      	mov	r0, r6
 800616c:	4639      	mov	r1, r7
 800616e:	f7fa fb85 	bl	800087c <__aeabi_ddiv>
 8006172:	f7fa fd09 	bl	8000b88 <__aeabi_d2iz>
 8006176:	9001      	str	r0, [sp, #4]
 8006178:	f7fa f9ec 	bl	8000554 <__aeabi_i2d>
 800617c:	4642      	mov	r2, r8
 800617e:	464b      	mov	r3, r9
 8006180:	f7fa fa52 	bl	8000628 <__aeabi_dmul>
 8006184:	4602      	mov	r2, r0
 8006186:	460b      	mov	r3, r1
 8006188:	4630      	mov	r0, r6
 800618a:	4639      	mov	r1, r7
 800618c:	f7fa f894 	bl	80002b8 <__aeabi_dsub>
 8006190:	9e01      	ldr	r6, [sp, #4]
 8006192:	9f04      	ldr	r7, [sp, #16]
 8006194:	3630      	adds	r6, #48	; 0x30
 8006196:	f805 6b01 	strb.w	r6, [r5], #1
 800619a:	9e00      	ldr	r6, [sp, #0]
 800619c:	1bae      	subs	r6, r5, r6
 800619e:	42b7      	cmp	r7, r6
 80061a0:	4602      	mov	r2, r0
 80061a2:	460b      	mov	r3, r1
 80061a4:	d134      	bne.n	8006210 <_dtoa_r+0x708>
 80061a6:	f7fa f889 	bl	80002bc <__adddf3>
 80061aa:	4642      	mov	r2, r8
 80061ac:	464b      	mov	r3, r9
 80061ae:	4606      	mov	r6, r0
 80061b0:	460f      	mov	r7, r1
 80061b2:	f7fa fcc9 	bl	8000b48 <__aeabi_dcmpgt>
 80061b6:	b9c8      	cbnz	r0, 80061ec <_dtoa_r+0x6e4>
 80061b8:	4642      	mov	r2, r8
 80061ba:	464b      	mov	r3, r9
 80061bc:	4630      	mov	r0, r6
 80061be:	4639      	mov	r1, r7
 80061c0:	f7fa fc9a 	bl	8000af8 <__aeabi_dcmpeq>
 80061c4:	b110      	cbz	r0, 80061cc <_dtoa_r+0x6c4>
 80061c6:	9b01      	ldr	r3, [sp, #4]
 80061c8:	07db      	lsls	r3, r3, #31
 80061ca:	d40f      	bmi.n	80061ec <_dtoa_r+0x6e4>
 80061cc:	4651      	mov	r1, sl
 80061ce:	4620      	mov	r0, r4
 80061d0:	f000 fbcc 	bl	800696c <_Bfree>
 80061d4:	2300      	movs	r3, #0
 80061d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80061d8:	702b      	strb	r3, [r5, #0]
 80061da:	f10b 0301 	add.w	r3, fp, #1
 80061de:	6013      	str	r3, [r2, #0]
 80061e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f43f ace2 	beq.w	8005bac <_dtoa_r+0xa4>
 80061e8:	601d      	str	r5, [r3, #0]
 80061ea:	e4df      	b.n	8005bac <_dtoa_r+0xa4>
 80061ec:	465f      	mov	r7, fp
 80061ee:	462b      	mov	r3, r5
 80061f0:	461d      	mov	r5, r3
 80061f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061f6:	2a39      	cmp	r2, #57	; 0x39
 80061f8:	d106      	bne.n	8006208 <_dtoa_r+0x700>
 80061fa:	9a00      	ldr	r2, [sp, #0]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d1f7      	bne.n	80061f0 <_dtoa_r+0x6e8>
 8006200:	9900      	ldr	r1, [sp, #0]
 8006202:	2230      	movs	r2, #48	; 0x30
 8006204:	3701      	adds	r7, #1
 8006206:	700a      	strb	r2, [r1, #0]
 8006208:	781a      	ldrb	r2, [r3, #0]
 800620a:	3201      	adds	r2, #1
 800620c:	701a      	strb	r2, [r3, #0]
 800620e:	e790      	b.n	8006132 <_dtoa_r+0x62a>
 8006210:	4ba3      	ldr	r3, [pc, #652]	; (80064a0 <_dtoa_r+0x998>)
 8006212:	2200      	movs	r2, #0
 8006214:	f7fa fa08 	bl	8000628 <__aeabi_dmul>
 8006218:	2200      	movs	r2, #0
 800621a:	2300      	movs	r3, #0
 800621c:	4606      	mov	r6, r0
 800621e:	460f      	mov	r7, r1
 8006220:	f7fa fc6a 	bl	8000af8 <__aeabi_dcmpeq>
 8006224:	2800      	cmp	r0, #0
 8006226:	d09e      	beq.n	8006166 <_dtoa_r+0x65e>
 8006228:	e7d0      	b.n	80061cc <_dtoa_r+0x6c4>
 800622a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800622c:	2a00      	cmp	r2, #0
 800622e:	f000 80ca 	beq.w	80063c6 <_dtoa_r+0x8be>
 8006232:	9a07      	ldr	r2, [sp, #28]
 8006234:	2a01      	cmp	r2, #1
 8006236:	f300 80ad 	bgt.w	8006394 <_dtoa_r+0x88c>
 800623a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800623c:	2a00      	cmp	r2, #0
 800623e:	f000 80a5 	beq.w	800638c <_dtoa_r+0x884>
 8006242:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006246:	9e08      	ldr	r6, [sp, #32]
 8006248:	9d05      	ldr	r5, [sp, #20]
 800624a:	9a05      	ldr	r2, [sp, #20]
 800624c:	441a      	add	r2, r3
 800624e:	9205      	str	r2, [sp, #20]
 8006250:	9a06      	ldr	r2, [sp, #24]
 8006252:	2101      	movs	r1, #1
 8006254:	441a      	add	r2, r3
 8006256:	4620      	mov	r0, r4
 8006258:	9206      	str	r2, [sp, #24]
 800625a:	f000 fc3d 	bl	8006ad8 <__i2b>
 800625e:	4607      	mov	r7, r0
 8006260:	b165      	cbz	r5, 800627c <_dtoa_r+0x774>
 8006262:	9b06      	ldr	r3, [sp, #24]
 8006264:	2b00      	cmp	r3, #0
 8006266:	dd09      	ble.n	800627c <_dtoa_r+0x774>
 8006268:	42ab      	cmp	r3, r5
 800626a:	9a05      	ldr	r2, [sp, #20]
 800626c:	bfa8      	it	ge
 800626e:	462b      	movge	r3, r5
 8006270:	1ad2      	subs	r2, r2, r3
 8006272:	9205      	str	r2, [sp, #20]
 8006274:	9a06      	ldr	r2, [sp, #24]
 8006276:	1aed      	subs	r5, r5, r3
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	9306      	str	r3, [sp, #24]
 800627c:	9b08      	ldr	r3, [sp, #32]
 800627e:	b1f3      	cbz	r3, 80062be <_dtoa_r+0x7b6>
 8006280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006282:	2b00      	cmp	r3, #0
 8006284:	f000 80a3 	beq.w	80063ce <_dtoa_r+0x8c6>
 8006288:	2e00      	cmp	r6, #0
 800628a:	dd10      	ble.n	80062ae <_dtoa_r+0x7a6>
 800628c:	4639      	mov	r1, r7
 800628e:	4632      	mov	r2, r6
 8006290:	4620      	mov	r0, r4
 8006292:	f000 fce1 	bl	8006c58 <__pow5mult>
 8006296:	4652      	mov	r2, sl
 8006298:	4601      	mov	r1, r0
 800629a:	4607      	mov	r7, r0
 800629c:	4620      	mov	r0, r4
 800629e:	f000 fc31 	bl	8006b04 <__multiply>
 80062a2:	4651      	mov	r1, sl
 80062a4:	4680      	mov	r8, r0
 80062a6:	4620      	mov	r0, r4
 80062a8:	f000 fb60 	bl	800696c <_Bfree>
 80062ac:	46c2      	mov	sl, r8
 80062ae:	9b08      	ldr	r3, [sp, #32]
 80062b0:	1b9a      	subs	r2, r3, r6
 80062b2:	d004      	beq.n	80062be <_dtoa_r+0x7b6>
 80062b4:	4651      	mov	r1, sl
 80062b6:	4620      	mov	r0, r4
 80062b8:	f000 fcce 	bl	8006c58 <__pow5mult>
 80062bc:	4682      	mov	sl, r0
 80062be:	2101      	movs	r1, #1
 80062c0:	4620      	mov	r0, r4
 80062c2:	f000 fc09 	bl	8006ad8 <__i2b>
 80062c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	4606      	mov	r6, r0
 80062cc:	f340 8081 	ble.w	80063d2 <_dtoa_r+0x8ca>
 80062d0:	461a      	mov	r2, r3
 80062d2:	4601      	mov	r1, r0
 80062d4:	4620      	mov	r0, r4
 80062d6:	f000 fcbf 	bl	8006c58 <__pow5mult>
 80062da:	9b07      	ldr	r3, [sp, #28]
 80062dc:	2b01      	cmp	r3, #1
 80062de:	4606      	mov	r6, r0
 80062e0:	dd7a      	ble.n	80063d8 <_dtoa_r+0x8d0>
 80062e2:	f04f 0800 	mov.w	r8, #0
 80062e6:	6933      	ldr	r3, [r6, #16]
 80062e8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80062ec:	6918      	ldr	r0, [r3, #16]
 80062ee:	f000 fba5 	bl	8006a3c <__hi0bits>
 80062f2:	f1c0 0020 	rsb	r0, r0, #32
 80062f6:	9b06      	ldr	r3, [sp, #24]
 80062f8:	4418      	add	r0, r3
 80062fa:	f010 001f 	ands.w	r0, r0, #31
 80062fe:	f000 8094 	beq.w	800642a <_dtoa_r+0x922>
 8006302:	f1c0 0320 	rsb	r3, r0, #32
 8006306:	2b04      	cmp	r3, #4
 8006308:	f340 8085 	ble.w	8006416 <_dtoa_r+0x90e>
 800630c:	9b05      	ldr	r3, [sp, #20]
 800630e:	f1c0 001c 	rsb	r0, r0, #28
 8006312:	4403      	add	r3, r0
 8006314:	9305      	str	r3, [sp, #20]
 8006316:	9b06      	ldr	r3, [sp, #24]
 8006318:	4403      	add	r3, r0
 800631a:	4405      	add	r5, r0
 800631c:	9306      	str	r3, [sp, #24]
 800631e:	9b05      	ldr	r3, [sp, #20]
 8006320:	2b00      	cmp	r3, #0
 8006322:	dd05      	ble.n	8006330 <_dtoa_r+0x828>
 8006324:	4651      	mov	r1, sl
 8006326:	461a      	mov	r2, r3
 8006328:	4620      	mov	r0, r4
 800632a:	f000 fcef 	bl	8006d0c <__lshift>
 800632e:	4682      	mov	sl, r0
 8006330:	9b06      	ldr	r3, [sp, #24]
 8006332:	2b00      	cmp	r3, #0
 8006334:	dd05      	ble.n	8006342 <_dtoa_r+0x83a>
 8006336:	4631      	mov	r1, r6
 8006338:	461a      	mov	r2, r3
 800633a:	4620      	mov	r0, r4
 800633c:	f000 fce6 	bl	8006d0c <__lshift>
 8006340:	4606      	mov	r6, r0
 8006342:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006344:	2b00      	cmp	r3, #0
 8006346:	d072      	beq.n	800642e <_dtoa_r+0x926>
 8006348:	4631      	mov	r1, r6
 800634a:	4650      	mov	r0, sl
 800634c:	f000 fd4a 	bl	8006de4 <__mcmp>
 8006350:	2800      	cmp	r0, #0
 8006352:	da6c      	bge.n	800642e <_dtoa_r+0x926>
 8006354:	2300      	movs	r3, #0
 8006356:	4651      	mov	r1, sl
 8006358:	220a      	movs	r2, #10
 800635a:	4620      	mov	r0, r4
 800635c:	f000 fb28 	bl	80069b0 <__multadd>
 8006360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006362:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006366:	4682      	mov	sl, r0
 8006368:	2b00      	cmp	r3, #0
 800636a:	f000 81b0 	beq.w	80066ce <_dtoa_r+0xbc6>
 800636e:	2300      	movs	r3, #0
 8006370:	4639      	mov	r1, r7
 8006372:	220a      	movs	r2, #10
 8006374:	4620      	mov	r0, r4
 8006376:	f000 fb1b 	bl	80069b0 <__multadd>
 800637a:	9b01      	ldr	r3, [sp, #4]
 800637c:	2b00      	cmp	r3, #0
 800637e:	4607      	mov	r7, r0
 8006380:	f300 8096 	bgt.w	80064b0 <_dtoa_r+0x9a8>
 8006384:	9b07      	ldr	r3, [sp, #28]
 8006386:	2b02      	cmp	r3, #2
 8006388:	dc59      	bgt.n	800643e <_dtoa_r+0x936>
 800638a:	e091      	b.n	80064b0 <_dtoa_r+0x9a8>
 800638c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800638e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006392:	e758      	b.n	8006246 <_dtoa_r+0x73e>
 8006394:	9b04      	ldr	r3, [sp, #16]
 8006396:	1e5e      	subs	r6, r3, #1
 8006398:	9b08      	ldr	r3, [sp, #32]
 800639a:	42b3      	cmp	r3, r6
 800639c:	bfbf      	itttt	lt
 800639e:	9b08      	ldrlt	r3, [sp, #32]
 80063a0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80063a2:	9608      	strlt	r6, [sp, #32]
 80063a4:	1af3      	sublt	r3, r6, r3
 80063a6:	bfb4      	ite	lt
 80063a8:	18d2      	addlt	r2, r2, r3
 80063aa:	1b9e      	subge	r6, r3, r6
 80063ac:	9b04      	ldr	r3, [sp, #16]
 80063ae:	bfbc      	itt	lt
 80063b0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80063b2:	2600      	movlt	r6, #0
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	bfb7      	itett	lt
 80063b8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80063bc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80063c0:	1a9d      	sublt	r5, r3, r2
 80063c2:	2300      	movlt	r3, #0
 80063c4:	e741      	b.n	800624a <_dtoa_r+0x742>
 80063c6:	9e08      	ldr	r6, [sp, #32]
 80063c8:	9d05      	ldr	r5, [sp, #20]
 80063ca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80063cc:	e748      	b.n	8006260 <_dtoa_r+0x758>
 80063ce:	9a08      	ldr	r2, [sp, #32]
 80063d0:	e770      	b.n	80062b4 <_dtoa_r+0x7ac>
 80063d2:	9b07      	ldr	r3, [sp, #28]
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	dc19      	bgt.n	800640c <_dtoa_r+0x904>
 80063d8:	9b02      	ldr	r3, [sp, #8]
 80063da:	b9bb      	cbnz	r3, 800640c <_dtoa_r+0x904>
 80063dc:	9b03      	ldr	r3, [sp, #12]
 80063de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063e2:	b99b      	cbnz	r3, 800640c <_dtoa_r+0x904>
 80063e4:	9b03      	ldr	r3, [sp, #12]
 80063e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80063ea:	0d1b      	lsrs	r3, r3, #20
 80063ec:	051b      	lsls	r3, r3, #20
 80063ee:	b183      	cbz	r3, 8006412 <_dtoa_r+0x90a>
 80063f0:	9b05      	ldr	r3, [sp, #20]
 80063f2:	3301      	adds	r3, #1
 80063f4:	9305      	str	r3, [sp, #20]
 80063f6:	9b06      	ldr	r3, [sp, #24]
 80063f8:	3301      	adds	r3, #1
 80063fa:	9306      	str	r3, [sp, #24]
 80063fc:	f04f 0801 	mov.w	r8, #1
 8006400:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006402:	2b00      	cmp	r3, #0
 8006404:	f47f af6f 	bne.w	80062e6 <_dtoa_r+0x7de>
 8006408:	2001      	movs	r0, #1
 800640a:	e774      	b.n	80062f6 <_dtoa_r+0x7ee>
 800640c:	f04f 0800 	mov.w	r8, #0
 8006410:	e7f6      	b.n	8006400 <_dtoa_r+0x8f8>
 8006412:	4698      	mov	r8, r3
 8006414:	e7f4      	b.n	8006400 <_dtoa_r+0x8f8>
 8006416:	d082      	beq.n	800631e <_dtoa_r+0x816>
 8006418:	9a05      	ldr	r2, [sp, #20]
 800641a:	331c      	adds	r3, #28
 800641c:	441a      	add	r2, r3
 800641e:	9205      	str	r2, [sp, #20]
 8006420:	9a06      	ldr	r2, [sp, #24]
 8006422:	441a      	add	r2, r3
 8006424:	441d      	add	r5, r3
 8006426:	9206      	str	r2, [sp, #24]
 8006428:	e779      	b.n	800631e <_dtoa_r+0x816>
 800642a:	4603      	mov	r3, r0
 800642c:	e7f4      	b.n	8006418 <_dtoa_r+0x910>
 800642e:	9b04      	ldr	r3, [sp, #16]
 8006430:	2b00      	cmp	r3, #0
 8006432:	dc37      	bgt.n	80064a4 <_dtoa_r+0x99c>
 8006434:	9b07      	ldr	r3, [sp, #28]
 8006436:	2b02      	cmp	r3, #2
 8006438:	dd34      	ble.n	80064a4 <_dtoa_r+0x99c>
 800643a:	9b04      	ldr	r3, [sp, #16]
 800643c:	9301      	str	r3, [sp, #4]
 800643e:	9b01      	ldr	r3, [sp, #4]
 8006440:	b963      	cbnz	r3, 800645c <_dtoa_r+0x954>
 8006442:	4631      	mov	r1, r6
 8006444:	2205      	movs	r2, #5
 8006446:	4620      	mov	r0, r4
 8006448:	f000 fab2 	bl	80069b0 <__multadd>
 800644c:	4601      	mov	r1, r0
 800644e:	4606      	mov	r6, r0
 8006450:	4650      	mov	r0, sl
 8006452:	f000 fcc7 	bl	8006de4 <__mcmp>
 8006456:	2800      	cmp	r0, #0
 8006458:	f73f adbb 	bgt.w	8005fd2 <_dtoa_r+0x4ca>
 800645c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800645e:	9d00      	ldr	r5, [sp, #0]
 8006460:	ea6f 0b03 	mvn.w	fp, r3
 8006464:	f04f 0800 	mov.w	r8, #0
 8006468:	4631      	mov	r1, r6
 800646a:	4620      	mov	r0, r4
 800646c:	f000 fa7e 	bl	800696c <_Bfree>
 8006470:	2f00      	cmp	r7, #0
 8006472:	f43f aeab 	beq.w	80061cc <_dtoa_r+0x6c4>
 8006476:	f1b8 0f00 	cmp.w	r8, #0
 800647a:	d005      	beq.n	8006488 <_dtoa_r+0x980>
 800647c:	45b8      	cmp	r8, r7
 800647e:	d003      	beq.n	8006488 <_dtoa_r+0x980>
 8006480:	4641      	mov	r1, r8
 8006482:	4620      	mov	r0, r4
 8006484:	f000 fa72 	bl	800696c <_Bfree>
 8006488:	4639      	mov	r1, r7
 800648a:	4620      	mov	r0, r4
 800648c:	f000 fa6e 	bl	800696c <_Bfree>
 8006490:	e69c      	b.n	80061cc <_dtoa_r+0x6c4>
 8006492:	2600      	movs	r6, #0
 8006494:	4637      	mov	r7, r6
 8006496:	e7e1      	b.n	800645c <_dtoa_r+0x954>
 8006498:	46bb      	mov	fp, r7
 800649a:	4637      	mov	r7, r6
 800649c:	e599      	b.n	8005fd2 <_dtoa_r+0x4ca>
 800649e:	bf00      	nop
 80064a0:	40240000 	.word	0x40240000
 80064a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	f000 80c8 	beq.w	800663c <_dtoa_r+0xb34>
 80064ac:	9b04      	ldr	r3, [sp, #16]
 80064ae:	9301      	str	r3, [sp, #4]
 80064b0:	2d00      	cmp	r5, #0
 80064b2:	dd05      	ble.n	80064c0 <_dtoa_r+0x9b8>
 80064b4:	4639      	mov	r1, r7
 80064b6:	462a      	mov	r2, r5
 80064b8:	4620      	mov	r0, r4
 80064ba:	f000 fc27 	bl	8006d0c <__lshift>
 80064be:	4607      	mov	r7, r0
 80064c0:	f1b8 0f00 	cmp.w	r8, #0
 80064c4:	d05b      	beq.n	800657e <_dtoa_r+0xa76>
 80064c6:	6879      	ldr	r1, [r7, #4]
 80064c8:	4620      	mov	r0, r4
 80064ca:	f000 fa0f 	bl	80068ec <_Balloc>
 80064ce:	4605      	mov	r5, r0
 80064d0:	b928      	cbnz	r0, 80064de <_dtoa_r+0x9d6>
 80064d2:	4b83      	ldr	r3, [pc, #524]	; (80066e0 <_dtoa_r+0xbd8>)
 80064d4:	4602      	mov	r2, r0
 80064d6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80064da:	f7ff bb2e 	b.w	8005b3a <_dtoa_r+0x32>
 80064de:	693a      	ldr	r2, [r7, #16]
 80064e0:	3202      	adds	r2, #2
 80064e2:	0092      	lsls	r2, r2, #2
 80064e4:	f107 010c 	add.w	r1, r7, #12
 80064e8:	300c      	adds	r0, #12
 80064ea:	f000 fe39 	bl	8007160 <memcpy>
 80064ee:	2201      	movs	r2, #1
 80064f0:	4629      	mov	r1, r5
 80064f2:	4620      	mov	r0, r4
 80064f4:	f000 fc0a 	bl	8006d0c <__lshift>
 80064f8:	9b00      	ldr	r3, [sp, #0]
 80064fa:	3301      	adds	r3, #1
 80064fc:	9304      	str	r3, [sp, #16]
 80064fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006502:	4413      	add	r3, r2
 8006504:	9308      	str	r3, [sp, #32]
 8006506:	9b02      	ldr	r3, [sp, #8]
 8006508:	f003 0301 	and.w	r3, r3, #1
 800650c:	46b8      	mov	r8, r7
 800650e:	9306      	str	r3, [sp, #24]
 8006510:	4607      	mov	r7, r0
 8006512:	9b04      	ldr	r3, [sp, #16]
 8006514:	4631      	mov	r1, r6
 8006516:	3b01      	subs	r3, #1
 8006518:	4650      	mov	r0, sl
 800651a:	9301      	str	r3, [sp, #4]
 800651c:	f7ff fa6a 	bl	80059f4 <quorem>
 8006520:	4641      	mov	r1, r8
 8006522:	9002      	str	r0, [sp, #8]
 8006524:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006528:	4650      	mov	r0, sl
 800652a:	f000 fc5b 	bl	8006de4 <__mcmp>
 800652e:	463a      	mov	r2, r7
 8006530:	9005      	str	r0, [sp, #20]
 8006532:	4631      	mov	r1, r6
 8006534:	4620      	mov	r0, r4
 8006536:	f000 fc71 	bl	8006e1c <__mdiff>
 800653a:	68c2      	ldr	r2, [r0, #12]
 800653c:	4605      	mov	r5, r0
 800653e:	bb02      	cbnz	r2, 8006582 <_dtoa_r+0xa7a>
 8006540:	4601      	mov	r1, r0
 8006542:	4650      	mov	r0, sl
 8006544:	f000 fc4e 	bl	8006de4 <__mcmp>
 8006548:	4602      	mov	r2, r0
 800654a:	4629      	mov	r1, r5
 800654c:	4620      	mov	r0, r4
 800654e:	9209      	str	r2, [sp, #36]	; 0x24
 8006550:	f000 fa0c 	bl	800696c <_Bfree>
 8006554:	9b07      	ldr	r3, [sp, #28]
 8006556:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006558:	9d04      	ldr	r5, [sp, #16]
 800655a:	ea43 0102 	orr.w	r1, r3, r2
 800655e:	9b06      	ldr	r3, [sp, #24]
 8006560:	4319      	orrs	r1, r3
 8006562:	d110      	bne.n	8006586 <_dtoa_r+0xa7e>
 8006564:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006568:	d029      	beq.n	80065be <_dtoa_r+0xab6>
 800656a:	9b05      	ldr	r3, [sp, #20]
 800656c:	2b00      	cmp	r3, #0
 800656e:	dd02      	ble.n	8006576 <_dtoa_r+0xa6e>
 8006570:	9b02      	ldr	r3, [sp, #8]
 8006572:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006576:	9b01      	ldr	r3, [sp, #4]
 8006578:	f883 9000 	strb.w	r9, [r3]
 800657c:	e774      	b.n	8006468 <_dtoa_r+0x960>
 800657e:	4638      	mov	r0, r7
 8006580:	e7ba      	b.n	80064f8 <_dtoa_r+0x9f0>
 8006582:	2201      	movs	r2, #1
 8006584:	e7e1      	b.n	800654a <_dtoa_r+0xa42>
 8006586:	9b05      	ldr	r3, [sp, #20]
 8006588:	2b00      	cmp	r3, #0
 800658a:	db04      	blt.n	8006596 <_dtoa_r+0xa8e>
 800658c:	9907      	ldr	r1, [sp, #28]
 800658e:	430b      	orrs	r3, r1
 8006590:	9906      	ldr	r1, [sp, #24]
 8006592:	430b      	orrs	r3, r1
 8006594:	d120      	bne.n	80065d8 <_dtoa_r+0xad0>
 8006596:	2a00      	cmp	r2, #0
 8006598:	dded      	ble.n	8006576 <_dtoa_r+0xa6e>
 800659a:	4651      	mov	r1, sl
 800659c:	2201      	movs	r2, #1
 800659e:	4620      	mov	r0, r4
 80065a0:	f000 fbb4 	bl	8006d0c <__lshift>
 80065a4:	4631      	mov	r1, r6
 80065a6:	4682      	mov	sl, r0
 80065a8:	f000 fc1c 	bl	8006de4 <__mcmp>
 80065ac:	2800      	cmp	r0, #0
 80065ae:	dc03      	bgt.n	80065b8 <_dtoa_r+0xab0>
 80065b0:	d1e1      	bne.n	8006576 <_dtoa_r+0xa6e>
 80065b2:	f019 0f01 	tst.w	r9, #1
 80065b6:	d0de      	beq.n	8006576 <_dtoa_r+0xa6e>
 80065b8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80065bc:	d1d8      	bne.n	8006570 <_dtoa_r+0xa68>
 80065be:	9a01      	ldr	r2, [sp, #4]
 80065c0:	2339      	movs	r3, #57	; 0x39
 80065c2:	7013      	strb	r3, [r2, #0]
 80065c4:	462b      	mov	r3, r5
 80065c6:	461d      	mov	r5, r3
 80065c8:	3b01      	subs	r3, #1
 80065ca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80065ce:	2a39      	cmp	r2, #57	; 0x39
 80065d0:	d06c      	beq.n	80066ac <_dtoa_r+0xba4>
 80065d2:	3201      	adds	r2, #1
 80065d4:	701a      	strb	r2, [r3, #0]
 80065d6:	e747      	b.n	8006468 <_dtoa_r+0x960>
 80065d8:	2a00      	cmp	r2, #0
 80065da:	dd07      	ble.n	80065ec <_dtoa_r+0xae4>
 80065dc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80065e0:	d0ed      	beq.n	80065be <_dtoa_r+0xab6>
 80065e2:	9a01      	ldr	r2, [sp, #4]
 80065e4:	f109 0301 	add.w	r3, r9, #1
 80065e8:	7013      	strb	r3, [r2, #0]
 80065ea:	e73d      	b.n	8006468 <_dtoa_r+0x960>
 80065ec:	9b04      	ldr	r3, [sp, #16]
 80065ee:	9a08      	ldr	r2, [sp, #32]
 80065f0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d043      	beq.n	8006680 <_dtoa_r+0xb78>
 80065f8:	4651      	mov	r1, sl
 80065fa:	2300      	movs	r3, #0
 80065fc:	220a      	movs	r2, #10
 80065fe:	4620      	mov	r0, r4
 8006600:	f000 f9d6 	bl	80069b0 <__multadd>
 8006604:	45b8      	cmp	r8, r7
 8006606:	4682      	mov	sl, r0
 8006608:	f04f 0300 	mov.w	r3, #0
 800660c:	f04f 020a 	mov.w	r2, #10
 8006610:	4641      	mov	r1, r8
 8006612:	4620      	mov	r0, r4
 8006614:	d107      	bne.n	8006626 <_dtoa_r+0xb1e>
 8006616:	f000 f9cb 	bl	80069b0 <__multadd>
 800661a:	4680      	mov	r8, r0
 800661c:	4607      	mov	r7, r0
 800661e:	9b04      	ldr	r3, [sp, #16]
 8006620:	3301      	adds	r3, #1
 8006622:	9304      	str	r3, [sp, #16]
 8006624:	e775      	b.n	8006512 <_dtoa_r+0xa0a>
 8006626:	f000 f9c3 	bl	80069b0 <__multadd>
 800662a:	4639      	mov	r1, r7
 800662c:	4680      	mov	r8, r0
 800662e:	2300      	movs	r3, #0
 8006630:	220a      	movs	r2, #10
 8006632:	4620      	mov	r0, r4
 8006634:	f000 f9bc 	bl	80069b0 <__multadd>
 8006638:	4607      	mov	r7, r0
 800663a:	e7f0      	b.n	800661e <_dtoa_r+0xb16>
 800663c:	9b04      	ldr	r3, [sp, #16]
 800663e:	9301      	str	r3, [sp, #4]
 8006640:	9d00      	ldr	r5, [sp, #0]
 8006642:	4631      	mov	r1, r6
 8006644:	4650      	mov	r0, sl
 8006646:	f7ff f9d5 	bl	80059f4 <quorem>
 800664a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800664e:	9b00      	ldr	r3, [sp, #0]
 8006650:	f805 9b01 	strb.w	r9, [r5], #1
 8006654:	1aea      	subs	r2, r5, r3
 8006656:	9b01      	ldr	r3, [sp, #4]
 8006658:	4293      	cmp	r3, r2
 800665a:	dd07      	ble.n	800666c <_dtoa_r+0xb64>
 800665c:	4651      	mov	r1, sl
 800665e:	2300      	movs	r3, #0
 8006660:	220a      	movs	r2, #10
 8006662:	4620      	mov	r0, r4
 8006664:	f000 f9a4 	bl	80069b0 <__multadd>
 8006668:	4682      	mov	sl, r0
 800666a:	e7ea      	b.n	8006642 <_dtoa_r+0xb3a>
 800666c:	9b01      	ldr	r3, [sp, #4]
 800666e:	2b00      	cmp	r3, #0
 8006670:	bfc8      	it	gt
 8006672:	461d      	movgt	r5, r3
 8006674:	9b00      	ldr	r3, [sp, #0]
 8006676:	bfd8      	it	le
 8006678:	2501      	movle	r5, #1
 800667a:	441d      	add	r5, r3
 800667c:	f04f 0800 	mov.w	r8, #0
 8006680:	4651      	mov	r1, sl
 8006682:	2201      	movs	r2, #1
 8006684:	4620      	mov	r0, r4
 8006686:	f000 fb41 	bl	8006d0c <__lshift>
 800668a:	4631      	mov	r1, r6
 800668c:	4682      	mov	sl, r0
 800668e:	f000 fba9 	bl	8006de4 <__mcmp>
 8006692:	2800      	cmp	r0, #0
 8006694:	dc96      	bgt.n	80065c4 <_dtoa_r+0xabc>
 8006696:	d102      	bne.n	800669e <_dtoa_r+0xb96>
 8006698:	f019 0f01 	tst.w	r9, #1
 800669c:	d192      	bne.n	80065c4 <_dtoa_r+0xabc>
 800669e:	462b      	mov	r3, r5
 80066a0:	461d      	mov	r5, r3
 80066a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066a6:	2a30      	cmp	r2, #48	; 0x30
 80066a8:	d0fa      	beq.n	80066a0 <_dtoa_r+0xb98>
 80066aa:	e6dd      	b.n	8006468 <_dtoa_r+0x960>
 80066ac:	9a00      	ldr	r2, [sp, #0]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d189      	bne.n	80065c6 <_dtoa_r+0xabe>
 80066b2:	f10b 0b01 	add.w	fp, fp, #1
 80066b6:	2331      	movs	r3, #49	; 0x31
 80066b8:	e796      	b.n	80065e8 <_dtoa_r+0xae0>
 80066ba:	4b0a      	ldr	r3, [pc, #40]	; (80066e4 <_dtoa_r+0xbdc>)
 80066bc:	f7ff ba99 	b.w	8005bf2 <_dtoa_r+0xea>
 80066c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	f47f aa6d 	bne.w	8005ba2 <_dtoa_r+0x9a>
 80066c8:	4b07      	ldr	r3, [pc, #28]	; (80066e8 <_dtoa_r+0xbe0>)
 80066ca:	f7ff ba92 	b.w	8005bf2 <_dtoa_r+0xea>
 80066ce:	9b01      	ldr	r3, [sp, #4]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	dcb5      	bgt.n	8006640 <_dtoa_r+0xb38>
 80066d4:	9b07      	ldr	r3, [sp, #28]
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	f73f aeb1 	bgt.w	800643e <_dtoa_r+0x936>
 80066dc:	e7b0      	b.n	8006640 <_dtoa_r+0xb38>
 80066de:	bf00      	nop
 80066e0:	080078e4 	.word	0x080078e4
 80066e4:	08007844 	.word	0x08007844
 80066e8:	08007868 	.word	0x08007868

080066ec <_free_r>:
 80066ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80066ee:	2900      	cmp	r1, #0
 80066f0:	d044      	beq.n	800677c <_free_r+0x90>
 80066f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066f6:	9001      	str	r0, [sp, #4]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	f1a1 0404 	sub.w	r4, r1, #4
 80066fe:	bfb8      	it	lt
 8006700:	18e4      	addlt	r4, r4, r3
 8006702:	f000 f8e7 	bl	80068d4 <__malloc_lock>
 8006706:	4a1e      	ldr	r2, [pc, #120]	; (8006780 <_free_r+0x94>)
 8006708:	9801      	ldr	r0, [sp, #4]
 800670a:	6813      	ldr	r3, [r2, #0]
 800670c:	b933      	cbnz	r3, 800671c <_free_r+0x30>
 800670e:	6063      	str	r3, [r4, #4]
 8006710:	6014      	str	r4, [r2, #0]
 8006712:	b003      	add	sp, #12
 8006714:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006718:	f000 b8e2 	b.w	80068e0 <__malloc_unlock>
 800671c:	42a3      	cmp	r3, r4
 800671e:	d908      	bls.n	8006732 <_free_r+0x46>
 8006720:	6825      	ldr	r5, [r4, #0]
 8006722:	1961      	adds	r1, r4, r5
 8006724:	428b      	cmp	r3, r1
 8006726:	bf01      	itttt	eq
 8006728:	6819      	ldreq	r1, [r3, #0]
 800672a:	685b      	ldreq	r3, [r3, #4]
 800672c:	1949      	addeq	r1, r1, r5
 800672e:	6021      	streq	r1, [r4, #0]
 8006730:	e7ed      	b.n	800670e <_free_r+0x22>
 8006732:	461a      	mov	r2, r3
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	b10b      	cbz	r3, 800673c <_free_r+0x50>
 8006738:	42a3      	cmp	r3, r4
 800673a:	d9fa      	bls.n	8006732 <_free_r+0x46>
 800673c:	6811      	ldr	r1, [r2, #0]
 800673e:	1855      	adds	r5, r2, r1
 8006740:	42a5      	cmp	r5, r4
 8006742:	d10b      	bne.n	800675c <_free_r+0x70>
 8006744:	6824      	ldr	r4, [r4, #0]
 8006746:	4421      	add	r1, r4
 8006748:	1854      	adds	r4, r2, r1
 800674a:	42a3      	cmp	r3, r4
 800674c:	6011      	str	r1, [r2, #0]
 800674e:	d1e0      	bne.n	8006712 <_free_r+0x26>
 8006750:	681c      	ldr	r4, [r3, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	6053      	str	r3, [r2, #4]
 8006756:	440c      	add	r4, r1
 8006758:	6014      	str	r4, [r2, #0]
 800675a:	e7da      	b.n	8006712 <_free_r+0x26>
 800675c:	d902      	bls.n	8006764 <_free_r+0x78>
 800675e:	230c      	movs	r3, #12
 8006760:	6003      	str	r3, [r0, #0]
 8006762:	e7d6      	b.n	8006712 <_free_r+0x26>
 8006764:	6825      	ldr	r5, [r4, #0]
 8006766:	1961      	adds	r1, r4, r5
 8006768:	428b      	cmp	r3, r1
 800676a:	bf04      	itt	eq
 800676c:	6819      	ldreq	r1, [r3, #0]
 800676e:	685b      	ldreq	r3, [r3, #4]
 8006770:	6063      	str	r3, [r4, #4]
 8006772:	bf04      	itt	eq
 8006774:	1949      	addeq	r1, r1, r5
 8006776:	6021      	streq	r1, [r4, #0]
 8006778:	6054      	str	r4, [r2, #4]
 800677a:	e7ca      	b.n	8006712 <_free_r+0x26>
 800677c:	b003      	add	sp, #12
 800677e:	bd30      	pop	{r4, r5, pc}
 8006780:	20000434 	.word	0x20000434

08006784 <malloc>:
 8006784:	4b02      	ldr	r3, [pc, #8]	; (8006790 <malloc+0xc>)
 8006786:	4601      	mov	r1, r0
 8006788:	6818      	ldr	r0, [r3, #0]
 800678a:	f000 b823 	b.w	80067d4 <_malloc_r>
 800678e:	bf00      	nop
 8006790:	20000064 	.word	0x20000064

08006794 <sbrk_aligned>:
 8006794:	b570      	push	{r4, r5, r6, lr}
 8006796:	4e0e      	ldr	r6, [pc, #56]	; (80067d0 <sbrk_aligned+0x3c>)
 8006798:	460c      	mov	r4, r1
 800679a:	6831      	ldr	r1, [r6, #0]
 800679c:	4605      	mov	r5, r0
 800679e:	b911      	cbnz	r1, 80067a6 <sbrk_aligned+0x12>
 80067a0:	f000 fcce 	bl	8007140 <_sbrk_r>
 80067a4:	6030      	str	r0, [r6, #0]
 80067a6:	4621      	mov	r1, r4
 80067a8:	4628      	mov	r0, r5
 80067aa:	f000 fcc9 	bl	8007140 <_sbrk_r>
 80067ae:	1c43      	adds	r3, r0, #1
 80067b0:	d00a      	beq.n	80067c8 <sbrk_aligned+0x34>
 80067b2:	1cc4      	adds	r4, r0, #3
 80067b4:	f024 0403 	bic.w	r4, r4, #3
 80067b8:	42a0      	cmp	r0, r4
 80067ba:	d007      	beq.n	80067cc <sbrk_aligned+0x38>
 80067bc:	1a21      	subs	r1, r4, r0
 80067be:	4628      	mov	r0, r5
 80067c0:	f000 fcbe 	bl	8007140 <_sbrk_r>
 80067c4:	3001      	adds	r0, #1
 80067c6:	d101      	bne.n	80067cc <sbrk_aligned+0x38>
 80067c8:	f04f 34ff 	mov.w	r4, #4294967295
 80067cc:	4620      	mov	r0, r4
 80067ce:	bd70      	pop	{r4, r5, r6, pc}
 80067d0:	20000438 	.word	0x20000438

080067d4 <_malloc_r>:
 80067d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067d8:	1ccd      	adds	r5, r1, #3
 80067da:	f025 0503 	bic.w	r5, r5, #3
 80067de:	3508      	adds	r5, #8
 80067e0:	2d0c      	cmp	r5, #12
 80067e2:	bf38      	it	cc
 80067e4:	250c      	movcc	r5, #12
 80067e6:	2d00      	cmp	r5, #0
 80067e8:	4607      	mov	r7, r0
 80067ea:	db01      	blt.n	80067f0 <_malloc_r+0x1c>
 80067ec:	42a9      	cmp	r1, r5
 80067ee:	d905      	bls.n	80067fc <_malloc_r+0x28>
 80067f0:	230c      	movs	r3, #12
 80067f2:	603b      	str	r3, [r7, #0]
 80067f4:	2600      	movs	r6, #0
 80067f6:	4630      	mov	r0, r6
 80067f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80068d0 <_malloc_r+0xfc>
 8006800:	f000 f868 	bl	80068d4 <__malloc_lock>
 8006804:	f8d8 3000 	ldr.w	r3, [r8]
 8006808:	461c      	mov	r4, r3
 800680a:	bb5c      	cbnz	r4, 8006864 <_malloc_r+0x90>
 800680c:	4629      	mov	r1, r5
 800680e:	4638      	mov	r0, r7
 8006810:	f7ff ffc0 	bl	8006794 <sbrk_aligned>
 8006814:	1c43      	adds	r3, r0, #1
 8006816:	4604      	mov	r4, r0
 8006818:	d155      	bne.n	80068c6 <_malloc_r+0xf2>
 800681a:	f8d8 4000 	ldr.w	r4, [r8]
 800681e:	4626      	mov	r6, r4
 8006820:	2e00      	cmp	r6, #0
 8006822:	d145      	bne.n	80068b0 <_malloc_r+0xdc>
 8006824:	2c00      	cmp	r4, #0
 8006826:	d048      	beq.n	80068ba <_malloc_r+0xe6>
 8006828:	6823      	ldr	r3, [r4, #0]
 800682a:	4631      	mov	r1, r6
 800682c:	4638      	mov	r0, r7
 800682e:	eb04 0903 	add.w	r9, r4, r3
 8006832:	f000 fc85 	bl	8007140 <_sbrk_r>
 8006836:	4581      	cmp	r9, r0
 8006838:	d13f      	bne.n	80068ba <_malloc_r+0xe6>
 800683a:	6821      	ldr	r1, [r4, #0]
 800683c:	1a6d      	subs	r5, r5, r1
 800683e:	4629      	mov	r1, r5
 8006840:	4638      	mov	r0, r7
 8006842:	f7ff ffa7 	bl	8006794 <sbrk_aligned>
 8006846:	3001      	adds	r0, #1
 8006848:	d037      	beq.n	80068ba <_malloc_r+0xe6>
 800684a:	6823      	ldr	r3, [r4, #0]
 800684c:	442b      	add	r3, r5
 800684e:	6023      	str	r3, [r4, #0]
 8006850:	f8d8 3000 	ldr.w	r3, [r8]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d038      	beq.n	80068ca <_malloc_r+0xf6>
 8006858:	685a      	ldr	r2, [r3, #4]
 800685a:	42a2      	cmp	r2, r4
 800685c:	d12b      	bne.n	80068b6 <_malloc_r+0xe2>
 800685e:	2200      	movs	r2, #0
 8006860:	605a      	str	r2, [r3, #4]
 8006862:	e00f      	b.n	8006884 <_malloc_r+0xb0>
 8006864:	6822      	ldr	r2, [r4, #0]
 8006866:	1b52      	subs	r2, r2, r5
 8006868:	d41f      	bmi.n	80068aa <_malloc_r+0xd6>
 800686a:	2a0b      	cmp	r2, #11
 800686c:	d917      	bls.n	800689e <_malloc_r+0xca>
 800686e:	1961      	adds	r1, r4, r5
 8006870:	42a3      	cmp	r3, r4
 8006872:	6025      	str	r5, [r4, #0]
 8006874:	bf18      	it	ne
 8006876:	6059      	strne	r1, [r3, #4]
 8006878:	6863      	ldr	r3, [r4, #4]
 800687a:	bf08      	it	eq
 800687c:	f8c8 1000 	streq.w	r1, [r8]
 8006880:	5162      	str	r2, [r4, r5]
 8006882:	604b      	str	r3, [r1, #4]
 8006884:	4638      	mov	r0, r7
 8006886:	f104 060b 	add.w	r6, r4, #11
 800688a:	f000 f829 	bl	80068e0 <__malloc_unlock>
 800688e:	f026 0607 	bic.w	r6, r6, #7
 8006892:	1d23      	adds	r3, r4, #4
 8006894:	1af2      	subs	r2, r6, r3
 8006896:	d0ae      	beq.n	80067f6 <_malloc_r+0x22>
 8006898:	1b9b      	subs	r3, r3, r6
 800689a:	50a3      	str	r3, [r4, r2]
 800689c:	e7ab      	b.n	80067f6 <_malloc_r+0x22>
 800689e:	42a3      	cmp	r3, r4
 80068a0:	6862      	ldr	r2, [r4, #4]
 80068a2:	d1dd      	bne.n	8006860 <_malloc_r+0x8c>
 80068a4:	f8c8 2000 	str.w	r2, [r8]
 80068a8:	e7ec      	b.n	8006884 <_malloc_r+0xb0>
 80068aa:	4623      	mov	r3, r4
 80068ac:	6864      	ldr	r4, [r4, #4]
 80068ae:	e7ac      	b.n	800680a <_malloc_r+0x36>
 80068b0:	4634      	mov	r4, r6
 80068b2:	6876      	ldr	r6, [r6, #4]
 80068b4:	e7b4      	b.n	8006820 <_malloc_r+0x4c>
 80068b6:	4613      	mov	r3, r2
 80068b8:	e7cc      	b.n	8006854 <_malloc_r+0x80>
 80068ba:	230c      	movs	r3, #12
 80068bc:	603b      	str	r3, [r7, #0]
 80068be:	4638      	mov	r0, r7
 80068c0:	f000 f80e 	bl	80068e0 <__malloc_unlock>
 80068c4:	e797      	b.n	80067f6 <_malloc_r+0x22>
 80068c6:	6025      	str	r5, [r4, #0]
 80068c8:	e7dc      	b.n	8006884 <_malloc_r+0xb0>
 80068ca:	605b      	str	r3, [r3, #4]
 80068cc:	deff      	udf	#255	; 0xff
 80068ce:	bf00      	nop
 80068d0:	20000434 	.word	0x20000434

080068d4 <__malloc_lock>:
 80068d4:	4801      	ldr	r0, [pc, #4]	; (80068dc <__malloc_lock+0x8>)
 80068d6:	f7ff b88b 	b.w	80059f0 <__retarget_lock_acquire_recursive>
 80068da:	bf00      	nop
 80068dc:	20000430 	.word	0x20000430

080068e0 <__malloc_unlock>:
 80068e0:	4801      	ldr	r0, [pc, #4]	; (80068e8 <__malloc_unlock+0x8>)
 80068e2:	f7ff b886 	b.w	80059f2 <__retarget_lock_release_recursive>
 80068e6:	bf00      	nop
 80068e8:	20000430 	.word	0x20000430

080068ec <_Balloc>:
 80068ec:	b570      	push	{r4, r5, r6, lr}
 80068ee:	69c6      	ldr	r6, [r0, #28]
 80068f0:	4604      	mov	r4, r0
 80068f2:	460d      	mov	r5, r1
 80068f4:	b976      	cbnz	r6, 8006914 <_Balloc+0x28>
 80068f6:	2010      	movs	r0, #16
 80068f8:	f7ff ff44 	bl	8006784 <malloc>
 80068fc:	4602      	mov	r2, r0
 80068fe:	61e0      	str	r0, [r4, #28]
 8006900:	b920      	cbnz	r0, 800690c <_Balloc+0x20>
 8006902:	4b18      	ldr	r3, [pc, #96]	; (8006964 <_Balloc+0x78>)
 8006904:	4818      	ldr	r0, [pc, #96]	; (8006968 <_Balloc+0x7c>)
 8006906:	216b      	movs	r1, #107	; 0x6b
 8006908:	f000 fc38 	bl	800717c <__assert_func>
 800690c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006910:	6006      	str	r6, [r0, #0]
 8006912:	60c6      	str	r6, [r0, #12]
 8006914:	69e6      	ldr	r6, [r4, #28]
 8006916:	68f3      	ldr	r3, [r6, #12]
 8006918:	b183      	cbz	r3, 800693c <_Balloc+0x50>
 800691a:	69e3      	ldr	r3, [r4, #28]
 800691c:	68db      	ldr	r3, [r3, #12]
 800691e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006922:	b9b8      	cbnz	r0, 8006954 <_Balloc+0x68>
 8006924:	2101      	movs	r1, #1
 8006926:	fa01 f605 	lsl.w	r6, r1, r5
 800692a:	1d72      	adds	r2, r6, #5
 800692c:	0092      	lsls	r2, r2, #2
 800692e:	4620      	mov	r0, r4
 8006930:	f000 fc42 	bl	80071b8 <_calloc_r>
 8006934:	b160      	cbz	r0, 8006950 <_Balloc+0x64>
 8006936:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800693a:	e00e      	b.n	800695a <_Balloc+0x6e>
 800693c:	2221      	movs	r2, #33	; 0x21
 800693e:	2104      	movs	r1, #4
 8006940:	4620      	mov	r0, r4
 8006942:	f000 fc39 	bl	80071b8 <_calloc_r>
 8006946:	69e3      	ldr	r3, [r4, #28]
 8006948:	60f0      	str	r0, [r6, #12]
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1e4      	bne.n	800691a <_Balloc+0x2e>
 8006950:	2000      	movs	r0, #0
 8006952:	bd70      	pop	{r4, r5, r6, pc}
 8006954:	6802      	ldr	r2, [r0, #0]
 8006956:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800695a:	2300      	movs	r3, #0
 800695c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006960:	e7f7      	b.n	8006952 <_Balloc+0x66>
 8006962:	bf00      	nop
 8006964:	08007875 	.word	0x08007875
 8006968:	080078f5 	.word	0x080078f5

0800696c <_Bfree>:
 800696c:	b570      	push	{r4, r5, r6, lr}
 800696e:	69c6      	ldr	r6, [r0, #28]
 8006970:	4605      	mov	r5, r0
 8006972:	460c      	mov	r4, r1
 8006974:	b976      	cbnz	r6, 8006994 <_Bfree+0x28>
 8006976:	2010      	movs	r0, #16
 8006978:	f7ff ff04 	bl	8006784 <malloc>
 800697c:	4602      	mov	r2, r0
 800697e:	61e8      	str	r0, [r5, #28]
 8006980:	b920      	cbnz	r0, 800698c <_Bfree+0x20>
 8006982:	4b09      	ldr	r3, [pc, #36]	; (80069a8 <_Bfree+0x3c>)
 8006984:	4809      	ldr	r0, [pc, #36]	; (80069ac <_Bfree+0x40>)
 8006986:	218f      	movs	r1, #143	; 0x8f
 8006988:	f000 fbf8 	bl	800717c <__assert_func>
 800698c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006990:	6006      	str	r6, [r0, #0]
 8006992:	60c6      	str	r6, [r0, #12]
 8006994:	b13c      	cbz	r4, 80069a6 <_Bfree+0x3a>
 8006996:	69eb      	ldr	r3, [r5, #28]
 8006998:	6862      	ldr	r2, [r4, #4]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80069a0:	6021      	str	r1, [r4, #0]
 80069a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80069a6:	bd70      	pop	{r4, r5, r6, pc}
 80069a8:	08007875 	.word	0x08007875
 80069ac:	080078f5 	.word	0x080078f5

080069b0 <__multadd>:
 80069b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069b4:	690d      	ldr	r5, [r1, #16]
 80069b6:	4607      	mov	r7, r0
 80069b8:	460c      	mov	r4, r1
 80069ba:	461e      	mov	r6, r3
 80069bc:	f101 0c14 	add.w	ip, r1, #20
 80069c0:	2000      	movs	r0, #0
 80069c2:	f8dc 3000 	ldr.w	r3, [ip]
 80069c6:	b299      	uxth	r1, r3
 80069c8:	fb02 6101 	mla	r1, r2, r1, r6
 80069cc:	0c1e      	lsrs	r6, r3, #16
 80069ce:	0c0b      	lsrs	r3, r1, #16
 80069d0:	fb02 3306 	mla	r3, r2, r6, r3
 80069d4:	b289      	uxth	r1, r1
 80069d6:	3001      	adds	r0, #1
 80069d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80069dc:	4285      	cmp	r5, r0
 80069de:	f84c 1b04 	str.w	r1, [ip], #4
 80069e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80069e6:	dcec      	bgt.n	80069c2 <__multadd+0x12>
 80069e8:	b30e      	cbz	r6, 8006a2e <__multadd+0x7e>
 80069ea:	68a3      	ldr	r3, [r4, #8]
 80069ec:	42ab      	cmp	r3, r5
 80069ee:	dc19      	bgt.n	8006a24 <__multadd+0x74>
 80069f0:	6861      	ldr	r1, [r4, #4]
 80069f2:	4638      	mov	r0, r7
 80069f4:	3101      	adds	r1, #1
 80069f6:	f7ff ff79 	bl	80068ec <_Balloc>
 80069fa:	4680      	mov	r8, r0
 80069fc:	b928      	cbnz	r0, 8006a0a <__multadd+0x5a>
 80069fe:	4602      	mov	r2, r0
 8006a00:	4b0c      	ldr	r3, [pc, #48]	; (8006a34 <__multadd+0x84>)
 8006a02:	480d      	ldr	r0, [pc, #52]	; (8006a38 <__multadd+0x88>)
 8006a04:	21ba      	movs	r1, #186	; 0xba
 8006a06:	f000 fbb9 	bl	800717c <__assert_func>
 8006a0a:	6922      	ldr	r2, [r4, #16]
 8006a0c:	3202      	adds	r2, #2
 8006a0e:	f104 010c 	add.w	r1, r4, #12
 8006a12:	0092      	lsls	r2, r2, #2
 8006a14:	300c      	adds	r0, #12
 8006a16:	f000 fba3 	bl	8007160 <memcpy>
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	4638      	mov	r0, r7
 8006a1e:	f7ff ffa5 	bl	800696c <_Bfree>
 8006a22:	4644      	mov	r4, r8
 8006a24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a28:	3501      	adds	r5, #1
 8006a2a:	615e      	str	r6, [r3, #20]
 8006a2c:	6125      	str	r5, [r4, #16]
 8006a2e:	4620      	mov	r0, r4
 8006a30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a34:	080078e4 	.word	0x080078e4
 8006a38:	080078f5 	.word	0x080078f5

08006a3c <__hi0bits>:
 8006a3c:	0c03      	lsrs	r3, r0, #16
 8006a3e:	041b      	lsls	r3, r3, #16
 8006a40:	b9d3      	cbnz	r3, 8006a78 <__hi0bits+0x3c>
 8006a42:	0400      	lsls	r0, r0, #16
 8006a44:	2310      	movs	r3, #16
 8006a46:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006a4a:	bf04      	itt	eq
 8006a4c:	0200      	lsleq	r0, r0, #8
 8006a4e:	3308      	addeq	r3, #8
 8006a50:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006a54:	bf04      	itt	eq
 8006a56:	0100      	lsleq	r0, r0, #4
 8006a58:	3304      	addeq	r3, #4
 8006a5a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006a5e:	bf04      	itt	eq
 8006a60:	0080      	lsleq	r0, r0, #2
 8006a62:	3302      	addeq	r3, #2
 8006a64:	2800      	cmp	r0, #0
 8006a66:	db05      	blt.n	8006a74 <__hi0bits+0x38>
 8006a68:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006a6c:	f103 0301 	add.w	r3, r3, #1
 8006a70:	bf08      	it	eq
 8006a72:	2320      	moveq	r3, #32
 8006a74:	4618      	mov	r0, r3
 8006a76:	4770      	bx	lr
 8006a78:	2300      	movs	r3, #0
 8006a7a:	e7e4      	b.n	8006a46 <__hi0bits+0xa>

08006a7c <__lo0bits>:
 8006a7c:	6803      	ldr	r3, [r0, #0]
 8006a7e:	f013 0207 	ands.w	r2, r3, #7
 8006a82:	d00c      	beq.n	8006a9e <__lo0bits+0x22>
 8006a84:	07d9      	lsls	r1, r3, #31
 8006a86:	d422      	bmi.n	8006ace <__lo0bits+0x52>
 8006a88:	079a      	lsls	r2, r3, #30
 8006a8a:	bf49      	itett	mi
 8006a8c:	085b      	lsrmi	r3, r3, #1
 8006a8e:	089b      	lsrpl	r3, r3, #2
 8006a90:	6003      	strmi	r3, [r0, #0]
 8006a92:	2201      	movmi	r2, #1
 8006a94:	bf5c      	itt	pl
 8006a96:	6003      	strpl	r3, [r0, #0]
 8006a98:	2202      	movpl	r2, #2
 8006a9a:	4610      	mov	r0, r2
 8006a9c:	4770      	bx	lr
 8006a9e:	b299      	uxth	r1, r3
 8006aa0:	b909      	cbnz	r1, 8006aa6 <__lo0bits+0x2a>
 8006aa2:	0c1b      	lsrs	r3, r3, #16
 8006aa4:	2210      	movs	r2, #16
 8006aa6:	b2d9      	uxtb	r1, r3
 8006aa8:	b909      	cbnz	r1, 8006aae <__lo0bits+0x32>
 8006aaa:	3208      	adds	r2, #8
 8006aac:	0a1b      	lsrs	r3, r3, #8
 8006aae:	0719      	lsls	r1, r3, #28
 8006ab0:	bf04      	itt	eq
 8006ab2:	091b      	lsreq	r3, r3, #4
 8006ab4:	3204      	addeq	r2, #4
 8006ab6:	0799      	lsls	r1, r3, #30
 8006ab8:	bf04      	itt	eq
 8006aba:	089b      	lsreq	r3, r3, #2
 8006abc:	3202      	addeq	r2, #2
 8006abe:	07d9      	lsls	r1, r3, #31
 8006ac0:	d403      	bmi.n	8006aca <__lo0bits+0x4e>
 8006ac2:	085b      	lsrs	r3, r3, #1
 8006ac4:	f102 0201 	add.w	r2, r2, #1
 8006ac8:	d003      	beq.n	8006ad2 <__lo0bits+0x56>
 8006aca:	6003      	str	r3, [r0, #0]
 8006acc:	e7e5      	b.n	8006a9a <__lo0bits+0x1e>
 8006ace:	2200      	movs	r2, #0
 8006ad0:	e7e3      	b.n	8006a9a <__lo0bits+0x1e>
 8006ad2:	2220      	movs	r2, #32
 8006ad4:	e7e1      	b.n	8006a9a <__lo0bits+0x1e>
	...

08006ad8 <__i2b>:
 8006ad8:	b510      	push	{r4, lr}
 8006ada:	460c      	mov	r4, r1
 8006adc:	2101      	movs	r1, #1
 8006ade:	f7ff ff05 	bl	80068ec <_Balloc>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	b928      	cbnz	r0, 8006af2 <__i2b+0x1a>
 8006ae6:	4b05      	ldr	r3, [pc, #20]	; (8006afc <__i2b+0x24>)
 8006ae8:	4805      	ldr	r0, [pc, #20]	; (8006b00 <__i2b+0x28>)
 8006aea:	f240 1145 	movw	r1, #325	; 0x145
 8006aee:	f000 fb45 	bl	800717c <__assert_func>
 8006af2:	2301      	movs	r3, #1
 8006af4:	6144      	str	r4, [r0, #20]
 8006af6:	6103      	str	r3, [r0, #16]
 8006af8:	bd10      	pop	{r4, pc}
 8006afa:	bf00      	nop
 8006afc:	080078e4 	.word	0x080078e4
 8006b00:	080078f5 	.word	0x080078f5

08006b04 <__multiply>:
 8006b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b08:	4691      	mov	r9, r2
 8006b0a:	690a      	ldr	r2, [r1, #16]
 8006b0c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	bfb8      	it	lt
 8006b14:	460b      	movlt	r3, r1
 8006b16:	460c      	mov	r4, r1
 8006b18:	bfbc      	itt	lt
 8006b1a:	464c      	movlt	r4, r9
 8006b1c:	4699      	movlt	r9, r3
 8006b1e:	6927      	ldr	r7, [r4, #16]
 8006b20:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006b24:	68a3      	ldr	r3, [r4, #8]
 8006b26:	6861      	ldr	r1, [r4, #4]
 8006b28:	eb07 060a 	add.w	r6, r7, sl
 8006b2c:	42b3      	cmp	r3, r6
 8006b2e:	b085      	sub	sp, #20
 8006b30:	bfb8      	it	lt
 8006b32:	3101      	addlt	r1, #1
 8006b34:	f7ff feda 	bl	80068ec <_Balloc>
 8006b38:	b930      	cbnz	r0, 8006b48 <__multiply+0x44>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	4b44      	ldr	r3, [pc, #272]	; (8006c50 <__multiply+0x14c>)
 8006b3e:	4845      	ldr	r0, [pc, #276]	; (8006c54 <__multiply+0x150>)
 8006b40:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006b44:	f000 fb1a 	bl	800717c <__assert_func>
 8006b48:	f100 0514 	add.w	r5, r0, #20
 8006b4c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006b50:	462b      	mov	r3, r5
 8006b52:	2200      	movs	r2, #0
 8006b54:	4543      	cmp	r3, r8
 8006b56:	d321      	bcc.n	8006b9c <__multiply+0x98>
 8006b58:	f104 0314 	add.w	r3, r4, #20
 8006b5c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006b60:	f109 0314 	add.w	r3, r9, #20
 8006b64:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006b68:	9202      	str	r2, [sp, #8]
 8006b6a:	1b3a      	subs	r2, r7, r4
 8006b6c:	3a15      	subs	r2, #21
 8006b6e:	f022 0203 	bic.w	r2, r2, #3
 8006b72:	3204      	adds	r2, #4
 8006b74:	f104 0115 	add.w	r1, r4, #21
 8006b78:	428f      	cmp	r7, r1
 8006b7a:	bf38      	it	cc
 8006b7c:	2204      	movcc	r2, #4
 8006b7e:	9201      	str	r2, [sp, #4]
 8006b80:	9a02      	ldr	r2, [sp, #8]
 8006b82:	9303      	str	r3, [sp, #12]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d80c      	bhi.n	8006ba2 <__multiply+0x9e>
 8006b88:	2e00      	cmp	r6, #0
 8006b8a:	dd03      	ble.n	8006b94 <__multiply+0x90>
 8006b8c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d05b      	beq.n	8006c4c <__multiply+0x148>
 8006b94:	6106      	str	r6, [r0, #16]
 8006b96:	b005      	add	sp, #20
 8006b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b9c:	f843 2b04 	str.w	r2, [r3], #4
 8006ba0:	e7d8      	b.n	8006b54 <__multiply+0x50>
 8006ba2:	f8b3 a000 	ldrh.w	sl, [r3]
 8006ba6:	f1ba 0f00 	cmp.w	sl, #0
 8006baa:	d024      	beq.n	8006bf6 <__multiply+0xf2>
 8006bac:	f104 0e14 	add.w	lr, r4, #20
 8006bb0:	46a9      	mov	r9, r5
 8006bb2:	f04f 0c00 	mov.w	ip, #0
 8006bb6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006bba:	f8d9 1000 	ldr.w	r1, [r9]
 8006bbe:	fa1f fb82 	uxth.w	fp, r2
 8006bc2:	b289      	uxth	r1, r1
 8006bc4:	fb0a 110b 	mla	r1, sl, fp, r1
 8006bc8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006bcc:	f8d9 2000 	ldr.w	r2, [r9]
 8006bd0:	4461      	add	r1, ip
 8006bd2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006bd6:	fb0a c20b 	mla	r2, sl, fp, ip
 8006bda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006bde:	b289      	uxth	r1, r1
 8006be0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006be4:	4577      	cmp	r7, lr
 8006be6:	f849 1b04 	str.w	r1, [r9], #4
 8006bea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006bee:	d8e2      	bhi.n	8006bb6 <__multiply+0xb2>
 8006bf0:	9a01      	ldr	r2, [sp, #4]
 8006bf2:	f845 c002 	str.w	ip, [r5, r2]
 8006bf6:	9a03      	ldr	r2, [sp, #12]
 8006bf8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006bfc:	3304      	adds	r3, #4
 8006bfe:	f1b9 0f00 	cmp.w	r9, #0
 8006c02:	d021      	beq.n	8006c48 <__multiply+0x144>
 8006c04:	6829      	ldr	r1, [r5, #0]
 8006c06:	f104 0c14 	add.w	ip, r4, #20
 8006c0a:	46ae      	mov	lr, r5
 8006c0c:	f04f 0a00 	mov.w	sl, #0
 8006c10:	f8bc b000 	ldrh.w	fp, [ip]
 8006c14:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006c18:	fb09 220b 	mla	r2, r9, fp, r2
 8006c1c:	4452      	add	r2, sl
 8006c1e:	b289      	uxth	r1, r1
 8006c20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006c24:	f84e 1b04 	str.w	r1, [lr], #4
 8006c28:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006c2c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006c30:	f8be 1000 	ldrh.w	r1, [lr]
 8006c34:	fb09 110a 	mla	r1, r9, sl, r1
 8006c38:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006c3c:	4567      	cmp	r7, ip
 8006c3e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006c42:	d8e5      	bhi.n	8006c10 <__multiply+0x10c>
 8006c44:	9a01      	ldr	r2, [sp, #4]
 8006c46:	50a9      	str	r1, [r5, r2]
 8006c48:	3504      	adds	r5, #4
 8006c4a:	e799      	b.n	8006b80 <__multiply+0x7c>
 8006c4c:	3e01      	subs	r6, #1
 8006c4e:	e79b      	b.n	8006b88 <__multiply+0x84>
 8006c50:	080078e4 	.word	0x080078e4
 8006c54:	080078f5 	.word	0x080078f5

08006c58 <__pow5mult>:
 8006c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c5c:	4615      	mov	r5, r2
 8006c5e:	f012 0203 	ands.w	r2, r2, #3
 8006c62:	4606      	mov	r6, r0
 8006c64:	460f      	mov	r7, r1
 8006c66:	d007      	beq.n	8006c78 <__pow5mult+0x20>
 8006c68:	4c25      	ldr	r4, [pc, #148]	; (8006d00 <__pow5mult+0xa8>)
 8006c6a:	3a01      	subs	r2, #1
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c72:	f7ff fe9d 	bl	80069b0 <__multadd>
 8006c76:	4607      	mov	r7, r0
 8006c78:	10ad      	asrs	r5, r5, #2
 8006c7a:	d03d      	beq.n	8006cf8 <__pow5mult+0xa0>
 8006c7c:	69f4      	ldr	r4, [r6, #28]
 8006c7e:	b97c      	cbnz	r4, 8006ca0 <__pow5mult+0x48>
 8006c80:	2010      	movs	r0, #16
 8006c82:	f7ff fd7f 	bl	8006784 <malloc>
 8006c86:	4602      	mov	r2, r0
 8006c88:	61f0      	str	r0, [r6, #28]
 8006c8a:	b928      	cbnz	r0, 8006c98 <__pow5mult+0x40>
 8006c8c:	4b1d      	ldr	r3, [pc, #116]	; (8006d04 <__pow5mult+0xac>)
 8006c8e:	481e      	ldr	r0, [pc, #120]	; (8006d08 <__pow5mult+0xb0>)
 8006c90:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006c94:	f000 fa72 	bl	800717c <__assert_func>
 8006c98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c9c:	6004      	str	r4, [r0, #0]
 8006c9e:	60c4      	str	r4, [r0, #12]
 8006ca0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006ca4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ca8:	b94c      	cbnz	r4, 8006cbe <__pow5mult+0x66>
 8006caa:	f240 2171 	movw	r1, #625	; 0x271
 8006cae:	4630      	mov	r0, r6
 8006cb0:	f7ff ff12 	bl	8006ad8 <__i2b>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	f8c8 0008 	str.w	r0, [r8, #8]
 8006cba:	4604      	mov	r4, r0
 8006cbc:	6003      	str	r3, [r0, #0]
 8006cbe:	f04f 0900 	mov.w	r9, #0
 8006cc2:	07eb      	lsls	r3, r5, #31
 8006cc4:	d50a      	bpl.n	8006cdc <__pow5mult+0x84>
 8006cc6:	4639      	mov	r1, r7
 8006cc8:	4622      	mov	r2, r4
 8006cca:	4630      	mov	r0, r6
 8006ccc:	f7ff ff1a 	bl	8006b04 <__multiply>
 8006cd0:	4639      	mov	r1, r7
 8006cd2:	4680      	mov	r8, r0
 8006cd4:	4630      	mov	r0, r6
 8006cd6:	f7ff fe49 	bl	800696c <_Bfree>
 8006cda:	4647      	mov	r7, r8
 8006cdc:	106d      	asrs	r5, r5, #1
 8006cde:	d00b      	beq.n	8006cf8 <__pow5mult+0xa0>
 8006ce0:	6820      	ldr	r0, [r4, #0]
 8006ce2:	b938      	cbnz	r0, 8006cf4 <__pow5mult+0x9c>
 8006ce4:	4622      	mov	r2, r4
 8006ce6:	4621      	mov	r1, r4
 8006ce8:	4630      	mov	r0, r6
 8006cea:	f7ff ff0b 	bl	8006b04 <__multiply>
 8006cee:	6020      	str	r0, [r4, #0]
 8006cf0:	f8c0 9000 	str.w	r9, [r0]
 8006cf4:	4604      	mov	r4, r0
 8006cf6:	e7e4      	b.n	8006cc2 <__pow5mult+0x6a>
 8006cf8:	4638      	mov	r0, r7
 8006cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cfe:	bf00      	nop
 8006d00:	08007a40 	.word	0x08007a40
 8006d04:	08007875 	.word	0x08007875
 8006d08:	080078f5 	.word	0x080078f5

08006d0c <__lshift>:
 8006d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d10:	460c      	mov	r4, r1
 8006d12:	6849      	ldr	r1, [r1, #4]
 8006d14:	6923      	ldr	r3, [r4, #16]
 8006d16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006d1a:	68a3      	ldr	r3, [r4, #8]
 8006d1c:	4607      	mov	r7, r0
 8006d1e:	4691      	mov	r9, r2
 8006d20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d24:	f108 0601 	add.w	r6, r8, #1
 8006d28:	42b3      	cmp	r3, r6
 8006d2a:	db0b      	blt.n	8006d44 <__lshift+0x38>
 8006d2c:	4638      	mov	r0, r7
 8006d2e:	f7ff fddd 	bl	80068ec <_Balloc>
 8006d32:	4605      	mov	r5, r0
 8006d34:	b948      	cbnz	r0, 8006d4a <__lshift+0x3e>
 8006d36:	4602      	mov	r2, r0
 8006d38:	4b28      	ldr	r3, [pc, #160]	; (8006ddc <__lshift+0xd0>)
 8006d3a:	4829      	ldr	r0, [pc, #164]	; (8006de0 <__lshift+0xd4>)
 8006d3c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006d40:	f000 fa1c 	bl	800717c <__assert_func>
 8006d44:	3101      	adds	r1, #1
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	e7ee      	b.n	8006d28 <__lshift+0x1c>
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	f100 0114 	add.w	r1, r0, #20
 8006d50:	f100 0210 	add.w	r2, r0, #16
 8006d54:	4618      	mov	r0, r3
 8006d56:	4553      	cmp	r3, sl
 8006d58:	db33      	blt.n	8006dc2 <__lshift+0xb6>
 8006d5a:	6920      	ldr	r0, [r4, #16]
 8006d5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d60:	f104 0314 	add.w	r3, r4, #20
 8006d64:	f019 091f 	ands.w	r9, r9, #31
 8006d68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006d70:	d02b      	beq.n	8006dca <__lshift+0xbe>
 8006d72:	f1c9 0e20 	rsb	lr, r9, #32
 8006d76:	468a      	mov	sl, r1
 8006d78:	2200      	movs	r2, #0
 8006d7a:	6818      	ldr	r0, [r3, #0]
 8006d7c:	fa00 f009 	lsl.w	r0, r0, r9
 8006d80:	4310      	orrs	r0, r2
 8006d82:	f84a 0b04 	str.w	r0, [sl], #4
 8006d86:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d8a:	459c      	cmp	ip, r3
 8006d8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006d90:	d8f3      	bhi.n	8006d7a <__lshift+0x6e>
 8006d92:	ebac 0304 	sub.w	r3, ip, r4
 8006d96:	3b15      	subs	r3, #21
 8006d98:	f023 0303 	bic.w	r3, r3, #3
 8006d9c:	3304      	adds	r3, #4
 8006d9e:	f104 0015 	add.w	r0, r4, #21
 8006da2:	4584      	cmp	ip, r0
 8006da4:	bf38      	it	cc
 8006da6:	2304      	movcc	r3, #4
 8006da8:	50ca      	str	r2, [r1, r3]
 8006daa:	b10a      	cbz	r2, 8006db0 <__lshift+0xa4>
 8006dac:	f108 0602 	add.w	r6, r8, #2
 8006db0:	3e01      	subs	r6, #1
 8006db2:	4638      	mov	r0, r7
 8006db4:	612e      	str	r6, [r5, #16]
 8006db6:	4621      	mov	r1, r4
 8006db8:	f7ff fdd8 	bl	800696c <_Bfree>
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dc2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	e7c5      	b.n	8006d56 <__lshift+0x4a>
 8006dca:	3904      	subs	r1, #4
 8006dcc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dd0:	f841 2f04 	str.w	r2, [r1, #4]!
 8006dd4:	459c      	cmp	ip, r3
 8006dd6:	d8f9      	bhi.n	8006dcc <__lshift+0xc0>
 8006dd8:	e7ea      	b.n	8006db0 <__lshift+0xa4>
 8006dda:	bf00      	nop
 8006ddc:	080078e4 	.word	0x080078e4
 8006de0:	080078f5 	.word	0x080078f5

08006de4 <__mcmp>:
 8006de4:	b530      	push	{r4, r5, lr}
 8006de6:	6902      	ldr	r2, [r0, #16]
 8006de8:	690c      	ldr	r4, [r1, #16]
 8006dea:	1b12      	subs	r2, r2, r4
 8006dec:	d10e      	bne.n	8006e0c <__mcmp+0x28>
 8006dee:	f100 0314 	add.w	r3, r0, #20
 8006df2:	3114      	adds	r1, #20
 8006df4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006df8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006dfc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006e00:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006e04:	42a5      	cmp	r5, r4
 8006e06:	d003      	beq.n	8006e10 <__mcmp+0x2c>
 8006e08:	d305      	bcc.n	8006e16 <__mcmp+0x32>
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	4610      	mov	r0, r2
 8006e0e:	bd30      	pop	{r4, r5, pc}
 8006e10:	4283      	cmp	r3, r0
 8006e12:	d3f3      	bcc.n	8006dfc <__mcmp+0x18>
 8006e14:	e7fa      	b.n	8006e0c <__mcmp+0x28>
 8006e16:	f04f 32ff 	mov.w	r2, #4294967295
 8006e1a:	e7f7      	b.n	8006e0c <__mcmp+0x28>

08006e1c <__mdiff>:
 8006e1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e20:	460c      	mov	r4, r1
 8006e22:	4606      	mov	r6, r0
 8006e24:	4611      	mov	r1, r2
 8006e26:	4620      	mov	r0, r4
 8006e28:	4690      	mov	r8, r2
 8006e2a:	f7ff ffdb 	bl	8006de4 <__mcmp>
 8006e2e:	1e05      	subs	r5, r0, #0
 8006e30:	d110      	bne.n	8006e54 <__mdiff+0x38>
 8006e32:	4629      	mov	r1, r5
 8006e34:	4630      	mov	r0, r6
 8006e36:	f7ff fd59 	bl	80068ec <_Balloc>
 8006e3a:	b930      	cbnz	r0, 8006e4a <__mdiff+0x2e>
 8006e3c:	4b3a      	ldr	r3, [pc, #232]	; (8006f28 <__mdiff+0x10c>)
 8006e3e:	4602      	mov	r2, r0
 8006e40:	f240 2137 	movw	r1, #567	; 0x237
 8006e44:	4839      	ldr	r0, [pc, #228]	; (8006f2c <__mdiff+0x110>)
 8006e46:	f000 f999 	bl	800717c <__assert_func>
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e54:	bfa4      	itt	ge
 8006e56:	4643      	movge	r3, r8
 8006e58:	46a0      	movge	r8, r4
 8006e5a:	4630      	mov	r0, r6
 8006e5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006e60:	bfa6      	itte	ge
 8006e62:	461c      	movge	r4, r3
 8006e64:	2500      	movge	r5, #0
 8006e66:	2501      	movlt	r5, #1
 8006e68:	f7ff fd40 	bl	80068ec <_Balloc>
 8006e6c:	b920      	cbnz	r0, 8006e78 <__mdiff+0x5c>
 8006e6e:	4b2e      	ldr	r3, [pc, #184]	; (8006f28 <__mdiff+0x10c>)
 8006e70:	4602      	mov	r2, r0
 8006e72:	f240 2145 	movw	r1, #581	; 0x245
 8006e76:	e7e5      	b.n	8006e44 <__mdiff+0x28>
 8006e78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006e7c:	6926      	ldr	r6, [r4, #16]
 8006e7e:	60c5      	str	r5, [r0, #12]
 8006e80:	f104 0914 	add.w	r9, r4, #20
 8006e84:	f108 0514 	add.w	r5, r8, #20
 8006e88:	f100 0e14 	add.w	lr, r0, #20
 8006e8c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006e90:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006e94:	f108 0210 	add.w	r2, r8, #16
 8006e98:	46f2      	mov	sl, lr
 8006e9a:	2100      	movs	r1, #0
 8006e9c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ea0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006ea4:	fa11 f88b 	uxtah	r8, r1, fp
 8006ea8:	b299      	uxth	r1, r3
 8006eaa:	0c1b      	lsrs	r3, r3, #16
 8006eac:	eba8 0801 	sub.w	r8, r8, r1
 8006eb0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006eb4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006eb8:	fa1f f888 	uxth.w	r8, r8
 8006ebc:	1419      	asrs	r1, r3, #16
 8006ebe:	454e      	cmp	r6, r9
 8006ec0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006ec4:	f84a 3b04 	str.w	r3, [sl], #4
 8006ec8:	d8e8      	bhi.n	8006e9c <__mdiff+0x80>
 8006eca:	1b33      	subs	r3, r6, r4
 8006ecc:	3b15      	subs	r3, #21
 8006ece:	f023 0303 	bic.w	r3, r3, #3
 8006ed2:	3304      	adds	r3, #4
 8006ed4:	3415      	adds	r4, #21
 8006ed6:	42a6      	cmp	r6, r4
 8006ed8:	bf38      	it	cc
 8006eda:	2304      	movcc	r3, #4
 8006edc:	441d      	add	r5, r3
 8006ede:	4473      	add	r3, lr
 8006ee0:	469e      	mov	lr, r3
 8006ee2:	462e      	mov	r6, r5
 8006ee4:	4566      	cmp	r6, ip
 8006ee6:	d30e      	bcc.n	8006f06 <__mdiff+0xea>
 8006ee8:	f10c 0203 	add.w	r2, ip, #3
 8006eec:	1b52      	subs	r2, r2, r5
 8006eee:	f022 0203 	bic.w	r2, r2, #3
 8006ef2:	3d03      	subs	r5, #3
 8006ef4:	45ac      	cmp	ip, r5
 8006ef6:	bf38      	it	cc
 8006ef8:	2200      	movcc	r2, #0
 8006efa:	4413      	add	r3, r2
 8006efc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006f00:	b17a      	cbz	r2, 8006f22 <__mdiff+0x106>
 8006f02:	6107      	str	r7, [r0, #16]
 8006f04:	e7a4      	b.n	8006e50 <__mdiff+0x34>
 8006f06:	f856 8b04 	ldr.w	r8, [r6], #4
 8006f0a:	fa11 f288 	uxtah	r2, r1, r8
 8006f0e:	1414      	asrs	r4, r2, #16
 8006f10:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006f14:	b292      	uxth	r2, r2
 8006f16:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006f1a:	f84e 2b04 	str.w	r2, [lr], #4
 8006f1e:	1421      	asrs	r1, r4, #16
 8006f20:	e7e0      	b.n	8006ee4 <__mdiff+0xc8>
 8006f22:	3f01      	subs	r7, #1
 8006f24:	e7ea      	b.n	8006efc <__mdiff+0xe0>
 8006f26:	bf00      	nop
 8006f28:	080078e4 	.word	0x080078e4
 8006f2c:	080078f5 	.word	0x080078f5

08006f30 <__d2b>:
 8006f30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006f34:	460f      	mov	r7, r1
 8006f36:	2101      	movs	r1, #1
 8006f38:	ec59 8b10 	vmov	r8, r9, d0
 8006f3c:	4616      	mov	r6, r2
 8006f3e:	f7ff fcd5 	bl	80068ec <_Balloc>
 8006f42:	4604      	mov	r4, r0
 8006f44:	b930      	cbnz	r0, 8006f54 <__d2b+0x24>
 8006f46:	4602      	mov	r2, r0
 8006f48:	4b24      	ldr	r3, [pc, #144]	; (8006fdc <__d2b+0xac>)
 8006f4a:	4825      	ldr	r0, [pc, #148]	; (8006fe0 <__d2b+0xb0>)
 8006f4c:	f240 310f 	movw	r1, #783	; 0x30f
 8006f50:	f000 f914 	bl	800717c <__assert_func>
 8006f54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006f58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f5c:	bb2d      	cbnz	r5, 8006faa <__d2b+0x7a>
 8006f5e:	9301      	str	r3, [sp, #4]
 8006f60:	f1b8 0300 	subs.w	r3, r8, #0
 8006f64:	d026      	beq.n	8006fb4 <__d2b+0x84>
 8006f66:	4668      	mov	r0, sp
 8006f68:	9300      	str	r3, [sp, #0]
 8006f6a:	f7ff fd87 	bl	8006a7c <__lo0bits>
 8006f6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006f72:	b1e8      	cbz	r0, 8006fb0 <__d2b+0x80>
 8006f74:	f1c0 0320 	rsb	r3, r0, #32
 8006f78:	fa02 f303 	lsl.w	r3, r2, r3
 8006f7c:	430b      	orrs	r3, r1
 8006f7e:	40c2      	lsrs	r2, r0
 8006f80:	6163      	str	r3, [r4, #20]
 8006f82:	9201      	str	r2, [sp, #4]
 8006f84:	9b01      	ldr	r3, [sp, #4]
 8006f86:	61a3      	str	r3, [r4, #24]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	bf14      	ite	ne
 8006f8c:	2202      	movne	r2, #2
 8006f8e:	2201      	moveq	r2, #1
 8006f90:	6122      	str	r2, [r4, #16]
 8006f92:	b1bd      	cbz	r5, 8006fc4 <__d2b+0x94>
 8006f94:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006f98:	4405      	add	r5, r0
 8006f9a:	603d      	str	r5, [r7, #0]
 8006f9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006fa0:	6030      	str	r0, [r6, #0]
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	b003      	add	sp, #12
 8006fa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006faa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fae:	e7d6      	b.n	8006f5e <__d2b+0x2e>
 8006fb0:	6161      	str	r1, [r4, #20]
 8006fb2:	e7e7      	b.n	8006f84 <__d2b+0x54>
 8006fb4:	a801      	add	r0, sp, #4
 8006fb6:	f7ff fd61 	bl	8006a7c <__lo0bits>
 8006fba:	9b01      	ldr	r3, [sp, #4]
 8006fbc:	6163      	str	r3, [r4, #20]
 8006fbe:	3020      	adds	r0, #32
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	e7e5      	b.n	8006f90 <__d2b+0x60>
 8006fc4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006fc8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006fcc:	6038      	str	r0, [r7, #0]
 8006fce:	6918      	ldr	r0, [r3, #16]
 8006fd0:	f7ff fd34 	bl	8006a3c <__hi0bits>
 8006fd4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006fd8:	e7e2      	b.n	8006fa0 <__d2b+0x70>
 8006fda:	bf00      	nop
 8006fdc:	080078e4 	.word	0x080078e4
 8006fe0:	080078f5 	.word	0x080078f5

08006fe4 <__sflush_r>:
 8006fe4:	898a      	ldrh	r2, [r1, #12]
 8006fe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fea:	4605      	mov	r5, r0
 8006fec:	0710      	lsls	r0, r2, #28
 8006fee:	460c      	mov	r4, r1
 8006ff0:	d458      	bmi.n	80070a4 <__sflush_r+0xc0>
 8006ff2:	684b      	ldr	r3, [r1, #4]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	dc05      	bgt.n	8007004 <__sflush_r+0x20>
 8006ff8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	dc02      	bgt.n	8007004 <__sflush_r+0x20>
 8006ffe:	2000      	movs	r0, #0
 8007000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007004:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007006:	2e00      	cmp	r6, #0
 8007008:	d0f9      	beq.n	8006ffe <__sflush_r+0x1a>
 800700a:	2300      	movs	r3, #0
 800700c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007010:	682f      	ldr	r7, [r5, #0]
 8007012:	6a21      	ldr	r1, [r4, #32]
 8007014:	602b      	str	r3, [r5, #0]
 8007016:	d032      	beq.n	800707e <__sflush_r+0x9a>
 8007018:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800701a:	89a3      	ldrh	r3, [r4, #12]
 800701c:	075a      	lsls	r2, r3, #29
 800701e:	d505      	bpl.n	800702c <__sflush_r+0x48>
 8007020:	6863      	ldr	r3, [r4, #4]
 8007022:	1ac0      	subs	r0, r0, r3
 8007024:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007026:	b10b      	cbz	r3, 800702c <__sflush_r+0x48>
 8007028:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800702a:	1ac0      	subs	r0, r0, r3
 800702c:	2300      	movs	r3, #0
 800702e:	4602      	mov	r2, r0
 8007030:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007032:	6a21      	ldr	r1, [r4, #32]
 8007034:	4628      	mov	r0, r5
 8007036:	47b0      	blx	r6
 8007038:	1c43      	adds	r3, r0, #1
 800703a:	89a3      	ldrh	r3, [r4, #12]
 800703c:	d106      	bne.n	800704c <__sflush_r+0x68>
 800703e:	6829      	ldr	r1, [r5, #0]
 8007040:	291d      	cmp	r1, #29
 8007042:	d82b      	bhi.n	800709c <__sflush_r+0xb8>
 8007044:	4a29      	ldr	r2, [pc, #164]	; (80070ec <__sflush_r+0x108>)
 8007046:	410a      	asrs	r2, r1
 8007048:	07d6      	lsls	r6, r2, #31
 800704a:	d427      	bmi.n	800709c <__sflush_r+0xb8>
 800704c:	2200      	movs	r2, #0
 800704e:	6062      	str	r2, [r4, #4]
 8007050:	04d9      	lsls	r1, r3, #19
 8007052:	6922      	ldr	r2, [r4, #16]
 8007054:	6022      	str	r2, [r4, #0]
 8007056:	d504      	bpl.n	8007062 <__sflush_r+0x7e>
 8007058:	1c42      	adds	r2, r0, #1
 800705a:	d101      	bne.n	8007060 <__sflush_r+0x7c>
 800705c:	682b      	ldr	r3, [r5, #0]
 800705e:	b903      	cbnz	r3, 8007062 <__sflush_r+0x7e>
 8007060:	6560      	str	r0, [r4, #84]	; 0x54
 8007062:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007064:	602f      	str	r7, [r5, #0]
 8007066:	2900      	cmp	r1, #0
 8007068:	d0c9      	beq.n	8006ffe <__sflush_r+0x1a>
 800706a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800706e:	4299      	cmp	r1, r3
 8007070:	d002      	beq.n	8007078 <__sflush_r+0x94>
 8007072:	4628      	mov	r0, r5
 8007074:	f7ff fb3a 	bl	80066ec <_free_r>
 8007078:	2000      	movs	r0, #0
 800707a:	6360      	str	r0, [r4, #52]	; 0x34
 800707c:	e7c0      	b.n	8007000 <__sflush_r+0x1c>
 800707e:	2301      	movs	r3, #1
 8007080:	4628      	mov	r0, r5
 8007082:	47b0      	blx	r6
 8007084:	1c41      	adds	r1, r0, #1
 8007086:	d1c8      	bne.n	800701a <__sflush_r+0x36>
 8007088:	682b      	ldr	r3, [r5, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d0c5      	beq.n	800701a <__sflush_r+0x36>
 800708e:	2b1d      	cmp	r3, #29
 8007090:	d001      	beq.n	8007096 <__sflush_r+0xb2>
 8007092:	2b16      	cmp	r3, #22
 8007094:	d101      	bne.n	800709a <__sflush_r+0xb6>
 8007096:	602f      	str	r7, [r5, #0]
 8007098:	e7b1      	b.n	8006ffe <__sflush_r+0x1a>
 800709a:	89a3      	ldrh	r3, [r4, #12]
 800709c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070a0:	81a3      	strh	r3, [r4, #12]
 80070a2:	e7ad      	b.n	8007000 <__sflush_r+0x1c>
 80070a4:	690f      	ldr	r7, [r1, #16]
 80070a6:	2f00      	cmp	r7, #0
 80070a8:	d0a9      	beq.n	8006ffe <__sflush_r+0x1a>
 80070aa:	0793      	lsls	r3, r2, #30
 80070ac:	680e      	ldr	r6, [r1, #0]
 80070ae:	bf08      	it	eq
 80070b0:	694b      	ldreq	r3, [r1, #20]
 80070b2:	600f      	str	r7, [r1, #0]
 80070b4:	bf18      	it	ne
 80070b6:	2300      	movne	r3, #0
 80070b8:	eba6 0807 	sub.w	r8, r6, r7
 80070bc:	608b      	str	r3, [r1, #8]
 80070be:	f1b8 0f00 	cmp.w	r8, #0
 80070c2:	dd9c      	ble.n	8006ffe <__sflush_r+0x1a>
 80070c4:	6a21      	ldr	r1, [r4, #32]
 80070c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80070c8:	4643      	mov	r3, r8
 80070ca:	463a      	mov	r2, r7
 80070cc:	4628      	mov	r0, r5
 80070ce:	47b0      	blx	r6
 80070d0:	2800      	cmp	r0, #0
 80070d2:	dc06      	bgt.n	80070e2 <__sflush_r+0xfe>
 80070d4:	89a3      	ldrh	r3, [r4, #12]
 80070d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070da:	81a3      	strh	r3, [r4, #12]
 80070dc:	f04f 30ff 	mov.w	r0, #4294967295
 80070e0:	e78e      	b.n	8007000 <__sflush_r+0x1c>
 80070e2:	4407      	add	r7, r0
 80070e4:	eba8 0800 	sub.w	r8, r8, r0
 80070e8:	e7e9      	b.n	80070be <__sflush_r+0xda>
 80070ea:	bf00      	nop
 80070ec:	dfbffffe 	.word	0xdfbffffe

080070f0 <_fflush_r>:
 80070f0:	b538      	push	{r3, r4, r5, lr}
 80070f2:	690b      	ldr	r3, [r1, #16]
 80070f4:	4605      	mov	r5, r0
 80070f6:	460c      	mov	r4, r1
 80070f8:	b913      	cbnz	r3, 8007100 <_fflush_r+0x10>
 80070fa:	2500      	movs	r5, #0
 80070fc:	4628      	mov	r0, r5
 80070fe:	bd38      	pop	{r3, r4, r5, pc}
 8007100:	b118      	cbz	r0, 800710a <_fflush_r+0x1a>
 8007102:	6a03      	ldr	r3, [r0, #32]
 8007104:	b90b      	cbnz	r3, 800710a <_fflush_r+0x1a>
 8007106:	f7fe fb7d 	bl	8005804 <__sinit>
 800710a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d0f3      	beq.n	80070fa <_fflush_r+0xa>
 8007112:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007114:	07d0      	lsls	r0, r2, #31
 8007116:	d404      	bmi.n	8007122 <_fflush_r+0x32>
 8007118:	0599      	lsls	r1, r3, #22
 800711a:	d402      	bmi.n	8007122 <_fflush_r+0x32>
 800711c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800711e:	f7fe fc67 	bl	80059f0 <__retarget_lock_acquire_recursive>
 8007122:	4628      	mov	r0, r5
 8007124:	4621      	mov	r1, r4
 8007126:	f7ff ff5d 	bl	8006fe4 <__sflush_r>
 800712a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800712c:	07da      	lsls	r2, r3, #31
 800712e:	4605      	mov	r5, r0
 8007130:	d4e4      	bmi.n	80070fc <_fflush_r+0xc>
 8007132:	89a3      	ldrh	r3, [r4, #12]
 8007134:	059b      	lsls	r3, r3, #22
 8007136:	d4e1      	bmi.n	80070fc <_fflush_r+0xc>
 8007138:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800713a:	f7fe fc5a 	bl	80059f2 <__retarget_lock_release_recursive>
 800713e:	e7dd      	b.n	80070fc <_fflush_r+0xc>

08007140 <_sbrk_r>:
 8007140:	b538      	push	{r3, r4, r5, lr}
 8007142:	4d06      	ldr	r5, [pc, #24]	; (800715c <_sbrk_r+0x1c>)
 8007144:	2300      	movs	r3, #0
 8007146:	4604      	mov	r4, r0
 8007148:	4608      	mov	r0, r1
 800714a:	602b      	str	r3, [r5, #0]
 800714c:	f7fa fbc0 	bl	80018d0 <_sbrk>
 8007150:	1c43      	adds	r3, r0, #1
 8007152:	d102      	bne.n	800715a <_sbrk_r+0x1a>
 8007154:	682b      	ldr	r3, [r5, #0]
 8007156:	b103      	cbz	r3, 800715a <_sbrk_r+0x1a>
 8007158:	6023      	str	r3, [r4, #0]
 800715a:	bd38      	pop	{r3, r4, r5, pc}
 800715c:	2000042c 	.word	0x2000042c

08007160 <memcpy>:
 8007160:	440a      	add	r2, r1
 8007162:	4291      	cmp	r1, r2
 8007164:	f100 33ff 	add.w	r3, r0, #4294967295
 8007168:	d100      	bne.n	800716c <memcpy+0xc>
 800716a:	4770      	bx	lr
 800716c:	b510      	push	{r4, lr}
 800716e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007172:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007176:	4291      	cmp	r1, r2
 8007178:	d1f9      	bne.n	800716e <memcpy+0xe>
 800717a:	bd10      	pop	{r4, pc}

0800717c <__assert_func>:
 800717c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800717e:	4614      	mov	r4, r2
 8007180:	461a      	mov	r2, r3
 8007182:	4b09      	ldr	r3, [pc, #36]	; (80071a8 <__assert_func+0x2c>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4605      	mov	r5, r0
 8007188:	68d8      	ldr	r0, [r3, #12]
 800718a:	b14c      	cbz	r4, 80071a0 <__assert_func+0x24>
 800718c:	4b07      	ldr	r3, [pc, #28]	; (80071ac <__assert_func+0x30>)
 800718e:	9100      	str	r1, [sp, #0]
 8007190:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007194:	4906      	ldr	r1, [pc, #24]	; (80071b0 <__assert_func+0x34>)
 8007196:	462b      	mov	r3, r5
 8007198:	f000 f844 	bl	8007224 <fiprintf>
 800719c:	f000 f854 	bl	8007248 <abort>
 80071a0:	4b04      	ldr	r3, [pc, #16]	; (80071b4 <__assert_func+0x38>)
 80071a2:	461c      	mov	r4, r3
 80071a4:	e7f3      	b.n	800718e <__assert_func+0x12>
 80071a6:	bf00      	nop
 80071a8:	20000064 	.word	0x20000064
 80071ac:	08007a56 	.word	0x08007a56
 80071b0:	08007a63 	.word	0x08007a63
 80071b4:	08007a91 	.word	0x08007a91

080071b8 <_calloc_r>:
 80071b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071ba:	fba1 2402 	umull	r2, r4, r1, r2
 80071be:	b94c      	cbnz	r4, 80071d4 <_calloc_r+0x1c>
 80071c0:	4611      	mov	r1, r2
 80071c2:	9201      	str	r2, [sp, #4]
 80071c4:	f7ff fb06 	bl	80067d4 <_malloc_r>
 80071c8:	9a01      	ldr	r2, [sp, #4]
 80071ca:	4605      	mov	r5, r0
 80071cc:	b930      	cbnz	r0, 80071dc <_calloc_r+0x24>
 80071ce:	4628      	mov	r0, r5
 80071d0:	b003      	add	sp, #12
 80071d2:	bd30      	pop	{r4, r5, pc}
 80071d4:	220c      	movs	r2, #12
 80071d6:	6002      	str	r2, [r0, #0]
 80071d8:	2500      	movs	r5, #0
 80071da:	e7f8      	b.n	80071ce <_calloc_r+0x16>
 80071dc:	4621      	mov	r1, r4
 80071de:	f7fe fb8a 	bl	80058f6 <memset>
 80071e2:	e7f4      	b.n	80071ce <_calloc_r+0x16>

080071e4 <__ascii_mbtowc>:
 80071e4:	b082      	sub	sp, #8
 80071e6:	b901      	cbnz	r1, 80071ea <__ascii_mbtowc+0x6>
 80071e8:	a901      	add	r1, sp, #4
 80071ea:	b142      	cbz	r2, 80071fe <__ascii_mbtowc+0x1a>
 80071ec:	b14b      	cbz	r3, 8007202 <__ascii_mbtowc+0x1e>
 80071ee:	7813      	ldrb	r3, [r2, #0]
 80071f0:	600b      	str	r3, [r1, #0]
 80071f2:	7812      	ldrb	r2, [r2, #0]
 80071f4:	1e10      	subs	r0, r2, #0
 80071f6:	bf18      	it	ne
 80071f8:	2001      	movne	r0, #1
 80071fa:	b002      	add	sp, #8
 80071fc:	4770      	bx	lr
 80071fe:	4610      	mov	r0, r2
 8007200:	e7fb      	b.n	80071fa <__ascii_mbtowc+0x16>
 8007202:	f06f 0001 	mvn.w	r0, #1
 8007206:	e7f8      	b.n	80071fa <__ascii_mbtowc+0x16>

08007208 <__ascii_wctomb>:
 8007208:	b149      	cbz	r1, 800721e <__ascii_wctomb+0x16>
 800720a:	2aff      	cmp	r2, #255	; 0xff
 800720c:	bf85      	ittet	hi
 800720e:	238a      	movhi	r3, #138	; 0x8a
 8007210:	6003      	strhi	r3, [r0, #0]
 8007212:	700a      	strbls	r2, [r1, #0]
 8007214:	f04f 30ff 	movhi.w	r0, #4294967295
 8007218:	bf98      	it	ls
 800721a:	2001      	movls	r0, #1
 800721c:	4770      	bx	lr
 800721e:	4608      	mov	r0, r1
 8007220:	4770      	bx	lr
	...

08007224 <fiprintf>:
 8007224:	b40e      	push	{r1, r2, r3}
 8007226:	b503      	push	{r0, r1, lr}
 8007228:	4601      	mov	r1, r0
 800722a:	ab03      	add	r3, sp, #12
 800722c:	4805      	ldr	r0, [pc, #20]	; (8007244 <fiprintf+0x20>)
 800722e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007232:	6800      	ldr	r0, [r0, #0]
 8007234:	9301      	str	r3, [sp, #4]
 8007236:	f000 f837 	bl	80072a8 <_vfiprintf_r>
 800723a:	b002      	add	sp, #8
 800723c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007240:	b003      	add	sp, #12
 8007242:	4770      	bx	lr
 8007244:	20000064 	.word	0x20000064

08007248 <abort>:
 8007248:	b508      	push	{r3, lr}
 800724a:	2006      	movs	r0, #6
 800724c:	f000 fa04 	bl	8007658 <raise>
 8007250:	2001      	movs	r0, #1
 8007252:	f7fa fac5 	bl	80017e0 <_exit>

08007256 <__sfputc_r>:
 8007256:	6893      	ldr	r3, [r2, #8]
 8007258:	3b01      	subs	r3, #1
 800725a:	2b00      	cmp	r3, #0
 800725c:	b410      	push	{r4}
 800725e:	6093      	str	r3, [r2, #8]
 8007260:	da08      	bge.n	8007274 <__sfputc_r+0x1e>
 8007262:	6994      	ldr	r4, [r2, #24]
 8007264:	42a3      	cmp	r3, r4
 8007266:	db01      	blt.n	800726c <__sfputc_r+0x16>
 8007268:	290a      	cmp	r1, #10
 800726a:	d103      	bne.n	8007274 <__sfputc_r+0x1e>
 800726c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007270:	f000 b934 	b.w	80074dc <__swbuf_r>
 8007274:	6813      	ldr	r3, [r2, #0]
 8007276:	1c58      	adds	r0, r3, #1
 8007278:	6010      	str	r0, [r2, #0]
 800727a:	7019      	strb	r1, [r3, #0]
 800727c:	4608      	mov	r0, r1
 800727e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007282:	4770      	bx	lr

08007284 <__sfputs_r>:
 8007284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007286:	4606      	mov	r6, r0
 8007288:	460f      	mov	r7, r1
 800728a:	4614      	mov	r4, r2
 800728c:	18d5      	adds	r5, r2, r3
 800728e:	42ac      	cmp	r4, r5
 8007290:	d101      	bne.n	8007296 <__sfputs_r+0x12>
 8007292:	2000      	movs	r0, #0
 8007294:	e007      	b.n	80072a6 <__sfputs_r+0x22>
 8007296:	f814 1b01 	ldrb.w	r1, [r4], #1
 800729a:	463a      	mov	r2, r7
 800729c:	4630      	mov	r0, r6
 800729e:	f7ff ffda 	bl	8007256 <__sfputc_r>
 80072a2:	1c43      	adds	r3, r0, #1
 80072a4:	d1f3      	bne.n	800728e <__sfputs_r+0xa>
 80072a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080072a8 <_vfiprintf_r>:
 80072a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ac:	460d      	mov	r5, r1
 80072ae:	b09d      	sub	sp, #116	; 0x74
 80072b0:	4614      	mov	r4, r2
 80072b2:	4698      	mov	r8, r3
 80072b4:	4606      	mov	r6, r0
 80072b6:	b118      	cbz	r0, 80072c0 <_vfiprintf_r+0x18>
 80072b8:	6a03      	ldr	r3, [r0, #32]
 80072ba:	b90b      	cbnz	r3, 80072c0 <_vfiprintf_r+0x18>
 80072bc:	f7fe faa2 	bl	8005804 <__sinit>
 80072c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072c2:	07d9      	lsls	r1, r3, #31
 80072c4:	d405      	bmi.n	80072d2 <_vfiprintf_r+0x2a>
 80072c6:	89ab      	ldrh	r3, [r5, #12]
 80072c8:	059a      	lsls	r2, r3, #22
 80072ca:	d402      	bmi.n	80072d2 <_vfiprintf_r+0x2a>
 80072cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072ce:	f7fe fb8f 	bl	80059f0 <__retarget_lock_acquire_recursive>
 80072d2:	89ab      	ldrh	r3, [r5, #12]
 80072d4:	071b      	lsls	r3, r3, #28
 80072d6:	d501      	bpl.n	80072dc <_vfiprintf_r+0x34>
 80072d8:	692b      	ldr	r3, [r5, #16]
 80072da:	b99b      	cbnz	r3, 8007304 <_vfiprintf_r+0x5c>
 80072dc:	4629      	mov	r1, r5
 80072de:	4630      	mov	r0, r6
 80072e0:	f000 f93a 	bl	8007558 <__swsetup_r>
 80072e4:	b170      	cbz	r0, 8007304 <_vfiprintf_r+0x5c>
 80072e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072e8:	07dc      	lsls	r4, r3, #31
 80072ea:	d504      	bpl.n	80072f6 <_vfiprintf_r+0x4e>
 80072ec:	f04f 30ff 	mov.w	r0, #4294967295
 80072f0:	b01d      	add	sp, #116	; 0x74
 80072f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072f6:	89ab      	ldrh	r3, [r5, #12]
 80072f8:	0598      	lsls	r0, r3, #22
 80072fa:	d4f7      	bmi.n	80072ec <_vfiprintf_r+0x44>
 80072fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072fe:	f7fe fb78 	bl	80059f2 <__retarget_lock_release_recursive>
 8007302:	e7f3      	b.n	80072ec <_vfiprintf_r+0x44>
 8007304:	2300      	movs	r3, #0
 8007306:	9309      	str	r3, [sp, #36]	; 0x24
 8007308:	2320      	movs	r3, #32
 800730a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800730e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007312:	2330      	movs	r3, #48	; 0x30
 8007314:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80074c8 <_vfiprintf_r+0x220>
 8007318:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800731c:	f04f 0901 	mov.w	r9, #1
 8007320:	4623      	mov	r3, r4
 8007322:	469a      	mov	sl, r3
 8007324:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007328:	b10a      	cbz	r2, 800732e <_vfiprintf_r+0x86>
 800732a:	2a25      	cmp	r2, #37	; 0x25
 800732c:	d1f9      	bne.n	8007322 <_vfiprintf_r+0x7a>
 800732e:	ebba 0b04 	subs.w	fp, sl, r4
 8007332:	d00b      	beq.n	800734c <_vfiprintf_r+0xa4>
 8007334:	465b      	mov	r3, fp
 8007336:	4622      	mov	r2, r4
 8007338:	4629      	mov	r1, r5
 800733a:	4630      	mov	r0, r6
 800733c:	f7ff ffa2 	bl	8007284 <__sfputs_r>
 8007340:	3001      	adds	r0, #1
 8007342:	f000 80a9 	beq.w	8007498 <_vfiprintf_r+0x1f0>
 8007346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007348:	445a      	add	r2, fp
 800734a:	9209      	str	r2, [sp, #36]	; 0x24
 800734c:	f89a 3000 	ldrb.w	r3, [sl]
 8007350:	2b00      	cmp	r3, #0
 8007352:	f000 80a1 	beq.w	8007498 <_vfiprintf_r+0x1f0>
 8007356:	2300      	movs	r3, #0
 8007358:	f04f 32ff 	mov.w	r2, #4294967295
 800735c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007360:	f10a 0a01 	add.w	sl, sl, #1
 8007364:	9304      	str	r3, [sp, #16]
 8007366:	9307      	str	r3, [sp, #28]
 8007368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800736c:	931a      	str	r3, [sp, #104]	; 0x68
 800736e:	4654      	mov	r4, sl
 8007370:	2205      	movs	r2, #5
 8007372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007376:	4854      	ldr	r0, [pc, #336]	; (80074c8 <_vfiprintf_r+0x220>)
 8007378:	f7f8 ff42 	bl	8000200 <memchr>
 800737c:	9a04      	ldr	r2, [sp, #16]
 800737e:	b9d8      	cbnz	r0, 80073b8 <_vfiprintf_r+0x110>
 8007380:	06d1      	lsls	r1, r2, #27
 8007382:	bf44      	itt	mi
 8007384:	2320      	movmi	r3, #32
 8007386:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800738a:	0713      	lsls	r3, r2, #28
 800738c:	bf44      	itt	mi
 800738e:	232b      	movmi	r3, #43	; 0x2b
 8007390:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007394:	f89a 3000 	ldrb.w	r3, [sl]
 8007398:	2b2a      	cmp	r3, #42	; 0x2a
 800739a:	d015      	beq.n	80073c8 <_vfiprintf_r+0x120>
 800739c:	9a07      	ldr	r2, [sp, #28]
 800739e:	4654      	mov	r4, sl
 80073a0:	2000      	movs	r0, #0
 80073a2:	f04f 0c0a 	mov.w	ip, #10
 80073a6:	4621      	mov	r1, r4
 80073a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073ac:	3b30      	subs	r3, #48	; 0x30
 80073ae:	2b09      	cmp	r3, #9
 80073b0:	d94d      	bls.n	800744e <_vfiprintf_r+0x1a6>
 80073b2:	b1b0      	cbz	r0, 80073e2 <_vfiprintf_r+0x13a>
 80073b4:	9207      	str	r2, [sp, #28]
 80073b6:	e014      	b.n	80073e2 <_vfiprintf_r+0x13a>
 80073b8:	eba0 0308 	sub.w	r3, r0, r8
 80073bc:	fa09 f303 	lsl.w	r3, r9, r3
 80073c0:	4313      	orrs	r3, r2
 80073c2:	9304      	str	r3, [sp, #16]
 80073c4:	46a2      	mov	sl, r4
 80073c6:	e7d2      	b.n	800736e <_vfiprintf_r+0xc6>
 80073c8:	9b03      	ldr	r3, [sp, #12]
 80073ca:	1d19      	adds	r1, r3, #4
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	9103      	str	r1, [sp, #12]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	bfbb      	ittet	lt
 80073d4:	425b      	neglt	r3, r3
 80073d6:	f042 0202 	orrlt.w	r2, r2, #2
 80073da:	9307      	strge	r3, [sp, #28]
 80073dc:	9307      	strlt	r3, [sp, #28]
 80073de:	bfb8      	it	lt
 80073e0:	9204      	strlt	r2, [sp, #16]
 80073e2:	7823      	ldrb	r3, [r4, #0]
 80073e4:	2b2e      	cmp	r3, #46	; 0x2e
 80073e6:	d10c      	bne.n	8007402 <_vfiprintf_r+0x15a>
 80073e8:	7863      	ldrb	r3, [r4, #1]
 80073ea:	2b2a      	cmp	r3, #42	; 0x2a
 80073ec:	d134      	bne.n	8007458 <_vfiprintf_r+0x1b0>
 80073ee:	9b03      	ldr	r3, [sp, #12]
 80073f0:	1d1a      	adds	r2, r3, #4
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	9203      	str	r2, [sp, #12]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	bfb8      	it	lt
 80073fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80073fe:	3402      	adds	r4, #2
 8007400:	9305      	str	r3, [sp, #20]
 8007402:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80074d8 <_vfiprintf_r+0x230>
 8007406:	7821      	ldrb	r1, [r4, #0]
 8007408:	2203      	movs	r2, #3
 800740a:	4650      	mov	r0, sl
 800740c:	f7f8 fef8 	bl	8000200 <memchr>
 8007410:	b138      	cbz	r0, 8007422 <_vfiprintf_r+0x17a>
 8007412:	9b04      	ldr	r3, [sp, #16]
 8007414:	eba0 000a 	sub.w	r0, r0, sl
 8007418:	2240      	movs	r2, #64	; 0x40
 800741a:	4082      	lsls	r2, r0
 800741c:	4313      	orrs	r3, r2
 800741e:	3401      	adds	r4, #1
 8007420:	9304      	str	r3, [sp, #16]
 8007422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007426:	4829      	ldr	r0, [pc, #164]	; (80074cc <_vfiprintf_r+0x224>)
 8007428:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800742c:	2206      	movs	r2, #6
 800742e:	f7f8 fee7 	bl	8000200 <memchr>
 8007432:	2800      	cmp	r0, #0
 8007434:	d03f      	beq.n	80074b6 <_vfiprintf_r+0x20e>
 8007436:	4b26      	ldr	r3, [pc, #152]	; (80074d0 <_vfiprintf_r+0x228>)
 8007438:	bb1b      	cbnz	r3, 8007482 <_vfiprintf_r+0x1da>
 800743a:	9b03      	ldr	r3, [sp, #12]
 800743c:	3307      	adds	r3, #7
 800743e:	f023 0307 	bic.w	r3, r3, #7
 8007442:	3308      	adds	r3, #8
 8007444:	9303      	str	r3, [sp, #12]
 8007446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007448:	443b      	add	r3, r7
 800744a:	9309      	str	r3, [sp, #36]	; 0x24
 800744c:	e768      	b.n	8007320 <_vfiprintf_r+0x78>
 800744e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007452:	460c      	mov	r4, r1
 8007454:	2001      	movs	r0, #1
 8007456:	e7a6      	b.n	80073a6 <_vfiprintf_r+0xfe>
 8007458:	2300      	movs	r3, #0
 800745a:	3401      	adds	r4, #1
 800745c:	9305      	str	r3, [sp, #20]
 800745e:	4619      	mov	r1, r3
 8007460:	f04f 0c0a 	mov.w	ip, #10
 8007464:	4620      	mov	r0, r4
 8007466:	f810 2b01 	ldrb.w	r2, [r0], #1
 800746a:	3a30      	subs	r2, #48	; 0x30
 800746c:	2a09      	cmp	r2, #9
 800746e:	d903      	bls.n	8007478 <_vfiprintf_r+0x1d0>
 8007470:	2b00      	cmp	r3, #0
 8007472:	d0c6      	beq.n	8007402 <_vfiprintf_r+0x15a>
 8007474:	9105      	str	r1, [sp, #20]
 8007476:	e7c4      	b.n	8007402 <_vfiprintf_r+0x15a>
 8007478:	fb0c 2101 	mla	r1, ip, r1, r2
 800747c:	4604      	mov	r4, r0
 800747e:	2301      	movs	r3, #1
 8007480:	e7f0      	b.n	8007464 <_vfiprintf_r+0x1bc>
 8007482:	ab03      	add	r3, sp, #12
 8007484:	9300      	str	r3, [sp, #0]
 8007486:	462a      	mov	r2, r5
 8007488:	4b12      	ldr	r3, [pc, #72]	; (80074d4 <_vfiprintf_r+0x22c>)
 800748a:	a904      	add	r1, sp, #16
 800748c:	4630      	mov	r0, r6
 800748e:	f7fd fd79 	bl	8004f84 <_printf_float>
 8007492:	4607      	mov	r7, r0
 8007494:	1c78      	adds	r0, r7, #1
 8007496:	d1d6      	bne.n	8007446 <_vfiprintf_r+0x19e>
 8007498:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800749a:	07d9      	lsls	r1, r3, #31
 800749c:	d405      	bmi.n	80074aa <_vfiprintf_r+0x202>
 800749e:	89ab      	ldrh	r3, [r5, #12]
 80074a0:	059a      	lsls	r2, r3, #22
 80074a2:	d402      	bmi.n	80074aa <_vfiprintf_r+0x202>
 80074a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074a6:	f7fe faa4 	bl	80059f2 <__retarget_lock_release_recursive>
 80074aa:	89ab      	ldrh	r3, [r5, #12]
 80074ac:	065b      	lsls	r3, r3, #25
 80074ae:	f53f af1d 	bmi.w	80072ec <_vfiprintf_r+0x44>
 80074b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074b4:	e71c      	b.n	80072f0 <_vfiprintf_r+0x48>
 80074b6:	ab03      	add	r3, sp, #12
 80074b8:	9300      	str	r3, [sp, #0]
 80074ba:	462a      	mov	r2, r5
 80074bc:	4b05      	ldr	r3, [pc, #20]	; (80074d4 <_vfiprintf_r+0x22c>)
 80074be:	a904      	add	r1, sp, #16
 80074c0:	4630      	mov	r0, r6
 80074c2:	f7fe f803 	bl	80054cc <_printf_i>
 80074c6:	e7e4      	b.n	8007492 <_vfiprintf_r+0x1ea>
 80074c8:	08007b93 	.word	0x08007b93
 80074cc:	08007b9d 	.word	0x08007b9d
 80074d0:	08004f85 	.word	0x08004f85
 80074d4:	08007285 	.word	0x08007285
 80074d8:	08007b99 	.word	0x08007b99

080074dc <__swbuf_r>:
 80074dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074de:	460e      	mov	r6, r1
 80074e0:	4614      	mov	r4, r2
 80074e2:	4605      	mov	r5, r0
 80074e4:	b118      	cbz	r0, 80074ee <__swbuf_r+0x12>
 80074e6:	6a03      	ldr	r3, [r0, #32]
 80074e8:	b90b      	cbnz	r3, 80074ee <__swbuf_r+0x12>
 80074ea:	f7fe f98b 	bl	8005804 <__sinit>
 80074ee:	69a3      	ldr	r3, [r4, #24]
 80074f0:	60a3      	str	r3, [r4, #8]
 80074f2:	89a3      	ldrh	r3, [r4, #12]
 80074f4:	071a      	lsls	r2, r3, #28
 80074f6:	d525      	bpl.n	8007544 <__swbuf_r+0x68>
 80074f8:	6923      	ldr	r3, [r4, #16]
 80074fa:	b31b      	cbz	r3, 8007544 <__swbuf_r+0x68>
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	6922      	ldr	r2, [r4, #16]
 8007500:	1a98      	subs	r0, r3, r2
 8007502:	6963      	ldr	r3, [r4, #20]
 8007504:	b2f6      	uxtb	r6, r6
 8007506:	4283      	cmp	r3, r0
 8007508:	4637      	mov	r7, r6
 800750a:	dc04      	bgt.n	8007516 <__swbuf_r+0x3a>
 800750c:	4621      	mov	r1, r4
 800750e:	4628      	mov	r0, r5
 8007510:	f7ff fdee 	bl	80070f0 <_fflush_r>
 8007514:	b9e0      	cbnz	r0, 8007550 <__swbuf_r+0x74>
 8007516:	68a3      	ldr	r3, [r4, #8]
 8007518:	3b01      	subs	r3, #1
 800751a:	60a3      	str	r3, [r4, #8]
 800751c:	6823      	ldr	r3, [r4, #0]
 800751e:	1c5a      	adds	r2, r3, #1
 8007520:	6022      	str	r2, [r4, #0]
 8007522:	701e      	strb	r6, [r3, #0]
 8007524:	6962      	ldr	r2, [r4, #20]
 8007526:	1c43      	adds	r3, r0, #1
 8007528:	429a      	cmp	r2, r3
 800752a:	d004      	beq.n	8007536 <__swbuf_r+0x5a>
 800752c:	89a3      	ldrh	r3, [r4, #12]
 800752e:	07db      	lsls	r3, r3, #31
 8007530:	d506      	bpl.n	8007540 <__swbuf_r+0x64>
 8007532:	2e0a      	cmp	r6, #10
 8007534:	d104      	bne.n	8007540 <__swbuf_r+0x64>
 8007536:	4621      	mov	r1, r4
 8007538:	4628      	mov	r0, r5
 800753a:	f7ff fdd9 	bl	80070f0 <_fflush_r>
 800753e:	b938      	cbnz	r0, 8007550 <__swbuf_r+0x74>
 8007540:	4638      	mov	r0, r7
 8007542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007544:	4621      	mov	r1, r4
 8007546:	4628      	mov	r0, r5
 8007548:	f000 f806 	bl	8007558 <__swsetup_r>
 800754c:	2800      	cmp	r0, #0
 800754e:	d0d5      	beq.n	80074fc <__swbuf_r+0x20>
 8007550:	f04f 37ff 	mov.w	r7, #4294967295
 8007554:	e7f4      	b.n	8007540 <__swbuf_r+0x64>
	...

08007558 <__swsetup_r>:
 8007558:	b538      	push	{r3, r4, r5, lr}
 800755a:	4b2a      	ldr	r3, [pc, #168]	; (8007604 <__swsetup_r+0xac>)
 800755c:	4605      	mov	r5, r0
 800755e:	6818      	ldr	r0, [r3, #0]
 8007560:	460c      	mov	r4, r1
 8007562:	b118      	cbz	r0, 800756c <__swsetup_r+0x14>
 8007564:	6a03      	ldr	r3, [r0, #32]
 8007566:	b90b      	cbnz	r3, 800756c <__swsetup_r+0x14>
 8007568:	f7fe f94c 	bl	8005804 <__sinit>
 800756c:	89a3      	ldrh	r3, [r4, #12]
 800756e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007572:	0718      	lsls	r0, r3, #28
 8007574:	d422      	bmi.n	80075bc <__swsetup_r+0x64>
 8007576:	06d9      	lsls	r1, r3, #27
 8007578:	d407      	bmi.n	800758a <__swsetup_r+0x32>
 800757a:	2309      	movs	r3, #9
 800757c:	602b      	str	r3, [r5, #0]
 800757e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007582:	81a3      	strh	r3, [r4, #12]
 8007584:	f04f 30ff 	mov.w	r0, #4294967295
 8007588:	e034      	b.n	80075f4 <__swsetup_r+0x9c>
 800758a:	0758      	lsls	r0, r3, #29
 800758c:	d512      	bpl.n	80075b4 <__swsetup_r+0x5c>
 800758e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007590:	b141      	cbz	r1, 80075a4 <__swsetup_r+0x4c>
 8007592:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007596:	4299      	cmp	r1, r3
 8007598:	d002      	beq.n	80075a0 <__swsetup_r+0x48>
 800759a:	4628      	mov	r0, r5
 800759c:	f7ff f8a6 	bl	80066ec <_free_r>
 80075a0:	2300      	movs	r3, #0
 80075a2:	6363      	str	r3, [r4, #52]	; 0x34
 80075a4:	89a3      	ldrh	r3, [r4, #12]
 80075a6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80075aa:	81a3      	strh	r3, [r4, #12]
 80075ac:	2300      	movs	r3, #0
 80075ae:	6063      	str	r3, [r4, #4]
 80075b0:	6923      	ldr	r3, [r4, #16]
 80075b2:	6023      	str	r3, [r4, #0]
 80075b4:	89a3      	ldrh	r3, [r4, #12]
 80075b6:	f043 0308 	orr.w	r3, r3, #8
 80075ba:	81a3      	strh	r3, [r4, #12]
 80075bc:	6923      	ldr	r3, [r4, #16]
 80075be:	b94b      	cbnz	r3, 80075d4 <__swsetup_r+0x7c>
 80075c0:	89a3      	ldrh	r3, [r4, #12]
 80075c2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80075c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075ca:	d003      	beq.n	80075d4 <__swsetup_r+0x7c>
 80075cc:	4621      	mov	r1, r4
 80075ce:	4628      	mov	r0, r5
 80075d0:	f000 f884 	bl	80076dc <__smakebuf_r>
 80075d4:	89a0      	ldrh	r0, [r4, #12]
 80075d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075da:	f010 0301 	ands.w	r3, r0, #1
 80075de:	d00a      	beq.n	80075f6 <__swsetup_r+0x9e>
 80075e0:	2300      	movs	r3, #0
 80075e2:	60a3      	str	r3, [r4, #8]
 80075e4:	6963      	ldr	r3, [r4, #20]
 80075e6:	425b      	negs	r3, r3
 80075e8:	61a3      	str	r3, [r4, #24]
 80075ea:	6923      	ldr	r3, [r4, #16]
 80075ec:	b943      	cbnz	r3, 8007600 <__swsetup_r+0xa8>
 80075ee:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80075f2:	d1c4      	bne.n	800757e <__swsetup_r+0x26>
 80075f4:	bd38      	pop	{r3, r4, r5, pc}
 80075f6:	0781      	lsls	r1, r0, #30
 80075f8:	bf58      	it	pl
 80075fa:	6963      	ldrpl	r3, [r4, #20]
 80075fc:	60a3      	str	r3, [r4, #8]
 80075fe:	e7f4      	b.n	80075ea <__swsetup_r+0x92>
 8007600:	2000      	movs	r0, #0
 8007602:	e7f7      	b.n	80075f4 <__swsetup_r+0x9c>
 8007604:	20000064 	.word	0x20000064

08007608 <_raise_r>:
 8007608:	291f      	cmp	r1, #31
 800760a:	b538      	push	{r3, r4, r5, lr}
 800760c:	4604      	mov	r4, r0
 800760e:	460d      	mov	r5, r1
 8007610:	d904      	bls.n	800761c <_raise_r+0x14>
 8007612:	2316      	movs	r3, #22
 8007614:	6003      	str	r3, [r0, #0]
 8007616:	f04f 30ff 	mov.w	r0, #4294967295
 800761a:	bd38      	pop	{r3, r4, r5, pc}
 800761c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800761e:	b112      	cbz	r2, 8007626 <_raise_r+0x1e>
 8007620:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007624:	b94b      	cbnz	r3, 800763a <_raise_r+0x32>
 8007626:	4620      	mov	r0, r4
 8007628:	f000 f830 	bl	800768c <_getpid_r>
 800762c:	462a      	mov	r2, r5
 800762e:	4601      	mov	r1, r0
 8007630:	4620      	mov	r0, r4
 8007632:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007636:	f000 b817 	b.w	8007668 <_kill_r>
 800763a:	2b01      	cmp	r3, #1
 800763c:	d00a      	beq.n	8007654 <_raise_r+0x4c>
 800763e:	1c59      	adds	r1, r3, #1
 8007640:	d103      	bne.n	800764a <_raise_r+0x42>
 8007642:	2316      	movs	r3, #22
 8007644:	6003      	str	r3, [r0, #0]
 8007646:	2001      	movs	r0, #1
 8007648:	e7e7      	b.n	800761a <_raise_r+0x12>
 800764a:	2400      	movs	r4, #0
 800764c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007650:	4628      	mov	r0, r5
 8007652:	4798      	blx	r3
 8007654:	2000      	movs	r0, #0
 8007656:	e7e0      	b.n	800761a <_raise_r+0x12>

08007658 <raise>:
 8007658:	4b02      	ldr	r3, [pc, #8]	; (8007664 <raise+0xc>)
 800765a:	4601      	mov	r1, r0
 800765c:	6818      	ldr	r0, [r3, #0]
 800765e:	f7ff bfd3 	b.w	8007608 <_raise_r>
 8007662:	bf00      	nop
 8007664:	20000064 	.word	0x20000064

08007668 <_kill_r>:
 8007668:	b538      	push	{r3, r4, r5, lr}
 800766a:	4d07      	ldr	r5, [pc, #28]	; (8007688 <_kill_r+0x20>)
 800766c:	2300      	movs	r3, #0
 800766e:	4604      	mov	r4, r0
 8007670:	4608      	mov	r0, r1
 8007672:	4611      	mov	r1, r2
 8007674:	602b      	str	r3, [r5, #0]
 8007676:	f7fa f8a3 	bl	80017c0 <_kill>
 800767a:	1c43      	adds	r3, r0, #1
 800767c:	d102      	bne.n	8007684 <_kill_r+0x1c>
 800767e:	682b      	ldr	r3, [r5, #0]
 8007680:	b103      	cbz	r3, 8007684 <_kill_r+0x1c>
 8007682:	6023      	str	r3, [r4, #0]
 8007684:	bd38      	pop	{r3, r4, r5, pc}
 8007686:	bf00      	nop
 8007688:	2000042c 	.word	0x2000042c

0800768c <_getpid_r>:
 800768c:	f7fa b890 	b.w	80017b0 <_getpid>

08007690 <__swhatbuf_r>:
 8007690:	b570      	push	{r4, r5, r6, lr}
 8007692:	460c      	mov	r4, r1
 8007694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007698:	2900      	cmp	r1, #0
 800769a:	b096      	sub	sp, #88	; 0x58
 800769c:	4615      	mov	r5, r2
 800769e:	461e      	mov	r6, r3
 80076a0:	da0d      	bge.n	80076be <__swhatbuf_r+0x2e>
 80076a2:	89a3      	ldrh	r3, [r4, #12]
 80076a4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80076a8:	f04f 0100 	mov.w	r1, #0
 80076ac:	bf0c      	ite	eq
 80076ae:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80076b2:	2340      	movne	r3, #64	; 0x40
 80076b4:	2000      	movs	r0, #0
 80076b6:	6031      	str	r1, [r6, #0]
 80076b8:	602b      	str	r3, [r5, #0]
 80076ba:	b016      	add	sp, #88	; 0x58
 80076bc:	bd70      	pop	{r4, r5, r6, pc}
 80076be:	466a      	mov	r2, sp
 80076c0:	f000 f848 	bl	8007754 <_fstat_r>
 80076c4:	2800      	cmp	r0, #0
 80076c6:	dbec      	blt.n	80076a2 <__swhatbuf_r+0x12>
 80076c8:	9901      	ldr	r1, [sp, #4]
 80076ca:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80076ce:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80076d2:	4259      	negs	r1, r3
 80076d4:	4159      	adcs	r1, r3
 80076d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076da:	e7eb      	b.n	80076b4 <__swhatbuf_r+0x24>

080076dc <__smakebuf_r>:
 80076dc:	898b      	ldrh	r3, [r1, #12]
 80076de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80076e0:	079d      	lsls	r5, r3, #30
 80076e2:	4606      	mov	r6, r0
 80076e4:	460c      	mov	r4, r1
 80076e6:	d507      	bpl.n	80076f8 <__smakebuf_r+0x1c>
 80076e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80076ec:	6023      	str	r3, [r4, #0]
 80076ee:	6123      	str	r3, [r4, #16]
 80076f0:	2301      	movs	r3, #1
 80076f2:	6163      	str	r3, [r4, #20]
 80076f4:	b002      	add	sp, #8
 80076f6:	bd70      	pop	{r4, r5, r6, pc}
 80076f8:	ab01      	add	r3, sp, #4
 80076fa:	466a      	mov	r2, sp
 80076fc:	f7ff ffc8 	bl	8007690 <__swhatbuf_r>
 8007700:	9900      	ldr	r1, [sp, #0]
 8007702:	4605      	mov	r5, r0
 8007704:	4630      	mov	r0, r6
 8007706:	f7ff f865 	bl	80067d4 <_malloc_r>
 800770a:	b948      	cbnz	r0, 8007720 <__smakebuf_r+0x44>
 800770c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007710:	059a      	lsls	r2, r3, #22
 8007712:	d4ef      	bmi.n	80076f4 <__smakebuf_r+0x18>
 8007714:	f023 0303 	bic.w	r3, r3, #3
 8007718:	f043 0302 	orr.w	r3, r3, #2
 800771c:	81a3      	strh	r3, [r4, #12]
 800771e:	e7e3      	b.n	80076e8 <__smakebuf_r+0xc>
 8007720:	89a3      	ldrh	r3, [r4, #12]
 8007722:	6020      	str	r0, [r4, #0]
 8007724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007728:	81a3      	strh	r3, [r4, #12]
 800772a:	9b00      	ldr	r3, [sp, #0]
 800772c:	6163      	str	r3, [r4, #20]
 800772e:	9b01      	ldr	r3, [sp, #4]
 8007730:	6120      	str	r0, [r4, #16]
 8007732:	b15b      	cbz	r3, 800774c <__smakebuf_r+0x70>
 8007734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007738:	4630      	mov	r0, r6
 800773a:	f000 f81d 	bl	8007778 <_isatty_r>
 800773e:	b128      	cbz	r0, 800774c <__smakebuf_r+0x70>
 8007740:	89a3      	ldrh	r3, [r4, #12]
 8007742:	f023 0303 	bic.w	r3, r3, #3
 8007746:	f043 0301 	orr.w	r3, r3, #1
 800774a:	81a3      	strh	r3, [r4, #12]
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	431d      	orrs	r5, r3
 8007750:	81a5      	strh	r5, [r4, #12]
 8007752:	e7cf      	b.n	80076f4 <__smakebuf_r+0x18>

08007754 <_fstat_r>:
 8007754:	b538      	push	{r3, r4, r5, lr}
 8007756:	4d07      	ldr	r5, [pc, #28]	; (8007774 <_fstat_r+0x20>)
 8007758:	2300      	movs	r3, #0
 800775a:	4604      	mov	r4, r0
 800775c:	4608      	mov	r0, r1
 800775e:	4611      	mov	r1, r2
 8007760:	602b      	str	r3, [r5, #0]
 8007762:	f7fa f88c 	bl	800187e <_fstat>
 8007766:	1c43      	adds	r3, r0, #1
 8007768:	d102      	bne.n	8007770 <_fstat_r+0x1c>
 800776a:	682b      	ldr	r3, [r5, #0]
 800776c:	b103      	cbz	r3, 8007770 <_fstat_r+0x1c>
 800776e:	6023      	str	r3, [r4, #0]
 8007770:	bd38      	pop	{r3, r4, r5, pc}
 8007772:	bf00      	nop
 8007774:	2000042c 	.word	0x2000042c

08007778 <_isatty_r>:
 8007778:	b538      	push	{r3, r4, r5, lr}
 800777a:	4d06      	ldr	r5, [pc, #24]	; (8007794 <_isatty_r+0x1c>)
 800777c:	2300      	movs	r3, #0
 800777e:	4604      	mov	r4, r0
 8007780:	4608      	mov	r0, r1
 8007782:	602b      	str	r3, [r5, #0]
 8007784:	f7fa f88b 	bl	800189e <_isatty>
 8007788:	1c43      	adds	r3, r0, #1
 800778a:	d102      	bne.n	8007792 <_isatty_r+0x1a>
 800778c:	682b      	ldr	r3, [r5, #0]
 800778e:	b103      	cbz	r3, 8007792 <_isatty_r+0x1a>
 8007790:	6023      	str	r3, [r4, #0]
 8007792:	bd38      	pop	{r3, r4, r5, pc}
 8007794:	2000042c 	.word	0x2000042c

08007798 <_init>:
 8007798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800779a:	bf00      	nop
 800779c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800779e:	bc08      	pop	{r3}
 80077a0:	469e      	mov	lr, r3
 80077a2:	4770      	bx	lr

080077a4 <_fini>:
 80077a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077a6:	bf00      	nop
 80077a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077aa:	bc08      	pop	{r3}
 80077ac:	469e      	mov	lr, r3
 80077ae:	4770      	bx	lr
