// Seed: 913275495
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output wand id_2,
    input wand id_3,
    output uwire id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    output wor id_8,
    input wor id_9,
    input tri1 id_10
);
  tri0 id_12;
  id_13 :
  assert property (@(1) id_10)
  else begin : LABEL_0
    id_12 = id_1;
  end
  assign module_1.id_11 = 0;
  assign id_12 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wor id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri id_5,
    output tri1 id_6,
    output tri id_7,
    input supply0 id_8,
    output tri0 id_9,
    output supply1 id_10,
    input supply1 id_11,
    output uwire id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_11,
      id_9,
      id_9,
      id_11,
      id_5,
      id_9,
      id_2,
      id_5
  );
  wire id_15;
endmodule
