// Seed: 3654989666
module module_0 #(
    parameter id_10 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[1 :-1],
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  inout tri0 id_1;
  wire id_9;
  assign id_3 = (id_7);
  assign id_1 = 1;
  assign id_4[1] = -1;
  localparam id_10 = 1;
  assign id_1 = 1;
  wire [id_10 : -1] id_11;
  wire id_12;
  assign id_1 = id_3;
  reg id_13;
  always id_13 = id_11;
  logic id_14 = 1'b0;
endmodule
module module_1 #(
    parameter id_14 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_15,
      id_11,
      id_17,
      id_11,
      id_8,
      id_13
  );
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire _id_14;
  inout wire id_13;
  output wire id_12;
  inout logic [7:0] id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [-1 : id_14] id_19[id_14 : -1], id_20, id_21;
  assign id_19 = id_6.id_1;
  logic id_22 = id_7;
  assign id_11[1] = -1;
endmodule
