Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 30 18:01:09 2022
| Host         : DESKTOP-T22LSJU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BlockDesign_wrapper_timing_summary_routed.rpt -pb BlockDesign_wrapper_timing_summary_routed.pb -rpx BlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BlockDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.322        0.000                      0                 1980        0.073        0.000                      0                 1980        9.436        0.000                       0                   874  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.416}     20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.322        0.000                      0                 1980        0.073        0.000                      0                 1980        9.436        0.000                       0                   874  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.322ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 3.060ns (43.927%)  route 3.906ns (56.073%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 26.431 - 20.833 ) 
    Source Clock Delay      (SCD):    7.518ns
    Clock Pessimism Removal (CPR):    0.859ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         7.518     7.518    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.972 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=26, routed)          2.422    12.394    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.150    12.544 f  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2/O
                         net (fo=2, routed)           0.536    13.081    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.332    13.413 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=2, routed)           0.427    13.840    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    13.964 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.520    14.484    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         5.598    26.431    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X4Y12          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.859    27.290    
                         clock uncertainty           -0.314    26.976    
    SLICE_X4Y12          FDRE (Setup_fdre_C_CE)      -0.169    26.807    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         26.807    
                         arrival time                         -14.484    
  -------------------------------------------------------------------
                         slack                                 12.322    

Slack (MET) :             12.322ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 3.060ns (43.927%)  route 3.906ns (56.073%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 26.431 - 20.833 ) 
    Source Clock Delay      (SCD):    7.518ns
    Clock Pessimism Removal (CPR):    0.859ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         7.518     7.518    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.972 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=26, routed)          2.422    12.394    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.150    12.544 f  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2/O
                         net (fo=2, routed)           0.536    13.081    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.332    13.413 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=2, routed)           0.427    13.840    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    13.964 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.520    14.484    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         5.598    26.431    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X4Y12          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                         clock pessimism              0.859    27.290    
                         clock uncertainty           -0.314    26.976    
    SLICE_X4Y12          FDRE (Setup_fdre_C_CE)      -0.169    26.807    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         26.807    
                         arrival time                         -14.484    
  -------------------------------------------------------------------
                         slack                                 12.322    

Slack (MET) :             12.322ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 3.060ns (43.927%)  route 3.906ns (56.073%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 26.431 - 20.833 ) 
    Source Clock Delay      (SCD):    7.518ns
    Clock Pessimism Removal (CPR):    0.859ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         7.518     7.518    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.972 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=26, routed)          2.422    12.394    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.150    12.544 f  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2/O
                         net (fo=2, routed)           0.536    13.081    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.332    13.413 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=2, routed)           0.427    13.840    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    13.964 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.520    14.484    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         5.598    26.431    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X4Y12          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.859    27.290    
                         clock uncertainty           -0.314    26.976    
    SLICE_X4Y12          FDRE (Setup_fdre_C_CE)      -0.169    26.807    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         26.807    
                         arrival time                         -14.484    
  -------------------------------------------------------------------
                         slack                                 12.322    

Slack (MET) :             12.322ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 3.060ns (43.927%)  route 3.906ns (56.073%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 26.431 - 20.833 ) 
    Source Clock Delay      (SCD):    7.518ns
    Clock Pessimism Removal (CPR):    0.859ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         7.518     7.518    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.972 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=26, routed)          2.422    12.394    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.150    12.544 f  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2/O
                         net (fo=2, routed)           0.536    13.081    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.332    13.413 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=2, routed)           0.427    13.840    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    13.964 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.520    14.484    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         5.598    26.431    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X4Y12          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism              0.859    27.290    
                         clock uncertainty           -0.314    26.976    
    SLICE_X4Y12          FDRE (Setup_fdre_C_CE)      -0.169    26.807    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                         26.807    
                         arrival time                         -14.484    
  -------------------------------------------------------------------
                         slack                                 12.322    

Slack (MET) :             12.334ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 3.060ns (41.443%)  route 4.324ns (58.557%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 26.896 - 20.833 ) 
    Source Clock Delay      (SCD):    7.518ns
    Clock Pessimism Removal (CPR):    0.859ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         7.518     7.518    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.972 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=26, routed)          2.422    12.394    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.150    12.544 f  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2/O
                         net (fo=2, routed)           0.536    13.081    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.332    13.413 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=2, routed)           0.427    13.840    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    13.964 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.938    14.902    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         6.063    26.896    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X3Y12          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.859    27.755    
                         clock uncertainty           -0.314    27.440    
    SLICE_X3Y12          FDRE (Setup_fdre_C_CE)      -0.205    27.235    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                         27.235    
                         arrival time                         -14.902    
  -------------------------------------------------------------------
                         slack                                 12.334    

Slack (MET) :             12.451ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 2.826ns (39.379%)  route 4.350ns (60.621%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 27.058 - 20.833 ) 
    Source Clock Delay      (SCD):    7.518ns
    Clock Pessimism Removal (CPR):    0.926ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         7.518     7.518    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.972 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=18, routed)          2.140    12.112    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[6]
    SLICE_X6Y10          LUT4 (Prop_lut4_I1_O)        0.124    12.236 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[8]_i_3/O
                         net (fo=2, routed)           0.817    13.053    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]_1
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    13.177 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=10, routed)          0.817    13.993    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    14.117 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[4]_i_1/O
                         net (fo=4, routed)           0.577    14.694    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[4]_i_1_n_0
    SLICE_X8Y9           FDSE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         6.225    27.058    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X8Y9           FDSE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
                         clock pessimism              0.926    27.984    
                         clock uncertainty           -0.314    27.670    
    SLICE_X8Y9           FDSE (Setup_fdse_C_S)       -0.524    27.146    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]
  -------------------------------------------------------------------
                         required time                         27.146    
                         arrival time                         -14.694    
  -------------------------------------------------------------------
                         slack                                 12.451    

Slack (MET) :             12.451ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 2.826ns (39.379%)  route 4.350ns (60.621%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 27.058 - 20.833 ) 
    Source Clock Delay      (SCD):    7.518ns
    Clock Pessimism Removal (CPR):    0.926ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         7.518     7.518    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.972 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=18, routed)          2.140    12.112    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[6]
    SLICE_X6Y10          LUT4 (Prop_lut4_I1_O)        0.124    12.236 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[8]_i_3/O
                         net (fo=2, routed)           0.817    13.053    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]_1
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    13.177 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=10, routed)          0.817    13.993    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    14.117 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[4]_i_1/O
                         net (fo=4, routed)           0.577    14.694    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[4]_i_1_n_0
    SLICE_X8Y9           FDSE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         6.225    27.058    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X8Y9           FDSE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                         clock pessimism              0.926    27.984    
                         clock uncertainty           -0.314    27.670    
    SLICE_X8Y9           FDSE (Setup_fdse_C_S)       -0.524    27.146    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                         27.146    
                         arrival time                         -14.694    
  -------------------------------------------------------------------
                         slack                                 12.451    

Slack (MET) :             12.451ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 2.826ns (39.379%)  route 4.350ns (60.621%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 27.058 - 20.833 ) 
    Source Clock Delay      (SCD):    7.518ns
    Clock Pessimism Removal (CPR):    0.926ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         7.518     7.518    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.972 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=18, routed)          2.140    12.112    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[6]
    SLICE_X6Y10          LUT4 (Prop_lut4_I1_O)        0.124    12.236 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[8]_i_3/O
                         net (fo=2, routed)           0.817    13.053    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]_1
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    13.177 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=10, routed)          0.817    13.993    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124    14.117 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[4]_i_1/O
                         net (fo=4, routed)           0.577    14.694    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[4]_i_1_n_0
    SLICE_X8Y9           FDSE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         6.225    27.058    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X8Y9           FDSE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
                         clock pessimism              0.926    27.984    
                         clock uncertainty           -0.314    27.670    
    SLICE_X8Y9           FDSE (Setup_fdse_C_S)       -0.524    27.146    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]
  -------------------------------------------------------------------
                         required time                         27.146    
                         arrival time                         -14.694    
  -------------------------------------------------------------------
                         slack                                 12.451    

Slack (MET) :             12.535ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 3.060ns (43.770%)  route 3.931ns (56.230%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 26.705 - 20.833 ) 
    Source Clock Delay      (SCD):    7.518ns
    Clock Pessimism Removal (CPR):    0.859ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         7.518     7.518    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.972 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=26, routed)          2.422    12.394    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.150    12.544 f  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2/O
                         net (fo=2, routed)           0.536    13.081    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.332    13.413 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=2, routed)           0.427    13.840    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    13.964 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.545    14.509    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         5.872    26.705    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X3Y11          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
                         clock pessimism              0.859    27.564    
                         clock uncertainty           -0.314    27.249    
    SLICE_X3Y11          FDRE (Setup_fdre_C_CE)      -0.205    27.044    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]
  -------------------------------------------------------------------
                         required time                         27.044    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 12.535    

Slack (MET) :             12.535ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 3.060ns (43.770%)  route 3.931ns (56.230%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 26.705 - 20.833 ) 
    Source Clock Delay      (SCD):    7.518ns
    Clock Pessimism Removal (CPR):    0.859ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         7.518     7.518    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.972 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=26, routed)          2.422    12.394    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.150    12.544 f  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2/O
                         net (fo=2, routed)           0.536    13.081    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[1]_i_2_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.332    13.413 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=2, routed)           0.427    13.840    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124    13.964 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.545    14.509    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         5.872    26.705    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X3Y11          FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/C
                         clock pessimism              0.859    27.564    
                         clock uncertainty           -0.314    27.249    
    SLICE_X3Y11          FDRE (Setup_fdre_C_CE)      -0.205    27.044    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]
  -------------------------------------------------------------------
                         required time                         27.044    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 12.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.231ns (24.784%)  route 0.701ns (75.216%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.538     0.538    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y93         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     0.679 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=9, routed)           0.579     1.258    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[39]
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.303 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/next_pending_r_i_4/O
                         net (fo=2, routed)           0.122     1.425    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_reg_0
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.470 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_1/O
                         net (fo=3, routed)           0.000     1.470    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/incr_next_pending
    SLICE_X37Y95         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         1.332     1.332    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X37Y95         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/C
                         clock pessimism             -0.027     1.305    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.092     1.397    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.566ns (63.444%)  route 0.326ns (36.556%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.789     0.789    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y87         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164     0.953 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.187     1.140    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[3].gms.ms_0[3]
    SLICE_X35Y88         LUT4 (Prop_lut4_I3_O)        0.045     1.185 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     1.185    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_0[1]
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.340 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.340    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_3
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.416 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.139     1.555    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/comp1
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.126     1.681 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.000     1.681    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X35Y89         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         1.528     1.528    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X35Y89         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.013     1.515    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.092     1.607    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.831%)  route 0.857ns (82.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.358ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.358     0.358    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X28Y88         FDSE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDSE (Prop_fdse_C_Q)         0.141     0.499 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.857     1.356    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_araddr[3]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.401 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.401    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/reg_data_out[11]
    SLICE_X32Y92         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         1.217     1.217    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X32Y92         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.013     1.204    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.120     1.324    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.407%)  route 0.406ns (68.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.362ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.362     0.362    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y90         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     0.503 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.406     0.909    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X27Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.954 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.954    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2_n_0
    SLICE_X27Y91         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.798     0.798    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.013     0.785    
    SLICE_X27Y91         FDRE (Hold_fdre_C_D)         0.091     0.876    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.186ns (16.893%)  route 0.915ns (83.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    0.391ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.391     0.391    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     0.532 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          0.683     1.214    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.259 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1/O
                         net (fo=20, routed)          0.233     1.492    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]_0
    SLICE_X39Y93         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         1.477     1.477    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X39Y93         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism             -0.027     1.450    
    SLICE_X39Y93         FDRE (Hold_fdre_C_CE)       -0.039     1.411    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.203%)  route 0.583ns (75.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.716     0.716    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.141     0.857 f  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/Q
                         net (fo=37, routed)          0.293     1.150    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[4]
    SLICE_X29Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.195 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=34, routed)          0.290     1.485    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X30Y94         SRLC32E                                      r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         1.381     1.381    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.027     1.354    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.401    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.203%)  route 0.583ns (75.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.716     0.716    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.141     0.857 f  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/Q
                         net (fo=37, routed)          0.293     1.150    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[4]
    SLICE_X29Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.195 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=34, routed)          0.290     1.485    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X30Y94         SRLC32E                                      r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         1.381     1.381    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.027     1.354    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.401    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.203%)  route 0.583ns (75.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.716     0.716    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.141     0.857 f  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/Q
                         net (fo=37, routed)          0.293     1.150    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[4]
    SLICE_X29Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.195 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=34, routed)          0.290     1.485    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X30Y94         SRLC32E                                      r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         1.381     1.381    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.027     1.354    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.401    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.203%)  route 0.583ns (75.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.716     0.716    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.141     0.857 f  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/Q
                         net (fo=37, routed)          0.293     1.150    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[4]
    SLICE_X29Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.195 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=34, routed)          0.290     1.485    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X30Y94         SRLC32E                                      r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         1.381     1.381    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.027     1.354    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.401    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.674%)  route 0.420ns (69.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.362ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.362     0.362    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y90         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     0.503 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.420     0.924    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X27Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.969 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.969    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[3]_i_1__2_n_0
    SLICE_X27Y91         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=875, routed)         0.798     0.798    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.013     0.785    
    SLICE_X27Y91         FDRE (Hold_fdre_C_D)         0.092     0.877    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB18_X2Y36  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB18_X2Y36  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y2   BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X2Y40  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.833      18.257     RAMB18_X2Y40  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y7    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y7    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_2_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y12   BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y12   BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y12   BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X30Y91  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X30Y91  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y93  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y93  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X30Y94  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y93  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X30Y94  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y93  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y94  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y94  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.436      SLICE_X26Y90  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.436      SLICE_X26Y90  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.436      SLICE_X30Y91  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.436      SLICE_X30Y91  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.436      SLICE_X30Y91  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.436      SLICE_X30Y91  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.436      SLICE_X30Y93  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.436      SLICE_X30Y93  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.436      SLICE_X26Y93  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.436      SLICE_X26Y93  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



