Oh no...

Cycle: 3
RARS instruction number: 4	Instruction: sub x7,x5,x6
Expected:	No Overflow
Got     :	Overflow
Overflow is incorrect

Cycle: 6
RARS instruction number: 7	Instruction: add x29,x5,x28
Expected:	No Overflow
Got     :	Overflow
Overflow is incorrect

Cycle: 10
RARS instruction number: 11	Instruction: sub x7,x5,x6
Expected:	No Overflow
Got     :	Overflow
Overflow is incorrect

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


