; BTOR description generated by Yosys 0.18+29 (git sha1 b2408df31, clang 10.0.0-4ubuntu1 -fPIC -Os) for module test.
1 sort bitvec 1
2 input 1 io ; test.sv:1.31-1.33
3 input 1 read ; test.sv:1.19-1.23
4 output 2 out ; test.sv:1.42-1.45
5 output 2 io ; test.sv:1.31-1.33
; end of yosys output
; note: the circuit represented here is essentially:
; assign out = io;
; assign io = io;
; which is not what we intended!



