

================================================================
== Vitis HLS Report for 'RoundRobin_Pipeline_VITIS_LOOP_198_2'
================================================================
* Date:           Mon May 12 19:57:09 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.505 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       35|       35|  77.770 ns|  77.770 ns|   35|   35|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_198_2  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     271|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     139|    -|
|Register         |        -|     -|      525|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      525|     410|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln198_fu_138_p2        |         +|   0|  0|    6|           6|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln198_fu_144_p2       |      icmp|   0|  0|    7|           6|           7|
    |icmp_ln200_fu_154_p2       |      icmp|   0|  0|    5|           2|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |select_ln200_fu_221_p3     |    select|   0|  0|  245|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  271|          19|          16|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_done_int              |    2|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    2|          2|    1|          2|
    |ap_sig_allocacmp_j       |    5|          2|    6|         12|
    |gmem1_blk_n_W            |    2|          2|    1|          2|
    |j_6_fu_78                |    5|          2|    6|         12|
    |phi_ln200_fu_74          |  121|          2|  384|        768|
    |receive_fifo_0_blk_n     |    2|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  139|         14|  400|        800|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln200_reg_271                |    1|   0|    1|          0|
    |icmp_ln200_reg_271_pp0_iter1_reg  |    1|   0|    1|          0|
    |j_6_fu_78                         |    6|   0|    6|          0|
    |phi_ln200_fu_74                   |  384|   0|  384|          0|
    |receive_fifo_0_read_reg_276       |  128|   0|  128|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  525|   0|  525|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_198_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_198_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_198_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_198_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_198_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  RoundRobin_Pipeline_VITIS_LOOP_198_2|  return value|
|receive_fifo_0_dout            |   in|  128|     ap_fifo|                        receive_fifo_0|       pointer|
|receive_fifo_0_num_data_valid  |   in|   13|     ap_fifo|                        receive_fifo_0|       pointer|
|receive_fifo_0_fifo_cap        |   in|   13|     ap_fifo|                        receive_fifo_0|       pointer|
|receive_fifo_0_empty_n         |   in|    1|     ap_fifo|                        receive_fifo_0|       pointer|
|receive_fifo_0_read            |  out|    1|     ap_fifo|                        receive_fifo_0|       pointer|
|m_axi_gmem1_AWVALID            |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWREADY            |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWADDR             |  out|   64|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWID               |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWLEN              |  out|   32|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWSIZE             |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWBURST            |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWLOCK             |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWCACHE            |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWPROT             |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWQOS              |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWREGION           |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_AWUSER             |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WVALID             |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WREADY             |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WDATA              |  out|  512|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WSTRB              |  out|   64|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WLAST              |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WID                |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_WUSER              |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARVALID            |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARREADY            |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARADDR             |  out|   64|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARID               |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARLEN              |  out|   32|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARSIZE             |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARBURST            |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARLOCK             |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARCACHE            |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARPROT             |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARQOS              |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARREGION           |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_ARUSER             |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RVALID             |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RREADY             |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RDATA              |   in|  512|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RLAST              |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RID                |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RFIFONUM           |   in|   11|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RUSER              |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_RRESP              |   in|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_BVALID             |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_BREADY             |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_BRESP              |   in|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_BID                |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_BUSER              |   in|    1|       m_axi|                                 gmem1|       pointer|
|sext_ln197                     |   in|   58|     ap_none|                            sext_ln197|        scalar|
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+

