<p><br/></p><p><strong>Observation:</strong></p><p>All the scenario are limited by credit. Need to increase credit at next RTL compile.</p><p><br/></p><p><strong>Credit and Configuration status:</strong></p><p>Read: </p><ul><li>Started to observe MRD credit full at DCE</li><li>DCE ATT occupation slow grows and become almost full at the end of simulation</li></ul><p>Write</p><ul><li>RBR credit full and ATT almost full from the beginning stage of simulation</li></ul><p><br/></p><p><u><strong>Latency and BW (updated ARTG )</strong></u></p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="199" src="https://arterisip.atlassian.net/wiki/download/attachments/16166321/image2022-1-21_19-38-55.png?api=v2"></span></p><p><br/></p><p><br/></p>