// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.1.0.43.3
// Netlist written on Sat Dec  2 17:30:06 2023
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd"
// file 2 "z:/es4-final/vga test/impl_1/vhdl/clock.vhd"
// file 3 "z:/es4-final/vga test/impl_1/vhdl/master.vhd"
// file 4 "z:/es4-final/vga test/impl_1/vhdl/nes_controller.vhd"
// file 5 "z:/es4-final/vga test/impl_1/vhdl/pattern_gen.vhd"
// file 6 "z:/es4-final/vga test/impl_1/vhdl/piece.vhd"
// file 7 "z:/es4-final/vga test/impl_1/vhdl/vga.vhd"
// file 8 "z:/es4-final/vga test/pll_component/rtl/pll_component.v"
// file 9 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 10 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 11 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 12 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 13 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 14 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 15 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 16 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 17 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 18 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 19 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 20 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 21 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 22 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 23 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 24 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 25 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 26 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 27 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 28 "c:/lscc/radiant/2023.1/ip/avant/fifo/rtl/lscc_fifo.v"
// file 29 "c:/lscc/radiant/2023.1/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 30 "c:/lscc/radiant/2023.1/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 31 "c:/lscc/radiant/2023.1/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 32 "c:/lscc/radiant/2023.1/ip/avant/rom/rtl/lscc_rom.v"
// file 33 "c:/lscc/radiant/2023.1/ip/common/adder/rtl/lscc_adder.v"
// file 34 "c:/lscc/radiant/2023.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 35 "c:/lscc/radiant/2023.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 36 "c:/lscc/radiant/2023.1/ip/common/counter/rtl/lscc_cntr.v"
// file 37 "c:/lscc/radiant/2023.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 38 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 39 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 40 "c:/lscc/radiant/2023.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 41 "c:/lscc/radiant/2023.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 42 "c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v"
// file 43 "c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v"
// file 44 "c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v"
// file 45 "c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v"
// file 46 "c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v"
// file 47 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v"
// file 48 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v"
// file 49 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v"
// file 50 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v"
// file 51 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v"
// file 52 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v"
// file 53 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v"
// file 54 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v"
// file 55 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v"
// file 56 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v"
// file 57 "c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v"
// file 58 "c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module master
//

module master (input osc, output [5:0]rgb, output hsync, output vsync, 
            output clk_test, output ctrlr_latch, output ctrlr_clk, input test_input, 
            output test_output, output rotate_out, input ctrlr_data);
    
    (* is_clock=1, lineinfo="@3(7[3],7[6])" *) wire osc_c;
    (* is_clock=1, lineinfo="@3(11[3],11[11])" *) wire clk_test_c;
    (* is_clock=1, lineinfo="@3(13[3],13[12])" *) wire ctrlr_clk_c;
    (* is_clock=1, lineinfo="@3(85[9],85[20])" *) wire outglobal_o;
    
    wire rgb_c_4, rgb_c_3, rgb_c_0, hsync_c, vsync_c, ctrlr_latch_c, 
        test_output_c_c, rotate_out_c, ctrlr_data_c;
    (* lineinfo="@3(87[9],87[12])" *) wire [9:0]row;
    (* lineinfo="@3(88[9],88[12])" *) wire [9:0]col;
    
    wire down_button;
    (* lineinfo="@3(103[9],103[17])" *) wire [7:0]NEScount;
    
    wire n2386, GND_net, n930, VCC_net, n923, n146, ctrlr_clk_c_N_170, 
        n1335, rgb_c_0_N_162, n4, rgb_c_3_N_160, n2579, n117, n2081;
    
    VLO i1 (.Z(GND_net));
    (* lineinfo="@3(130[22],130[36])" *) nes_controller my_nes_controller (ctrlr_clk_c, 
            NEScount[1], ctrlr_clk_c_N_170, NEScount[3], NEScount[2], 
            NEScount[0], down_button, ctrlr_data_c, rotate_out_c);
    (* lineinfo="@3(128[11],128[14])" *) vga my_vga ({row}, outglobal_o, 
            GND_net, Open_0, col[8], col[7], Open_1, Open_2, Open_3, 
            Open_4, Open_5, Open_6, Open_7, col[9], col[5], col[6], 
            n117, n1335, n146, n930, n923, col[4], rgb_c_3_N_160, 
            n2579, n2386, n2081, rgb_c_0_N_162, n4, hsync_c, vsync_c);
    (* lineinfo="@3(17[3],17[13])" *) IB ctrlr_data_pad (.I(ctrlr_data), .O(ctrlr_data_c));
    (* lineinfo="@3(14[3],14[13])" *) IB test_output_c_pad (.I(test_input), 
            .O(test_output_c_c));
    (* lineinfo="@3(7[3],7[6])" *) IB osc_pad (.I(osc), .O(osc_c));
    (* lineinfo="@3(16[3],16[13])" *) OB rotate_out_pad (.I(rotate_out_c), 
            .O(rotate_out));
    (* lineinfo="@3(15[3],15[14])" *) OB test_output_pad (.I(test_output_c_c), 
            .O(test_output));
    (* lineinfo="@3(13[3],13[12])" *) OB ctrlr_clk_pad (.I(ctrlr_clk_c), .O(ctrlr_clk));
    (* lineinfo="@3(12[3],12[14])" *) OB ctrlr_latch_pad (.I(ctrlr_latch_c), 
            .O(ctrlr_latch));
    (* lineinfo="@3(11[3],11[11])" *) OB clk_test_pad (.I(clk_test_c), .O(clk_test));
    (* lineinfo="@3(10[3],10[8])" *) OB vsync_pad (.I(vsync_c), .O(vsync));
    (* lineinfo="@3(9[3],9[8])" *) OB hsync_pad (.I(hsync_c), .O(hsync));
    (* lineinfo="@3(8[3],8[6])" *) OB \rgb_pad[0]  (.I(rgb_c_0), .O(rgb[0]));
    (* lineinfo="@3(8[3],8[6])" *) OB \rgb_pad[1]  (.I(rgb_c_4), .O(rgb[1]));
    (* lineinfo="@3(8[3],8[6])" *) OB \rgb_pad[2]  (.I(rgb_c_3), .O(rgb[2]));
    (* lineinfo="@3(8[3],8[6])" *) OB \rgb_pad[3]  (.I(rgb_c_3), .O(rgb[3]));
    (* lineinfo="@3(8[3],8[6])" *) OB \rgb_pad[4]  (.I(rgb_c_4), .O(rgb[4]));
    (* lineinfo="@3(8[3],8[6])" *) OB \rgb_pad[5]  (.I(rgb_c_4), .O(rgb[5]));
    (* lineinfo="@3(108[17],108[22])" *) clock clock_device (ctrlr_clk_c_N_170, 
            NEScount[3], ctrlr_clk_c, GND_net, NEScount[0], outglobal_o, 
            NEScount[2], NEScount[1], ctrlr_latch_c);
    (* lineinfo="@3(118[19],118[30])" *) pattern_gen my_pattern_gen (down_button, 
            rotate_out_c, outglobal_o, col[4], {row}, n923, n1335, 
            n146, col[5], rgb_c_3_N_160, rgb_c_3, col[9], n117, 
            col[8], col[7], rgb_c_0_N_162, rgb_c_4, n930, col[6], 
            n4, n2081, n2386, rgb_c_0, GND_net, n2579);
    (* lineinfo="@3(110[11],110[24])" *) pll_component my_pll (GND_net, osc_c, 
            clk_test_c, outglobal_o);
    VHI i2217 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module nes_controller
//

module nes_controller (input ctrlr_clk_c, input \NEScount[1] , input ctrlr_clk_c_N_170, 
            input \NEScount[3] , input \NEScount[2] , input \NEScount[0] , 
            output down_button, input ctrlr_data_c, output rotate_out_c);
    
    (* is_clock=1, lineinfo="@3(13[3],13[12])" *) wire ctrlr_clk_c;
    
    wire shift_reg_0__N_155;
    (* lineinfo="@4(34[16],34[25])" *) wire [7:0]shift_reg;
    
    wire n6, down_button_N_172, VCC_net, GND_net;
    
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=22, LSE_RCOL=36, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@4(55[25],58[32])" *) FD1P3XZ shift_reg_2__I_0 (.D(shift_reg[2]), 
            .SP(VCC_net), .CK(ctrlr_clk_c), .SR(GND_net), .Q(shift_reg[3]));
    defparam shift_reg_2__I_0.REGSET = "RESET";
    defparam shift_reg_2__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))", lineinfo="@4(43[50],43[62])" *) LUT4 i1_2_lut (.A(\NEScount[1] ), 
            .B(ctrlr_clk_c_N_170), .Z(n6));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@4(43[50],43[62])" *) LUT4 i4_4_lut (.A(\NEScount[3] ), 
            .B(\NEScount[2] ), .C(\NEScount[0] ), .D(n6), .Z(down_button_N_172));
    defparam i4_4_lut.INIT = "0xfffd";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(43[34],43[63])" *) LUT4 down_button_I_0 (.A(down_button), 
            .B(shift_reg[2]), .C(down_button_N_172), .Z(down_button));
    defparam down_button_I_0.INIT = "0xacac";
    (* lut_function="(!(A))", lineinfo="@4(57[49],57[57])" *) LUT4 i10_1_lut (.A(ctrlr_data_c), 
            .Z(shift_reg_0__N_155));
    defparam i10_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@4(43[34],43[63])" *) LUT4 rotate_out_c_I_0 (.A(rotate_out_c), 
            .B(shift_reg[3]), .C(down_button_N_172), .Z(rotate_out_c));
    defparam rotate_out_c_I_0.INIT = "0xacac";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=22, LSE_RCOL=36, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@4(55[25],58[32])" *) FD1P3XZ shift_reg_1__I_0 (.D(shift_reg[1]), 
            .SP(VCC_net), .CK(ctrlr_clk_c), .SR(GND_net), .Q(shift_reg[2]));
    defparam shift_reg_1__I_0.REGSET = "RESET";
    defparam shift_reg_1__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=22, LSE_RCOL=36, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@4(55[25],58[32])" *) FD1P3XZ shift_reg_0__I_0 (.D(shift_reg[0]), 
            .SP(VCC_net), .CK(ctrlr_clk_c), .SR(GND_net), .Q(shift_reg[1]));
    defparam shift_reg_0__I_0.REGSET = "RESET";
    defparam shift_reg_0__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=22, LSE_RCOL=36, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@4(55[25],58[32])" *) FD1P3XZ shift_reg_0__I_33 (.D(shift_reg_0__N_155), 
            .SP(VCC_net), .CK(ctrlr_clk_c), .SR(GND_net), .Q(shift_reg[0]));
    defparam shift_reg_0__I_33.REGSET = "RESET";
    defparam shift_reg_0__I_33.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module vga
//

module vga (output [9:0]row, input outglobal_o, input GND_net, output \col[9] , 
            output \col[8] , output \col[7] , output \col[6] , output \col[5] , 
            output \col[4] , output \col[3] , output \col[2] , output \col[1] , 
            output \col[0] , output \col[9]_2 , output \col[5]_2 , output \col[6]_2 , 
            output n117, input n1335, output n146, input n930, input n923, 
            output \col[4]_2 , output rgb_c_3_N_160, input n2579, input n2386, 
            input n2081, output rgb_c_0_N_162, output n4, output hsync_c, 
            output vsync_c);
    
    (* is_clock=1, lineinfo="@3(85[9],85[20])" *) wire outglobal_o;
    wire [9:0]row_9__N_1;
    
    wire col_0__N_50, row_0__N_30, n1887, n2828, n1889;
    wire [9:0]col_9__N_31;
    (* lineinfo="@3(88[9],88[12])" *) wire [9:0]col;
    
    wire n98, n120, n2165, hsync_c_N_164, n12, n1885, n2825, n8, 
        n12_adj_178, n1883, n2822, n1363, n1339, n8_adj_179, n6, 
        n1881, n2819, n2798, VCC_net, n1878, n2816, n1876, n2810, 
        n1874, n2804, n1872, n2795, n1870, n2783, n2780, hsync_c_N_165, 
        vsync_c_N_167, vsync_c_N_166, n2831;
    
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_9 (.D(row_9__N_1[0]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[0]));
    defparam row_9__I_9.REGSET = "RESET";
    defparam row_9__I_9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_6 (.D(row_9__N_1[3]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[3]));
    defparam row_9__I_6.REGSET = "RESET";
    defparam row_9__I_6.SRMODE = "CE_OVER_LSR";
    FA2 col_temp_121_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(\col[7] ), 
        .D0(n1887), .CI0(n1887), .A1(GND_net), .B1(GND_net), .C1(\col[8] ), 
        .D1(n2828), .CI1(n2828), .CO0(n2828), .CO1(n1889), .S0(col_9__N_31[7]), 
        .S1(col_9__N_31[8]));
    defparam col_temp_121_add_4_9.INIT0 = "0xc33c";
    defparam col_temp_121_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(col[0]), .B(col[2]), 
            .C(col[1]), .D(col[3]), .Z(n98));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(n98), .B(\col[9]_2 ), 
            .Z(n120));
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_42 (.A(\col[5]_2 ), .B(\col[6]_2 ), 
            .Z(n117));
    defparam i1_2_lut_adj_42.INIT = "0xeeee";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(45[20],45[53])" *) LUT4 i3_4_lut_adj_43 (.A(row[7]), 
            .B(row[6]), .C(row[5]), .D(row[8]), .Z(n2165));
    defparam i3_4_lut_adj_43.INIT = "0x8000";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i5_4_lut (.A(hsync_c_N_164), 
            .B(\col[8] ), .C(\col[7] ), .D(n2165), .Z(n12));
    defparam i5_4_lut.INIT = "0xefff";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i1962_4_lut (.A(n1335), .B(n12), 
            .C(n120), .D(row[9]), .Z(n146));
    defparam i1962_4_lut.INIT = "0x0001";
    FA2 col_temp_121_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(\col[5]_2 ), 
        .D0(n1885), .CI0(n1885), .A1(GND_net), .B1(GND_net), .C1(\col[6]_2 ), 
        .D1(n2825), .CI1(n2825), .CO0(n2825), .CO1(n1887), .S0(col_9__N_31[5]), 
        .S1(col_9__N_31[6]));
    defparam col_temp_121_add_4_7.INIT0 = "0xc33c";
    defparam col_temp_121_add_4_7.INIT1 = "0xc33c";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_adj_44 (.A(row[9]), .B(n930), 
            .Z(n8));
    defparam i1_2_lut_adj_44.INIT = "0xdddd";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i5_4_lut_adj_45 (.A(n923), 
            .B(row[8]), .C(row[0]), .D(row[2]), .Z(n12_adj_178));
    defparam i5_4_lut_adj_45.INIT = "0xefff";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i666_4_lut (.A(col_0__N_50), 
            .B(row[3]), .C(n12_adj_178), .D(n8), .Z(row_0__N_30));
    defparam i666_4_lut.INIT = "0x0008";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_18 (.D(col_9__N_31[0]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(col[0]));
    defparam col_9__I_18.REGSET = "RESET";
    defparam col_9__I_18.SRMODE = "CE_OVER_LSR";
    FA2 col_temp_121_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(col[3]), 
        .D0(n1883), .CI0(n1883), .A1(GND_net), .B1(GND_net), .C1(\col[4]_2 ), 
        .D1(n2822), .CI1(n2822), .CO0(n2822), .CO1(n1885), .S0(col_9__N_31[3]), 
        .S1(col_9__N_31[4]));
    defparam col_temp_121_add_4_5.INIT0 = "0xc33c";
    defparam col_temp_121_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1029_2_lut (.A(n1335), .B(n2165), 
            .Z(n1363));
    defparam i1029_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B (C)+!B (C (D))))" *) LUT4 i1005_4_lut (.A(\col[8] ), 
            .B(hsync_c_N_164), .C(\col[7] ), .D(n98), .Z(n1339));
    defparam i1005_4_lut.INIT = "0xfaea";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i1_4_lut (.A(row[9]), 
            .B(n1339), .C(n1363), .D(\col[9]_2 ), .Z(rgb_c_3_N_160));
    defparam i1_4_lut.INIT = "0xfefa";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i3_4_lut_adj_46 (.A(n120), 
            .B(\col[6]_2 ), .C(\col[4]_2 ), .D(\col[5]_2 ), .Z(n8_adj_179));
    defparam i3_4_lut_adj_46.INIT = "0x0100";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4_3_lut (.A(\col[7] ), .B(n8_adj_179), 
            .C(\col[8] ), .Z(col_0__N_50));
    defparam i4_3_lut.INIT = "0x4040";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_47 (.A(row[6]), 
            .B(n2579), .C(n2386), .D(n2081), .Z(n6));
    defparam i1_4_lut_adj_47.INIT = "0xa088";
    FA2 col_temp_121_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(col[1]), 
        .D0(n1881), .CI0(n1881), .A1(GND_net), .B1(GND_net), .C1(col[2]), 
        .D1(n2819), .CI1(n2819), .CO0(n2819), .CO1(n1883), .S0(col_9__N_31[1]), 
        .S1(col_9__N_31[2]));
    defparam col_temp_121_add_4_3.INIT0 = "0xc33c";
    defparam col_temp_121_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i4_4_lut (.A(\col[7] ), 
            .B(row[7]), .C(row[9]), .D(n6), .Z(rgb_c_0_N_162));
    defparam i4_4_lut.INIT = "0x0100";
    FA2 col_temp_121_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(col[0]), .D1(n2798), .CI1(n2798), 
        .CO0(n2798), .CO1(n1881), .S1(col_9__N_31[0]));
    defparam col_temp_121_add_4_1.INIT0 = "0xc33c";
    defparam col_temp_121_add_4_1.INIT1 = "0xc33c";
    FA2 row_temp_122_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(row[9]), 
        .D0(n1878), .CI0(n1878), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2816), .CI1(n2816), .CO0(n2816), .S0(row_9__N_1[9]));
    defparam row_temp_122_add_4_11.INIT0 = "0xc33c";
    defparam row_temp_122_add_4_11.INIT1 = "0xc33c";
    FA2 row_temp_122_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(row[7]), 
        .D0(n1876), .CI0(n1876), .A1(GND_net), .B1(GND_net), .C1(row[8]), 
        .D1(n2810), .CI1(n2810), .CO0(n2810), .CO1(n1878), .S0(row_9__N_1[7]), 
        .S1(row_9__N_1[8]));
    defparam row_temp_122_add_4_9.INIT0 = "0xc33c";
    defparam row_temp_122_add_4_9.INIT1 = "0xc33c";
    FA2 row_temp_122_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(row[5]), 
        .D0(n1874), .CI0(n1874), .A1(GND_net), .B1(GND_net), .C1(row[6]), 
        .D1(n2804), .CI1(n2804), .CO0(n2804), .CO1(n1876), .S0(row_9__N_1[5]), 
        .S1(row_9__N_1[6]));
    defparam row_temp_122_add_4_7.INIT0 = "0xc33c";
    defparam row_temp_122_add_4_7.INIT1 = "0xc33c";
    FA2 row_temp_122_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(row[3]), 
        .D0(n1872), .CI0(n1872), .A1(GND_net), .B1(GND_net), .C1(row[4]), 
        .D1(n2795), .CI1(n2795), .CO0(n2795), .CO1(n1874), .S0(row_9__N_1[3]), 
        .S1(row_9__N_1[4]));
    defparam row_temp_122_add_4_5.INIT0 = "0xc33c";
    defparam row_temp_122_add_4_5.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_5 (.D(row_9__N_1[4]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[4]));
    defparam row_9__I_5.REGSET = "RESET";
    defparam row_9__I_5.SRMODE = "CE_OVER_LSR";
    FA2 row_temp_122_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(row[1]), 
        .D0(n1870), .CI0(n1870), .A1(GND_net), .B1(GND_net), .C1(row[2]), 
        .D1(n2783), .CI1(n2783), .CO0(n2783), .CO1(n1872), .S0(row_9__N_1[1]), 
        .S1(row_9__N_1[2]));
    defparam row_temp_122_add_4_3.INIT0 = "0xc33c";
    defparam row_temp_122_add_4_3.INIT1 = "0xc33c";
    FA2 row_temp_122_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(row[0]), .D1(n2780), .CI1(n2780), 
        .CO0(n2780), .CO1(n1870), .S1(row_9__N_1[0]));
    defparam row_temp_122_add_4_1.INIT0 = "0xc33c";
    defparam row_temp_122_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_48 (.A(\col[5]_2 ), .B(\col[4]_2 ), 
            .Z(n4));
    defparam i1_2_lut_adj_48.INIT = "0x8888";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_3 (.D(row_9__N_1[6]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[6]));
    defparam row_9__I_3.REGSET = "RESET";
    defparam row_9__I_3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_4 (.D(row_9__N_1[5]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[5]));
    defparam row_9__I_4.REGSET = "RESET";
    defparam row_9__I_4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_2 (.D(row_9__N_1[7]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[7]));
    defparam row_9__I_2.REGSET = "RESET";
    defparam row_9__I_2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_0_2 (.D(row_9__N_1[9]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[9]));
    defparam row_9__I_0_2.REGSET = "RESET";
    defparam row_9__I_0_2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_1 (.D(row_9__N_1[8]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[8]));
    defparam row_9__I_1.REGSET = "RESET";
    defparam row_9__I_1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B (C (D))))", lineinfo="@3(88[9],88[12])" *) LUT4 col_8__I_0 (.A(\col[8] ), 
            .B(hsync_c_N_164), .C(\col[7] ), .D(hsync_c_N_165), .Z(hsync_c));
    defparam col_8__I_0.INIT = "0xbfff";
    (* lut_function="(A (B))", lineinfo="@7(45[20],45[53])" *) LUT4 i1_2_lut_adj_49 (.A(n2165), 
            .B(row[3]), .Z(vsync_c_N_167));
    defparam i1_2_lut_adj_49.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A (B+!(C))))", lineinfo="@7(45[20],45[53])" *) LUT4 i1_3_lut (.A(row[1]), 
            .B(row[4]), .C(row[2]), .Z(vsync_c_N_166));
    defparam i1_3_lut.INIT = "0x3232";
    (* lut_function="(A+((C+!(D))+!B))", lineinfo="@7(45[20],45[53])" *) LUT4 row_9__I_0 (.A(row[9]), 
            .B(vsync_c_N_166), .C(row[2]), .D(vsync_c_N_167), .Z(vsync_c));
    defparam row_9__I_0.INIT = "0xfbff";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_0 (.D(col_9__N_31[9]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[9]_2 ));
    defparam col_9__I_0.REGSET = "RESET";
    defparam col_9__I_0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_10 (.D(col_9__N_31[8]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[8] ));
    defparam col_9__I_10.REGSET = "RESET";
    defparam col_9__I_10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_11 (.D(col_9__N_31[7]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[7] ));
    defparam col_9__I_11.REGSET = "RESET";
    defparam col_9__I_11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_12 (.D(col_9__N_31[6]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[6]_2 ));
    defparam col_9__I_12.REGSET = "RESET";
    defparam col_9__I_12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_13 (.D(col_9__N_31[5]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[5]_2 ));
    defparam col_9__I_13.REGSET = "RESET";
    defparam col_9__I_13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_14 (.D(col_9__N_31[4]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[4]_2 ));
    defparam col_9__I_14.REGSET = "RESET";
    defparam col_9__I_14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_15 (.D(col_9__N_31[3]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(col[3]));
    defparam col_9__I_15.REGSET = "RESET";
    defparam col_9__I_15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_16 (.D(col_9__N_31[2]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(col[2]));
    defparam col_9__I_16.REGSET = "RESET";
    defparam col_9__I_16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_17 (.D(col_9__N_31[1]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(col[1]));
    defparam col_9__I_17.REGSET = "RESET";
    defparam col_9__I_17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_8 (.D(row_9__N_1[1]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[1]));
    defparam row_9__I_8.REGSET = "RESET";
    defparam row_9__I_8.SRMODE = "CE_OVER_LSR";
    FA2 col_temp_121_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(\col[9]_2 ), 
        .D0(n1889), .CI0(n1889), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2831), .CI1(n2831), .CO0(n2831), .S0(col_9__N_31[9]));
    defparam col_temp_121_add_4_11.INIT0 = "0xc33c";
    defparam col_temp_121_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(!((B (C (D)))+!A))", lineinfo="@3(88[9],88[12])" *) LUT4 i1_3_lut_4_lut (.A(\col[9]_2 ), 
            .B(\col[6]_2 ), .C(\col[5]_2 ), .D(\col[4]_2 ), .Z(hsync_c_N_165));
    defparam i1_3_lut_4_lut.INIT = "0x2aaa";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(\col[4]_2 ), 
            .B(\col[5]_2 ), .C(\col[6]_2 ), .Z(hsync_c_N_164));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_7 (.D(row_9__N_1[2]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[2]));
    defparam row_9__I_7.REGSET = "RESET";
    defparam row_9__I_7.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module clock
//

module clock (output ctrlr_clk_c_N_170, output \NEScount[3] , output ctrlr_clk_c, 
            input GND_net, output \NEScount[0] , input outglobal_o, output \NEScount[2] , 
            output \NEScount[1] , output ctrlr_latch_c);
    
    (* is_clock=1, lineinfo="@3(13[3],13[12])" *) wire ctrlr_clk_c;
    (* is_clock=1, lineinfo="@3(85[9],85[20])" *) wire outglobal_o;
    (* lineinfo="@3(103[9],103[17])" *) wire [7:0]NEScount;
    
    wire NESclk, n1865, n2852, n1867;
    wire [15:0]NEScount_7__N_51;
    
    wire n1863, n2849, n1857, n2840, n11, n10, n1859, n2843, 
        n1861, n16, ctrlr_latch_c_N_169, ctrlr_latch_c_N_168, n1853, 
        n2834, n15, n14, n1855, n2855, n2846, n2837, n13, n12, 
        n2813, VCC_net, GND_net_2;
    
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(NEScount[4]), .B(NEScount[6]), 
            .C(NEScount[7]), .D(NEScount[5]), .Z(ctrlr_clk_c_N_170));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 NEScount_3__I_0 (.A(\NEScount[3] ), 
            .B(NESclk), .C(ctrlr_clk_c_N_170), .Z(ctrlr_clk_c));
    defparam NEScount_3__I_0.INIT = "0x0404";
    FA2 counter_117_144_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(NEScount[5]), 
        .D0(n1865), .CI0(n1865), .A1(GND_net), .B1(GND_net), .C1(NEScount[6]), 
        .D1(n2852), .CI1(n2852), .CO0(n2852), .CO1(n1867), .S0(NEScount_7__N_51[13]), 
        .S1(NEScount_7__N_51[14]));
    defparam counter_117_144_add_4_15.INIT0 = "0xc33c";
    defparam counter_117_144_add_4_15.INIT1 = "0xc33c";
    FA2 counter_117_144_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(\NEScount[3] ), 
        .D0(n1863), .CI0(n1863), .A1(GND_net), .B1(GND_net), .C1(NEScount[4]), 
        .D1(n2849), .CI1(n2849), .CO0(n2849), .CO1(n1865), .S0(NEScount_7__N_51[11]), 
        .S1(NEScount_7__N_51[12]));
    defparam counter_117_144_add_4_13.INIT0 = "0xc33c";
    defparam counter_117_144_add_4_13.INIT1 = "0xc33c";
    FA2 counter_117_144_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(n11), 
        .D0(n1857), .CI0(n1857), .A1(GND_net), .B1(GND_net), .C1(n10), 
        .D1(n2840), .CI1(n2840), .CO0(n2840), .CO1(n1859), .S0(NEScount_7__N_51[5]), 
        .S1(NEScount_7__N_51[6]));
    defparam counter_117_144_add_4_7.INIT0 = "0xc33c";
    defparam counter_117_144_add_4_7.INIT1 = "0xc33c";
    FA2 counter_117_144_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(NESclk), 
        .D0(n1859), .CI0(n1859), .A1(GND_net), .B1(GND_net), .C1(\NEScount[0] ), 
        .D1(n2843), .CI1(n2843), .CO0(n2843), .CO1(n1861), .S0(NEScount_7__N_51[7]), 
        .S1(NEScount_7__N_51[8]));
    defparam counter_117_144_add_4_9.INIT0 = "0xc33c";
    defparam counter_117_144_add_4_9.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ NEScount_7__I_0 (.D(NEScount_7__N_51[15]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(NEScount[7]));
    defparam NEScount_7__I_0.REGSET = "RESET";
    defparam NEScount_7__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(NEScount[4]), .B(NEScount[7]), 
            .Z(ctrlr_latch_c_N_169));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(NEScount[6]), .B(\NEScount[2] ), 
            .C(NEScount[5]), .D(\NEScount[3] ), .Z(ctrlr_latch_c_N_168));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 NEScount_0__I_0 (.A(\NEScount[0] ), 
            .B(ctrlr_latch_c_N_168), .C(ctrlr_latch_c_N_169), .D(\NEScount[1] ), 
            .Z(ctrlr_latch_c));
    defparam NEScount_0__I_0.INIT = "0x8000";
    FA2 counter_117_144_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n15), 
        .D0(n1853), .CI0(n1853), .A1(GND_net), .B1(GND_net), .C1(n14), 
        .D1(n2834), .CI1(n2834), .CO0(n2834), .CO1(n1855), .S0(NEScount_7__N_51[1]), 
        .S1(NEScount_7__N_51[2]));
    defparam counter_117_144_add_4_3.INIT0 = "0xc33c";
    defparam counter_117_144_add_4_3.INIT1 = "0xc33c";
    FA2 counter_117_144_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(NEScount[7]), 
        .D0(n1867), .CI0(n1867), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2855), .CI1(n2855), .CO0(n2855), .S0(NEScount_7__N_51[15]));
    defparam counter_117_144_add_4_17.INIT0 = "0xc33c";
    defparam counter_117_144_add_4_17.INIT1 = "0xc33c";
    FA2 counter_117_144_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(\NEScount[1] ), 
        .D0(n1861), .CI0(n1861), .A1(GND_net), .B1(GND_net), .C1(\NEScount[2] ), 
        .D1(n2846), .CI1(n2846), .CO0(n2846), .CO1(n1863), .S0(NEScount_7__N_51[9]), 
        .S1(NEScount_7__N_51[10]));
    defparam counter_117_144_add_4_11.INIT0 = "0xc33c";
    defparam counter_117_144_add_4_11.INIT1 = "0xc33c";
    FA2 counter_117_144_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(n13), 
        .D0(n1855), .CI0(n1855), .A1(GND_net), .B1(GND_net), .C1(n12), 
        .D1(n2837), .CI1(n2837), .CO0(n2837), .CO1(n1857), .S0(NEScount_7__N_51[3]), 
        .S1(NEScount_7__N_51[4]));
    defparam counter_117_144_add_4_5.INIT0 = "0xc33c";
    defparam counter_117_144_add_4_5.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ NEScount_7__I_19 (.D(NEScount_7__N_51[14]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(NEScount[6]));
    defparam NEScount_7__I_19.REGSET = "RESET";
    defparam NEScount_7__I_19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ NEScount_7__I_20 (.D(NEScount_7__N_51[13]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(NEScount[5]));
    defparam NEScount_7__I_20.REGSET = "RESET";
    defparam NEScount_7__I_20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ NEScount_7__I_21 (.D(NEScount_7__N_51[12]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(NEScount[4]));
    defparam NEScount_7__I_21.REGSET = "RESET";
    defparam NEScount_7__I_21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ NEScount_7__I_22 (.D(NEScount_7__N_51[11]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(\NEScount[3] ));
    defparam NEScount_7__I_22.REGSET = "RESET";
    defparam NEScount_7__I_22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ NEScount_7__I_23 (.D(NEScount_7__N_51[10]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(\NEScount[2] ));
    defparam NEScount_7__I_23.REGSET = "RESET";
    defparam NEScount_7__I_23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ NEScount_7__I_24 (.D(NEScount_7__N_51[9]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(\NEScount[1] ));
    defparam NEScount_7__I_24.REGSET = "RESET";
    defparam NEScount_7__I_24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ NEScount_7__I_25 (.D(NEScount_7__N_51[8]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(\NEScount[0] ));
    defparam NEScount_7__I_25.REGSET = "RESET";
    defparam NEScount_7__I_25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ NEScount_7__I_34 (.D(NEScount_7__N_51[7]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(NESclk));
    defparam NEScount_7__I_34.REGSET = "RESET";
    defparam NEScount_7__I_34.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_117_144__i7 (.D(NEScount_7__N_51[6]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(n10));
    defparam counter_117_144__i7.REGSET = "RESET";
    defparam counter_117_144__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_117_144__i6 (.D(NEScount_7__N_51[5]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(n11));
    defparam counter_117_144__i6.REGSET = "RESET";
    defparam counter_117_144__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_117_144__i5 (.D(NEScount_7__N_51[4]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(n12));
    defparam counter_117_144__i5.REGSET = "RESET";
    defparam counter_117_144__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_117_144__i4 (.D(NEScount_7__N_51[3]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(n13));
    defparam counter_117_144__i4.REGSET = "RESET";
    defparam counter_117_144__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_117_144__i3 (.D(NEScount_7__N_51[2]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(n14));
    defparam counter_117_144__i3.REGSET = "RESET";
    defparam counter_117_144__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_117_144__i2 (.D(NEScount_7__N_51[1]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(n15));
    defparam counter_117_144__i2.REGSET = "RESET";
    defparam counter_117_144__i2.SRMODE = "CE_OVER_LSR";
    FA2 counter_117_144_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n16), .D1(n2813), .CI1(n2813), 
        .CO0(n2813), .CO1(n1853), .S1(NEScount_7__N_51[0]));
    defparam counter_117_144_add_4_1.INIT0 = "0xc33c";
    defparam counter_117_144_add_4_1.INIT1 = "0xc33c";
    VLO i2 (.Z(GND_net_2));
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_117_144__i1 (.D(NEScount_7__N_51[0]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(n16));
    defparam counter_117_144__i1.REGSET = "RESET";
    defparam counter_117_144__i1.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pattern_gen
//

module pattern_gen (input down_button, input rotate_out_c, input outglobal_o, 
            input \col[4] , input [9:0]row, output n923, output n1335, 
            input n146, input \col[5] , input rgb_c_3_N_160, output rgb_c_3, 
            input \col[9] , input n117, input \col[8] , input \col[7] , 
            input rgb_c_0_N_162, output rgb_c_4, output n930, input \col[6] , 
            input n4, output n2081, output n2386, output rgb_c_0, input GND_net, 
            output n2579);
    
    (* is_clock=1, lineinfo="@3(85[9],85[20])" *) wire outglobal_o;
    (* lineinfo="@5(43[9],43[19])" *) wire [2:0]piece_code;
    wire [0:0]n274;
    wire [2:0]curr_piece_shape_15__N_64;
    (* lineinfo="@5(42[9],42[23])" *) wire [1:0]piece_rotation;
    
    wire n231;
    wire [1:0]curr_piece_shape_15__N_62;
    (* lineinfo="@5(45[9],45[19])" *) wire [2:0]down_delay;
    
    wire n5, n147;
    wire [2:0]down_delay_2__N_152;
    (* lineinfo="@5(44[9],44[21])" *) wire [2:0]rotate_delay;
    
    wire n5_adj_174;
    wire [2:0]rotate_delay_2__N_149;
    (* lineinfo="@5(36[9],36[25])" *) wire [15:0]curr_piece_shape;
    
    wire n2391;
    (* lineinfo="@5(41[9],41[22])" *) wire [15:0]frame_counter;
    wire [3:0]n1;
    
    wire n2285, rgb_c_3_N_159;
    (* lineinfo="@5(33[9],33[17])" *) wire [5:0]rgb_temp;
    
    wire rgb_c_3_N_161, rgb_temp_0__N_60, rgb_c_0_N_163, n6, n2698, 
        n5_adj_175, n2591, n2585;
    wire [2:0]frame_counter_2__N_143;
    
    wire n3, frame_counter_2__N_142, n1892, n2807, n2, n2801, rotate_delay_1__N_150, 
        down_delay_1__N_153, n2582, n2275, n2588, n2382, n2383, 
        n2392, n2576, VCC_net, GND_net_2;
    
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(75[4],109[11])" *) LUT4 i193_2_lut (.A(piece_code[0]), 
            .B(n274[0]), .Z(curr_piece_shape_15__N_64[0]));
    defparam i193_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C))+!A !(B (C))))", lineinfo="@5(76[5],79[12])" *) LUT4 mux_48_i2_3_lut (.A(piece_rotation[1]), 
            .B(piece_rotation[0]), .C(n231), .Z(curr_piece_shape_15__N_62[1]));
    defparam mux_48_i2_3_lut.INIT = "0x6a6a";
    (* lut_function="(A+(B))", lineinfo="@5(87[5],89[12])" *) LUT4 i1_2_lut (.A(down_button), 
            .B(down_delay[2]), .Z(n5));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C)+!B !(C))+!A (B (C)+!B !(C+!(D))))" *) LUT4 i1482_4_lut (.A(n5), 
            .B(down_delay[0]), .C(n147), .D(down_delay[1]), .Z(down_delay_2__N_152[0]));
    defparam i1482_4_lut.INIT = "0xc3c2";
    (* lut_function="(A+(B))", lineinfo="@5(80[5],82[12])" *) LUT4 i1_2_lut_adj_35 (.A(rotate_out_c), 
            .B(rotate_delay[2]), .Z(n5_adj_174));
    defparam i1_2_lut_adj_35.INIT = "0xeeee";
    FD1P3XZ rotate_delay_2__I_31 (.D(rotate_delay_2__N_149[0]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(GND_net_2), .Q(rotate_delay[0]));
    defparam rotate_delay_2__I_31.REGSET = "RESET";
    defparam rotate_delay_2__I_31.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B !(C))+!A (B (C)+!B !(C+!(D))))" *) LUT4 i1461_4_lut (.A(n5_adj_174), 
            .B(rotate_delay[0]), .C(n147), .D(rotate_delay[1]), .Z(rotate_delay_2__N_149[0]));
    defparam i1461_4_lut.INIT = "0xc3c2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1895_3_lut (.A(curr_piece_shape[4]), 
            .B(curr_piece_shape[5]), .C(\col[4] ), .Z(n2391));
    defparam i1895_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@5(75[7],75[16])" *) LUT4 i1_2_lut_adj_36 (.A(row[4]), 
            .B(row[1]), .Z(n923));
    defparam i1_2_lut_adj_36.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1803_4_lut (.A(row[0]), .B(row[2]), 
            .C(n923), .D(row[3]), .Z(n1335));
    defparam i1803_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B)))", lineinfo="@5(75[7],75[57])" *) LUT4 i1974_2_lut (.A(n146), 
            .B(frame_counter[2]), .Z(n147));
    defparam i1974_2_lut.INIT = "0x7777";
    (* lut_function="(A (B)+!A !(B))", lineinfo="@5(63[27],63[29])" *) LUT4 sub_449_inv_0_i2_2_lut (.A(\col[5] ), 
            .B(\col[4] ), .Z(n1[1]));
    defparam sub_449_inv_0_i2_2_lut.INIT = "0x9999";
    (* lut_function="(A+(B))" *) LUT4 i1815_2_lut (.A(rotate_delay[1]), .B(rotate_delay[2]), 
            .Z(n2285));
    defparam i1815_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i3_4_lut (.A(rotate_out_c), 
            .B(rotate_delay[0]), .C(n147), .D(n2285), .Z(n231));
    defparam i3_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(76[5],79[12])" *) LUT4 i450_2_lut (.A(piece_rotation[0]), 
            .B(n231), .Z(curr_piece_shape_15__N_62[0]));
    defparam i450_2_lut.INIT = "0x6666";
    FD1P3XZ down_delay_2__I_32 (.D(down_delay_2__N_152[0]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(GND_net_2), .Q(down_delay[0]));
    defparam down_delay_2__I_32.REGSET = "RESET";
    defparam down_delay_2__I_32.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ frame_counter_120_152__i1 (.D(frame_counter_2__N_143[0]), 
            .SP(n147), .CK(outglobal_o), .SR(GND_net_2), .Q(n3));
    defparam frame_counter_120_152__i1.REGSET = "RESET";
    defparam frame_counter_120_152__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C))+!A (B+!(C+!(D)))))", lineinfo="@5(68[9],68[48])" *) LUT4 rgb_c_3_I_0 (.A(rgb_c_3_N_159), 
            .B(rgb_c_3_N_160), .C(rgb_temp[0]), .D(rgb_c_3_N_161), .Z(rgb_c_3));
    defparam rgb_c_3_I_0.INIT = "0x3031";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut (.A(\col[9] ), 
            .B(n117), .C(\col[8] ), .D(\col[7] ), .Z(rgb_temp_0__N_60));
    defparam i2_4_lut.INIT = "0xfefa";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(row[9]), .B(rgb_temp_0__N_60), 
            .C(row[8]), .Z(rgb_c_3_N_161));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 rgb_temp_0__I_0 (.A(rgb_c_0_N_162), 
            .B(rgb_temp_0__N_60), .C(rgb_c_0_N_163), .Z(rgb_temp[0]));
    defparam rgb_temp_0__I_0.INIT = "0x2020";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C)))" *) LUT4 i3_4_lut_adj_37 (.A(row[4]), 
            .B(n6), .C(\col[7] ), .D(\col[4] ), .Z(rgb_c_3_N_159));
    defparam i3_4_lut_adj_37.INIT = "0xfefc";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C))))", lineinfo="@5(68[9],68[48])" *) LUT4 rgb_c_4_I_0 (.A(rgb_c_3_N_159), 
            .B(rgb_c_3_N_160), .C(rgb_temp[0]), .D(rgb_c_3_N_161), .Z(rgb_c_4));
    defparam rgb_c_4_I_0.INIT = "0x3032";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(66[28],66[97])" *) LUT4 i2_3_lut_adj_38 (.A(row[5]), 
            .B(row[7]), .C(row[6]), .Z(n930));
    defparam i2_3_lut_adj_38.INIT = "0xfefe";
    (* lut_function="(!(A ((C)+!B)+!A ((C (D))+!B)))", lineinfo="@5(68[9],68[48])" *) LUT4 i1_4_lut (.A(n930), 
            .B(n2698), .C(row[8]), .D(n1335), .Z(rgb_c_0_N_163));
    defparam i1_4_lut.INIT = "0x0c4c";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_39 (.A(row[5]), 
            .B(\col[7] ), .Z(n5_adj_175));
    defparam i1_2_lut_adj_39.INIT = "0x6666";
    (* lut_function="(A (B (C (D))+!B !(C+(D)))+!A !(B (C (D))+!B !(C+(D))))" *) LUT4 i3_4_lut_adj_40 (.A(n5_adj_175), 
            .B(row[4]), .C(\col[6] ), .D(n4), .Z(n2081));
    defparam i3_4_lut_adj_40.INIT = "0x9556";
    (* lut_function="(A (B+(C (D)+!C !(D)))+!A !((C (D)+!C !(D))+!B))" *) LUT4 i1890_4_lut (.A(n2591), 
            .B(n2585), .C(row[4]), .D(n2698), .Z(n2386));
    defparam i1890_4_lut.INIT = "0xacca";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@5(68[9],68[48])" *) LUT4 rgb_c_0_I_0 (.A(rgb_c_0_N_162), 
            .B(\col[8] ), .C(\col[9] ), .D(rgb_c_0_N_163), .Z(rgb_c_0));
    defparam rgb_c_0_I_0.INIT = "0x0200";
    (* syn_use_carry_chain=1 *) FD1P3XZ frame_counter_2__I_0 (.D(frame_counter_2__N_142), 
            .SP(VCC_net), .CK(outglobal_o), .SR(frame_counter_2__N_143[2]), 
            .Q(frame_counter[2]));
    defparam frame_counter_2__I_0.REGSET = "SET";
    defparam frame_counter_2__I_0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ frame_counter_120_152__i2 (.D(frame_counter_2__N_143[1]), 
            .SP(n147), .CK(outglobal_o), .SR(GND_net_2), .Q(n2));
    defparam frame_counter_120_152__i2.REGSET = "RESET";
    defparam frame_counter_120_152__i2.SRMODE = "CE_OVER_LSR";
    FA2 frame_counter_120_152_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n2), 
        .D0(n1892), .CI0(n1892), .A1(GND_net), .B1(GND_net), .C1(frame_counter[2]), 
        .D1(n2807), .CI1(n2807), .CO0(n2807), .S0(frame_counter_2__N_143[1]), 
        .S1(frame_counter_2__N_143[2]));
    defparam frame_counter_120_152_add_4_3.INIT0 = "0xc33c";
    defparam frame_counter_120_152_add_4_3.INIT1 = "0xc33c";
    FA2 frame_counter_120_152_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n146), .C1(n3), .D1(n2801), .CI1(n2801), 
        .CO0(n2801), .CO1(n1892), .S1(frame_counter_2__N_143[0]));
    defparam frame_counter_120_152_add_4_1.INIT0 = "0xc33c";
    defparam frame_counter_120_152_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1901_2_lut_3_lut_4_lut (.A(n146), 
            .B(frame_counter[2]), .C(rotate_delay[0]), .D(rotate_delay[1]), 
            .Z(rotate_delay_1__N_150));
    defparam i1901_2_lut_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1900_2_lut_3_lut_4_lut (.A(n146), 
            .B(frame_counter[2]), .C(down_delay[0]), .D(down_delay[1]), 
            .Z(down_delay_1__N_153));
    defparam i1900_2_lut_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (C+!(D))+!A !((D)+!B))" *) LUT4 \col[4]_bdd_4_lut_2_4_lut  (.A(\col[4] ), 
            .B(curr_piece_shape[14]), .C(curr_piece_shape[15]), .D(\col[5] ), 
            .Z(n2582));
    defparam \col[4]_bdd_4_lut_2_4_lut .INIT = "0xa0ee";
    FD1P3XZ down_delay_2__I_0 (.D(down_delay_2__N_152[2]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(GND_net_2), .Q(down_delay[2]));
    defparam down_delay_2__I_0.REGSET = "RESET";
    defparam down_delay_2__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i525_2_lut (.A(frame_counter[2]), .B(n146), 
            .Z(frame_counter_2__N_142));
    defparam i525_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(D))+!A !(B (C (D)+!C !(D))+!B !(D)))" *) LUT4 i1_2_lut_4_lut (.A(row[4]), 
            .B(\col[5] ), .C(\col[4] ), .D(\col[6] ), .Z(n1[2]));
    defparam i1_2_lut_4_lut.INIT = "0x956a";
    FD1P3XZ down_delay_1__I_0 (.D(down_delay_1__N_153), .SP(VCC_net), .CK(outglobal_o), 
            .SR(GND_net_2), .Q(down_delay[1]));
    defparam down_delay_1__I_0.REGSET = "RESET";
    defparam down_delay_1__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1805_2_lut (.A(down_delay[2]), .B(down_delay[1]), 
            .Z(n2275));
    defparam i1805_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i3_4_lut_adj_41 (.A(down_button), 
            .B(down_delay[0]), .C(n147), .D(n2275), .Z(n274[0]));
    defparam i3_4_lut_adj_41.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A !((D)+!B))" *) LUT4 \col[4]_bdd_4_lut_4_lut  (.A(\col[4] ), 
            .B(curr_piece_shape[10]), .C(curr_piece_shape[11]), .D(\col[5] ), 
            .Z(n2588));
    defparam \col[4]_bdd_4_lut_4_lut .INIT = "0xa0ee";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i39_rep_6_2_lut_3_lut (.A(\col[5] ), 
            .B(\col[4] ), .C(\col[6] ), .Z(n2698));
    defparam i39_rep_6_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1886_3_lut (.A(curr_piece_shape[0]), 
            .B(curr_piece_shape[1]), .C(\col[4] ), .Z(n2382));
    defparam i1886_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1887_3_lut (.A(curr_piece_shape[2]), 
            .B(curr_piece_shape[3]), .C(\col[4] ), .Z(n2383));
    defparam i1887_3_lut.INIT = "0xcaca";
    FD1P3XZ rotate_delay_2__I_0 (.D(rotate_delay_2__N_149[2]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(GND_net_2), .Q(rotate_delay[2]));
    defparam rotate_delay_2__I_0.REGSET = "RESET";
    defparam rotate_delay_2__I_0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rotate_delay_1__I_0 (.D(rotate_delay_1__N_150), .SP(VCC_net), 
            .CK(outglobal_o), .SR(GND_net_2), .Q(rotate_delay[1]));
    defparam rotate_delay_1__I_0.REGSET = "RESET";
    defparam rotate_delay_1__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=19, LSE_RCOL=30, LSE_LLINE=118, LSE_RLINE=118, lineinfo="@5(74[3],110[10])" *) FD1P3XZ curr_piece_shape_15__I_28 (.D(curr_piece_shape_15__N_64[2]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(piece_code[2]));
    defparam curr_piece_shape_15__I_28.REGSET = "RESET";
    defparam curr_piece_shape_15__I_28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=19, LSE_RCOL=30, LSE_LLINE=118, LSE_RLINE=118, lineinfo="@5(74[3],110[10])" *) FD1P3XZ curr_piece_shape_15__I_29 (.D(curr_piece_shape_15__N_64[1]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(piece_code[1]));
    defparam curr_piece_shape_15__I_29.REGSET = "RESET";
    defparam curr_piece_shape_15__I_29.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=19, LSE_RCOL=30, LSE_LLINE=118, LSE_RLINE=118, lineinfo="@5(74[3],110[10])" *) FD1P3XZ curr_piece_shape_15__I_30 (.D(curr_piece_shape_15__N_64[0]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(piece_code[0]));
    defparam curr_piece_shape_15__I_30.REGSET = "RESET";
    defparam curr_piece_shape_15__I_30.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=19, LSE_RCOL=30, LSE_LLINE=118, LSE_RLINE=118, lineinfo="@5(74[3],110[10])" *) FD1P3XZ curr_piece_shape_15__I_26 (.D(curr_piece_shape_15__N_62[1]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(piece_rotation[1]));
    defparam curr_piece_shape_15__I_26.REGSET = "RESET";
    defparam curr_piece_shape_15__I_26.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n2588_bdd_4_lut (.A(n2588), 
            .B(curr_piece_shape[9]), .C(curr_piece_shape[8]), .D(n1[1]), 
            .Z(n2591));
    defparam n2588_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))", lineinfo="@5(75[4],109[11])" *) LUT4 i208_3_lut_4_lut (.A(piece_code[0]), 
            .B(n274[0]), .C(piece_code[1]), .D(piece_code[2]), .Z(curr_piece_shape_15__N_64[2]));
    defparam i208_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))", lineinfo="@5(75[4],109[11])" *) LUT4 i201_2_lut_3_lut (.A(piece_code[0]), 
            .B(n274[0]), .C(piece_code[1]), .Z(curr_piece_shape_15__N_64[1]));
    defparam i201_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n2582_bdd_4_lut (.A(n2582), 
            .B(curr_piece_shape[13]), .C(curr_piece_shape[12]), .D(n1[1]), 
            .Z(n2585));
    defparam n2582_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_2_lut_3_lut (.A(\col[5] ), .B(\col[6] ), 
            .C(n930), .Z(n6));
    defparam i2_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (D)+!A !(B (C (D)+!C !(D))+!B !(D)))" *) LUT4 i1497_3_lut_4_lut (.A(n147), 
            .B(down_delay[0]), .C(down_delay[1]), .D(down_delay[2]), .Z(down_delay_2__N_152[2]));
    defparam i1497_3_lut_4_lut.INIT = "0xbf40";
    (* lut_function="(A (D)+!A !(B (C (D)+!C !(D))+!B !(D)))" *) LUT4 i1476_3_lut_4_lut (.A(n147), 
            .B(rotate_delay[0]), .C(rotate_delay[1]), .D(rotate_delay[2]), 
            .Z(rotate_delay_2__N_149[2]));
    defparam i1476_3_lut_4_lut.INIT = "0xbf40";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n4_bdd_4_lut (.A(n1[1]), 
            .B(n2391), .C(n2392), .D(n1[2]), .Z(n2576));
    defparam n4_bdd_4_lut.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n2576_bdd_4_lut (.A(n2576), 
            .B(n2383), .C(n2382), .D(n1[2]), .Z(n2579));
    defparam n2576_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1896_3_lut (.A(curr_piece_shape[6]), 
            .B(curr_piece_shape[7]), .C(\col[4] ), .Z(n2392));
    defparam i1896_3_lut.INIT = "0xcaca";
    (* lineinfo="@5(49[17],49[22])" *) piece piece_device ({curr_piece_shape_15__N_62}, 
            {curr_piece_shape_15__N_64}, {curr_piece_shape}, outglobal_o, 
            GND_net);
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=19, LSE_RCOL=30, LSE_LLINE=118, LSE_RLINE=118, lineinfo="@5(74[3],110[10])" *) FD1P3XZ curr_piece_shape_15__I_27 (.D(curr_piece_shape_15__N_62[0]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(GND_net_2), .Q(piece_rotation[0]));
    defparam curr_piece_shape_15__I_27.REGSET = "RESET";
    defparam curr_piece_shape_15__I_27.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module piece
//

module piece (input [1:0]curr_piece_shape_15__N_62, input [2:0]curr_piece_shape_15__N_64, 
            output [15:0]curr_piece_shape, input outglobal_o, input GND_net);
    
    (* is_clock=1, lineinfo="@3(85[9],85[20])" *) wire outglobal_o;
    
    wire VCC_net, GND_net_2;
    
    VLO i2 (.Z(GND_net_2));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\my_pattern_gen/piece_device/mux_3", ECO_MEM_SIZE="[16, 32]", ECO_MEM_BLOCK_SIZE="[16, 256]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B curr_piece_shape_15__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(GND_net_2), .RADDR8(GND_net_2), .RADDR7(GND_net), 
            .RADDR6(GND_net), .RADDR5(GND_net), .RADDR4(curr_piece_shape_15__N_64[2]), 
            .RADDR3(curr_piece_shape_15__N_64[1]), .RADDR2(curr_piece_shape_15__N_64[0]), 
            .RADDR1(curr_piece_shape_15__N_62[1]), .RADDR0(curr_piece_shape_15__N_62[0]), 
            .WADDR10(GND_net_2), .WADDR9(GND_net_2), .WADDR8(GND_net_2), 
            .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), .WADDR4(GND_net), 
            .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), .WADDR0(GND_net), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(outglobal_o), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(GND_net), .WE(GND_net), 
            .RDATA15(curr_piece_shape[15]), .RDATA14(curr_piece_shape[14]), 
            .RDATA13(curr_piece_shape[13]), .RDATA12(curr_piece_shape[12]), 
            .RDATA11(curr_piece_shape[11]), .RDATA10(curr_piece_shape[10]), 
            .RDATA9(curr_piece_shape[9]), .RDATA8(curr_piece_shape[8]), 
            .RDATA7(curr_piece_shape[7]), .RDATA6(curr_piece_shape[6]), 
            .RDATA5(curr_piece_shape[5]), .RDATA4(curr_piece_shape[4]), 
            .RDATA3(curr_piece_shape[3]), .RDATA2(curr_piece_shape[2]), 
            .RDATA1(curr_piece_shape[1]), .RDATA0(curr_piece_shape[0]));
    defparam curr_piece_shape_15__I_0.INIT_0 = "0x4620360046203600C8808E0044C0E20088C02E00C440E8000F0044440F004444";
    defparam curr_piece_shape_15__I_0.INIT_1 = "0xFFFFFFFFFFFFFFFF660066006600660046404E004C400E402640C6002640C600";
    defparam curr_piece_shape_15__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam curr_piece_shape_15__I_0.DATA_WIDTH_W = "16";
    defparam curr_piece_shape_15__I_0.DATA_WIDTH_R = "16";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pll_component
//

module pll_component (input GND_net, input osc_c, output clk_test_c, output outglobal_o);
    
    (* is_clock=1, lineinfo="@3(7[3],7[6])" *) wire osc_c;
    (* is_clock=1, lineinfo="@3(11[3],11[11])" *) wire clk_test_c;
    (* is_clock=1, lineinfo="@3(85[9],85[20])" *) wire outglobal_o;
    
    (* lineinfo="@8(35[41],48[26])" *) \pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            osc_c, clk_test_c, outglobal_o);
    
endmodule

//
// Verilog Description of module \pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input osc_c, output clk_test_c, output outglobal_o);
    
    (* is_clock=1, lineinfo="@3(7[3],7[6])" *) wire osc_c;
    (* is_clock=1, lineinfo="@3(11[3],11[11])" *) wire clk_test_c;
    (* is_clock=1, lineinfo="@3(85[9],85[20])" *) wire outglobal_o;
    
    wire VCC_net, feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=89, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@8(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(osc_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(clk_test_c), 
            .OUTGLOBAL(outglobal_o));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "66";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    VHI i1 (.Z(VCC_net));
    
endmodule
