// Seed: 2751203333
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2,
    input tri1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wire id_6,
    input wire id_7,
    input wor id_8,
    input tri0 id_9,
    input wor id_10,
    input wire id_11,
    input uwire id_12,
    input uwire id_13,
    input tri1 id_14,
    output wire id_15,
    input tri0 id_16,
    output tri0 id_17,
    input wand id_18,
    output tri id_19,
    output wor id_20,
    output supply0 id_21,
    output wand id_22,
    output tri id_23,
    output supply1 id_24,
    input uwire id_25,
    input wor id_26,
    input wor id_27
);
  logic id_29;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output tri id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_3,
      id_6,
      id_3,
      id_5,
      id_4,
      id_5,
      id_5,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_6,
      id_3,
      id_6,
      id_3,
      id_6,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_3,
      id_5,
      id_4
  );
  assign modCall_1.id_21 = 0;
endmodule
