Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Aug 18 17:42:46 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file bmeMultibyte2_wrapper_timing_summary_routed.rpt -rpx bmeMultibyte2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bmeMultibyte2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.916        0.000                      0                 9953        0.026        0.000                      0                 9953        3.750        0.000                       0                  4047  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.916        0.000                      0                 9953        0.026        0.000                      0                 9953        3.750        0.000                       0                  4047  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 1.892ns (24.168%)  route 5.937ns (75.832%))
  Logic Levels:           10  (LUT2=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.652     2.946    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.700     4.102    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     4.226 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.605     4.832    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X46Y104        LUT4 (Prop_lut4_I2_O)        0.124     4.956 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.462     5.418    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.124     5.542 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.413     5.955    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X45Y101        LUT2 (Prop_lut2_I1_O)        0.118     6.073 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.815     6.888    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     7.214 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.757     7.971    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.095 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.772     8.867    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.991 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.321     9.312    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.436 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1/O
                         net (fo=11, routed)          0.675    10.110    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X50Y85         LUT2 (Prop_lut2_I1_O)        0.124    10.234 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_2__0/O
                         net (fo=1, routed)           0.416    10.651    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_2__0_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.775 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1/O
                         net (fo=1, routed)           0.000    10.775    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1_n_0
    SLICE_X50Y84         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.460    12.639    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X50Y84         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.129    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X50Y84         FDRE (Setup_fdre_C_D)        0.077    12.691    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.644ns (22.954%)  route 5.518ns (77.046%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.652     2.946    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.700     4.102    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     4.226 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.605     4.832    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X46Y104        LUT4 (Prop_lut4_I2_O)        0.124     4.956 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.462     5.418    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.124     5.542 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.413     5.955    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X45Y101        LUT2 (Prop_lut2_I1_O)        0.118     6.073 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.815     6.888    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     7.214 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.757     7.971    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.095 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.772     8.867    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.991 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.324     9.315    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.439 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.670    10.108    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X52Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.464    12.643    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X52Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X52Y89         FDRE (Setup_fdre_C_R)       -0.429    12.189    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.644ns (22.954%)  route 5.518ns (77.046%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.652     2.946    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.700     4.102    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     4.226 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.605     4.832    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X46Y104        LUT4 (Prop_lut4_I2_O)        0.124     4.956 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.462     5.418    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.124     5.542 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.413     5.955    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X45Y101        LUT2 (Prop_lut2_I1_O)        0.118     6.073 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.815     6.888    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     7.214 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.757     7.971    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.095 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.772     8.867    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.991 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.324     9.315    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.439 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.670    10.108    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X52Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.464    12.643    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X52Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X52Y89         FDRE (Setup_fdre_C_R)       -0.429    12.189    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.644ns (22.954%)  route 5.518ns (77.046%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.652     2.946    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.700     4.102    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     4.226 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.605     4.832    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X46Y104        LUT4 (Prop_lut4_I2_O)        0.124     4.956 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.462     5.418    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.124     5.542 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.413     5.955    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X45Y101        LUT2 (Prop_lut2_I1_O)        0.118     6.073 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.815     6.888    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     7.214 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.757     7.971    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.095 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.772     8.867    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.991 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.324     9.315    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.439 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.670    10.108    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X52Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.464    12.643    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X52Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X52Y89         FDRE (Setup_fdre_C_R)       -0.429    12.189    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.644ns (22.954%)  route 5.518ns (77.046%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.652     2.946    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.700     4.102    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     4.226 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.605     4.832    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X46Y104        LUT4 (Prop_lut4_I2_O)        0.124     4.956 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.462     5.418    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.124     5.542 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.413     5.955    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X45Y101        LUT2 (Prop_lut2_I1_O)        0.118     6.073 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.815     6.888    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     7.214 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.757     7.971    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.095 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.772     8.867    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.991 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.324     9.315    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.439 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.670    10.108    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X52Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.464    12.643    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X52Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X52Y89         FDRE (Setup_fdre_C_R)       -0.429    12.189    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.644ns (22.954%)  route 5.518ns (77.046%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.652     2.946    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.700     4.102    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     4.226 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.605     4.832    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X46Y104        LUT4 (Prop_lut4_I2_O)        0.124     4.956 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.462     5.418    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.124     5.542 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.413     5.955    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X45Y101        LUT2 (Prop_lut2_I1_O)        0.118     6.073 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.815     6.888    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     7.214 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.757     7.971    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.095 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.772     8.867    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.991 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.324     9.315    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.439 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.670    10.108    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X52Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.464    12.643    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X52Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X52Y89         FDRE (Setup_fdre_C_R)       -0.429    12.189    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 1.644ns (23.129%)  route 5.464ns (76.871%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.652     2.946    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.700     4.102    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     4.226 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.605     4.832    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X46Y104        LUT4 (Prop_lut4_I2_O)        0.124     4.956 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.462     5.418    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.124     5.542 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.413     5.955    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X45Y101        LUT2 (Prop_lut2_I1_O)        0.118     6.073 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.815     6.888    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     7.214 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.757     7.971    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.095 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.772     8.867    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.991 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.324     9.315    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.439 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.615    10.054    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X51Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.464    12.643    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X51Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X51Y89         FDRE (Setup_fdre_C_R)       -0.429    12.189    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 1.644ns (23.129%)  route 5.464ns (76.871%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.652     2.946    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.700     4.102    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     4.226 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.605     4.832    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X46Y104        LUT4 (Prop_lut4_I2_O)        0.124     4.956 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.462     5.418    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.124     5.542 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.413     5.955    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X45Y101        LUT2 (Prop_lut2_I1_O)        0.118     6.073 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.815     6.888    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     7.214 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.757     7.971    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.095 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.772     8.867    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.991 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.324     9.315    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.439 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.615    10.054    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X51Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.464    12.643    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X51Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X51Y89         FDRE (Setup_fdre_C_R)       -0.429    12.189    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 1.644ns (23.129%)  route 5.464ns (76.871%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.652     2.946    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.700     4.102    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     4.226 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.605     4.832    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X46Y104        LUT4 (Prop_lut4_I2_O)        0.124     4.956 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.462     5.418    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.124     5.542 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.413     5.955    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X45Y101        LUT2 (Prop_lut2_I1_O)        0.118     6.073 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.815     6.888    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     7.214 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.757     7.971    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_CTRL_WREADY
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124     8.095 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.772     8.867    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.991 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.324     9.315    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.439 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.615    10.054    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
    SLICE_X51Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.464    12.643    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/ap_clk
    SLICE_X51Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X51Y89         FDRE (Setup_fdre_C_R)       -0.429    12.189    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/ap_CS_fsm_reg[75]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 0.642ns (8.866%)  route 6.599ns (91.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.632     2.926    bmeMultibyte2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y84         FDRE                                         r  bmeMultibyte2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.518     3.444 f  bmeMultibyte2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          2.702     6.146    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/ap_rst_n
    SLICE_X39Y114        LUT1 (Prop_lut1_I0_O)        0.124     6.270 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/could_multi_bursts.awaddr_buf[31]_i_1/O
                         net (fo=1133, routed)        3.897    10.167    bmeMultibyte2_i/multibyte2_0/inst/ap_rst_n_inv
    SLICE_X65Y84         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/ap_CS_fsm_reg[75]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        1.535    12.714    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X65Y84         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/ap_CS_fsm_reg[75]/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X65Y84         FDRE (Setup_fdre_C_R)       -0.429    12.360    bmeMultibyte2_i/multibyte2_0/inst/ap_CS_fsm_reg[75]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  2.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/tmp_49_reg_2633_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.274%)  route 0.218ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.634     0.970    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X53Y104        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/tmp_49_reg_2633_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  bmeMultibyte2_i/multibyte2_0/inst/tmp_49_reg_2633_reg[18]/Q
                         net (fo=1, routed)           0.218     1.329    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/tmp_49_reg_2633_reg[31][14]
    SLICE_X49Y103        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.910     1.276    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/ap_clk
    SLICE_X49Y103        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[18]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.066     1.303    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/tmp_16_reg_2376_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_dig_T2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.282%)  route 0.218ns (60.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.630     0.966    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X51Y113        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/tmp_16_reg_2376_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  bmeMultibyte2_i/multibyte2_0/inst/tmp_16_reg_2376_reg[0]/Q
                         net (fo=1, routed)           0.218     1.325    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/tmp_16_reg_2376_reg[15][0]
    SLICE_X46Y113        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_dig_T2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.905     1.271    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/ap_clk
    SLICE_X46Y113        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_dig_T2_reg[0]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X46Y113        FDRE (Hold_fdre_C_D)         0.064     1.296    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_dig_T2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/q1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_2_reg_2597_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.929%)  route 0.167ns (53.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.635     0.971    bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ap_clk
    SLICE_X50Y101        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/q1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.148     1.119 r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/q1_reg[15]/Q
                         net (fo=5, routed)           0.167     1.286    bmeMultibyte2_i/multibyte2_0/inst/sensorData_q1[15]
    SLICE_X49Y101        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_2_reg_2597_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.911     1.277    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X49Y101        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_2_reg_2597_reg[15]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.017     1.255    bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_2_reg_2597_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_2_reg_2597_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_xlsb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.059%)  route 0.220ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.638     0.974    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X49Y101        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_2_reg_2597_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_2_reg_2597_reg[15]/Q
                         net (fo=1, routed)           0.220     1.335    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/sensorData_load_2_reg_2597[15]
    SLICE_X52Y102        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_xlsb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.907     1.273    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/ap_clk
    SLICE_X52Y102        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_xlsb_reg[15]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.066     1.300    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_xlsb_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.857%)  route 0.173ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.656     0.992    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.173     1.306    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y98         SRL16E                                       r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.844     1.210    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/tmp_49_reg_2633_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.365%)  route 0.217ns (60.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.634     0.970    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X53Y104        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/tmp_49_reg_2633_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  bmeMultibyte2_i/multibyte2_0/inst/tmp_49_reg_2633_reg[15]/Q
                         net (fo=1, routed)           0.217     1.328    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/tmp_49_reg_2633_reg[31][11]
    SLICE_X49Y103        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.910     1.276    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/ap_clk
    SLICE_X49Y103        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[15]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.046     1.283    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/tmp_22_reg_2421_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_dig_P2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.583%)  route 0.204ns (55.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.633     0.969    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X50Y109        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/tmp_22_reg_2421_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  bmeMultibyte2_i/multibyte2_0/inst/tmp_22_reg_2421_reg[1]/Q
                         net (fo=1, routed)           0.204     1.337    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/tmp_22_reg_2421_reg[15][1]
    SLICE_X49Y110        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_dig_P2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.908     1.274    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/ap_clk
    SLICE_X49Y110        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_dig_P2_reg[1]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X49Y110        FDRE (Hold_fdre_C_D)         0.046     1.281    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_dig_P2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/sect_addr_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.788%)  route 0.142ns (43.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.641     0.977    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/ap_clk
    SLICE_X35Y100        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/sect_addr_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/sect_addr_buf_reg[12]/Q
                         net (fo=1, routed)           0.142     1.260    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/sect_addr_buf_reg_n_0_[12]
    SLICE_X35Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.305 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/could_multi_bursts.araddr_buf[12]_i_1/O
                         net (fo=1, routed)           0.000     1.305    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/araddr_tmp[12]
    SLICE_X35Y99         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.826     1.192    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/ap_clk
    SLICE_X35Y99         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[12]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.987%)  route 0.286ns (67.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.632     0.968    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y110        FDRE                                         r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=2, routed)           0.286     1.395    bmeMultibyte2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X50Y97         SRLC32E                                      r  bmeMultibyte2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.821     1.187    bmeMultibyte2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X50Y97         SRLC32E                                      r  bmeMultibyte2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.335    bmeMultibyte2_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/tmp_49_reg_2633_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.595%)  route 0.222ns (63.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.634     0.970    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X53Y104        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/tmp_49_reg_2633_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  bmeMultibyte2_i/multibyte2_0/inst/tmp_49_reg_2633_reg[22]/Q
                         net (fo=1, routed)           0.222     1.320    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/tmp_49_reg_2633_reg[31][18]
    SLICE_X49Y103        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4050, routed)        0.910     1.276    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/ap_clk
    SLICE_X49Y103        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[22]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.017     1.254    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_temperatureRaw_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y36    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y36    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y37    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y37    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y116   bmeMultibyte2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y116   bmeMultibyte2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y116   bmeMultibyte2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y115   bmeMultibyte2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y115   bmeMultibyte2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y102   bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__14/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y102   bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__14/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y102   bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y102   bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y100   bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__15/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y100   bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__15/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y100   bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__15/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y100   bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__15/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y99    bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__16/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y99    bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y99    bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y99    bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y99    bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y99    bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y99    bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y99    bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y99    bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__13/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y99    bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y102   bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__14/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y102   bmeMultibyte2_i/multibyte2_0/inst/trimmingData_U/multibyte2_trimmibkb_ram_U/ram_reg_0_15_0_0__14/DP/CLK



