# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \src "dut.sv:1.1-10.10"
attribute \top 1
module \adffn
  attribute \src "dut.sv:1.21-1.22"
  wire input 1 \d
  attribute \src "dut.sv:1.24-1.27"
  wire input 2 \clk
  attribute \src "dut.sv:1.29-1.32"
  wire input 3 \clr
  attribute \src "dut.sv:1.45-1.46"
  attribute \init 1'0
  wire output 4 \q
  attribute \src "dut.sv:5.4-9.16"
  cell $adff $procdff$8
    parameter \WIDTH 1
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1'1
    connect \D \d
    connect \Q \q
    connect \ARST \clr
    connect \CLK \clk
  end
end
