Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_test_behav xil_defaultlib.Mux_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'sel' [D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux16.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'data' [D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux41.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux21
Compiling module xil_defaultlib.Mux41
Compiling module xil_defaultlib.Mux16
Compiling module xil_defaultlib.Mux_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mux_test_behav
