= control target key start
LH: loop header
LB: loop body
LE: loop exit
PB: predicated region body
PF: predicated region fallthrough
CT: control target
= control target key end

     0   :  { %s192_s0 = sld [smem:[#allocation19]] } /* Start region 0 */
   0x1   :  {}
   0x2   :  {}
   0x3   :  {}
   0x4   :  {}
   0x5   :  {}
   0x6   :  { %s193_s1 = sand.u32 134217727, %s192_s0 }
   0x7   :  { %s194_s2 = sor.u32 4026531840, %s193_s1 }
   0x8   :  { %195 = vtrace %s194_s2 }
   0x9   :  { %s186_s3 = sld [smem:[#allocation16]] }
   0xa   :  {}
   0xb   :  {}
   0xc   :  {}
   0xd   :  {}
   0xe   :  {}
   0xf   :  { %187 = vtrace %s186_s3 }
  0x10   :  { %s188_s4 = sld [smem:[#allocation17]] }
  0x11   :  {}
  0x12   :  {}
  0x13   :  {}
  0x14   :  {}
  0x15   :  {}
  0x16   :  { %189 = vtrace %s188_s4 }
  0x17   :  { %s190_s5 = sld [smem:[#allocation18]] }
  0x18   :  {}
  0x19   :  {}
  0x1a   :  {}
  0x1b   :  {}
  0x1c   :  {}
  0x1d   :  { %191 = vtrace %s190_s5 }
  0x1e   :  { %v173_v0 = vlaneseq } /* Start region 21 :: Start region 22 :: Start region 23 */
  0x1f   :  {}
  0x20   :  { %v241_v1 = vshrl.u32 %v173_v0, 7 }
  0x21   :  {}
  0x22   :  { %v175_v2 = vshrl.u32 %v241_v1, 1  ;;  %v176_v3 = vand.u32 1, %v241_v1 }
  0x23   :  {}
  0x24   :  { %v177_v4 = vshll.u32 %v176_v3, 2  ;;  %v184_v6 = vsub.s32 %v175_v2, %v241_v1 }
  0x25   :  {}
  0x26   :  { %v178_v5 = vadd.s32 %v177_v4, %v175_v2 }
  0x27   :  {}
  0x28   :  { %v179_v7 = vsub.s32 %v178_v5, %v241_v1 }
  0x29   :  {}
  0x2a   :  { %180 = vsetiar.raw.iar0 %v179_v7 /* EvenOdd Store IAR initialization */ }
  0x2b   :  { %185 = vsetiar.raw.iar1 %v184_v6 /* EvenOdd Load IAR initialization */ }
  0x2c   :  { %s53_s6 = sld [smem:[#allocation13]] }
  0x2d   :  {}
  0x2e   :  {}
  0x2f   :  {}
  0x30   :  {}
  0x31   :  {}
  0x32   :  { %p196_p0 = scmp.eq.s32.totalorder %s53_s6, 0 } /* End region 21 */
  0x33   :  { %s70_s7 = sxor.u32 (!%p196_p0), 2925155241, %s53_s6 }
  0x34   :  { %57 = sbr.rel (%p196_p0) target bundleno = 160 (0xa0), region = 24 }
  0x35   :  { %s71_s8 = smul.u32 (!%p196_p0), 2223506493, %s70_s7 }
  0x36   :  {}
  0x37   :  { %s72_s9 = sshrl.u32 (!%p196_p0), %s71_s8, 16 }
  0x38   :  { %s73_s10 = sxor.u32 (!%p196_p0), %s72_s9, %s71_s8 } /* End region 22 */
  0x39   :  { %v62_v8 = vand.u32 127, %v173_v0  ;;  %s78_s11 = smul.u32 3389127133, %s73_s10  ;;  %vm197_vm0 = vcmp.eq.s32.totalorder %v241_v1, 1  ;;  %vm198_vm2 = vcmp.eq.s32.totalorder %v241_v1, 2  ;;  %vm199_vm3 = vcmp.eq.s32.totalorder %v241_v1, 3 }
  0x3a   :  {}
  0x3b   :  { %v66_v9 = vxor.u32 1135663077, %v62_v8  ;;  %v80_v17 = vstv %s78_s11 }
  0x3c   :  {}
  0x3d   :  { %v67_v10 = vmul.u32 2925155241, %v66_v9 }
  0x3e   :  {}
  0x3f   :  { %v68_v11 = vshrl.u32 %v67_v10, 16 }
  0x40   :  {}
  0x41   :  { %v69_v12 = vxor.u32 %v68_v11, %v67_v10 }
  0x42   :  {}
  0x43   :  { %v74_v13 = vxor.u32 2223506493, %v69_v12  ;;  %v88_v26 = vmul.u32 3389127133, %v69_v12 }
  0x44   :  {}
  0x45   :  { %v75_v14 = vmul.u32 1519409121, %v74_v13 }
  0x46   :  {}
  0x47   :  { %v76_v15 = vshrl.u32 %v75_v14, 16 }
  0x48   :  {}
  0x49   :  { %v77_v16 = vxor.u32 %v76_v15, %v75_v14 }
  0x4a   :  {}
  0x4b   :  { %v79_v18 = vmul.u32 1232336661, %v77_v16 }
  0x4c   :  {}
  0x4d   :  { %v81_v19 = vsub.s32 %v80_v17, %v79_v18 }
  0x4e   :  {}
  0x4f   :  { %v82_v20 = vshrl.u32 %v81_v19, 16 }
  0x50   :  {}
  0x51   :  { %v83_v21 = vxor.u32 %v82_v20, %v81_v19 }
  0x52   :  {}
  0x53   :  { %v84_v22 = vxor.u32 1519409121, %v83_v21  ;;  %v97_v31 = vxor.u32 2925155241, %v83_v21 }
  0x54   :  {}
  0x55   :  { %v85_v23 = vmul.u32 2449846741, %v84_v22  ;;  %v98_v34 = vmul.u32 2223506493, %v97_v31 }
  0x56   :  {}
  0x57   :  { %v86_v24 = vshrl.u32 %v85_v23, 16  ;;  %v99_v37 = vshrl.u32 %v98_v34, 16 }
  0x58   :  {}
  0x59   :  { %v87_v25 = vxor.u32 %v86_v24, %v85_v23  ;;  %v100_v39 = vxor.u32 %v99_v37, %v98_v34 }
  0x5a   :  {}
  0x5b   :  { %v89_v27 = vmul.u32 1232336661, %v87_v25  ;;  %v105_v43 = vmul.u32 3389127133, %v100_v39 }
  0x5c   :  {}
  0x5d   :  { %v90_v28 = vsub.s32 %v88_v26, %v89_v27 }
  0x5e   :  {}
  0x5f   :  { %v91_v29 = vshrl.u32 %v90_v28, 16 }
  0x60   :  {}
  0x61   :  { %v92_v30 = vxor.u32 %v91_v29, %v90_v28 }
  0x62   :  {}
  0x63   :  { %v93_v32 = vxor.u32 1135663077, %v92_v30 }
  0x64   :  {}
  0x65   :  { %v94_v33 = vmul.u32 2925155241, %v93_v32 }
  0x66   :  {}
  0x67   :  { %v95_v35 = vshrl.u32 %v94_v33, 16 }
  0x68   :  {}
  0x69   :  { %v96_v36 = vxor.u32 %v95_v35, %v94_v33 }
  0x6a   :  {}
  0x6b   :  { %v101_v38 = vxor.u32 2223506493, %v96_v36  ;;  %v114_v52 = vmul.u32 3389127133, %v96_v36 }
  0x6c   :  {}
  0x6d   :  { %v102_v40 = vmul.u32 1519409121, %v101_v38 }
  0x6e   :  {}
  0x6f   :  { %v103_v41 = vshrl.u32 %v102_v40, 16 }
  0x70   :  {}
  0x71   :  { %v104_v42 = vxor.u32 %v103_v41, %v102_v40 }
  0x72   :  {}
  0x73   :  { %v106_v44 = vmul.u32 1232336661, %v104_v42 }
  0x74   :  {}
  0x75   :  { %v107_v45 = vsub.s32 %v105_v43, %v106_v44 }
  0x76   :  {}
  0x77   :  { %v108_v46 = vshrl.u32 %v107_v45, 16 }
  0x78   :  {}
  0x79   :  { %v109_v47 = vxor.u32 %v108_v46, %v107_v45 }
  0x7a   :  {}
  0x7b   :  { %v110_v48 = vxor.u32 1519409121, %v109_v47  ;;  %v127_v53 = vxor.u32 1179257497, %v109_v47  ;;  %v143_v57 = vxor.u32 3546938817, %v109_v47 }
  0x7c   :  { %v131_v59 = vxor.u32 461070425, %v109_v47  ;;  %v147_v60 = vxor.u32 728804945, %v109_v47 }
  0x7d   :  { %v111_v49 = vmul.u32 2449846741, %v110_v48  ;;  %v128_v56 = vmul.u32 2174555301, %v127_v53 }
  0x7e   :  { %v144_v63 = vmul.u32 1343633581, %v143_v57  ;;  %v132_v4 = vmul.u32 702470093, %v131_v59 }
  0x7f   :  { %v112_v50 = vshrl.u32 %v111_v49, 16  ;;  %v129_v62 = vshrl.u32 %v128_v56, 16  ;;  %v148_v6 = vmul.u32 1920080165, %v147_v60 }
  0x80   :  { %v145_v13 = vshrl.u32 %v144_v63, 16  ;;  %v133_v16 = vshrl.u32 %v132_v4, 16 }
  0x81   :  { %v113_v51 = vxor.u32 %v112_v50, %v111_v49  ;;  %v130_v12 = vxor.u32 %v129_v62, %v128_v56  ;;  %v149_v20 = vshrl.u32 %v148_v6, 16 }
  0x82   :  { %v146_v21 = vxor.u32 %v145_v13, %v144_v63  ;;  %v134_v25 = vxor.u32 %v133_v16, %v132_v4 }
  0x83   :  { %v115_v54 = vmul.u32 1232336661, %v113_v51  ;;  %v150_v27 = vxor.u32 %v149_v20, %v148_v6 }
  0x84   :  {}
  0x85   :  { %v116_v55 = vsub.s32 %v114_v52, %v115_v54 }
  0x86   :  {}
  0x87   :  { %v117_v58 = vshrl.u32 %v116_v55, 16 }
  0x88   :  {}
  0x89   :  { %v118_v61 = vxor.u32 %v117_v58, %v116_v55 }
  0x8a   :  {}
  0x8b   :  { %v119_v0 = vxor.u32 2337405405, %v118_v61  ;;  %v123_v2 = vxor.u32 747796405, %v118_v61  ;;  %v135_v3 = vxor.u32 2174555301, %v118_v61 }
  0x8c   :  { %v139_v5 = vxor.u32 702470093, %v118_v61 }
  0x8d   :  { %v120_v7 = vmul.u32 1179257497, %v119_v0  ;;  %v124_v8 = vmul.u32 461070425, %v123_v2 }
  0x8e   :  { %v136_v9 = vmul.u32 3546938817, %v135_v3  ;;  %v140_v10 = vmul.u32 728804945, %v139_v5 }
  0x8f   :  { %v121_v11 = vshrl.u32 %v120_v7, 16  ;;  %v125_v17 = vshrl.u32 %v124_v8, 16 }
  0x90   :  { %v137_v14 = vshrl.u32 %v136_v9, 16  ;;  %v141_v19 = vshrl.u32 %v140_v10, 16 }
  0x91   :  { %v122_v15 = vxor.u32 %v121_v11, %v120_v7  ;;  %v126_v24 = vxor.u32 %v125_v17, %v124_v8 }
  0x92   :  { %v138_v18 = vxor.u32 %v137_v14, %v136_v9  ;;  %v142_v26 = vxor.u32 %v141_v19, %v140_v10 }
  0x93   :  { %v151_v22 = vor.u32 %v130_v12, %v122_v15 }
  0x94   :  {}
  0x95   :  { %v152_v23 = vor.u32 %v151_v22, %v138_v18 }
  0x96   :  {}
  0x97   :  { %v153_v28 = vor.u32 %v152_v23, %v146_v21 }
  0x98   :  {}
  0x99   :  { %vm154_vm1 = vcmp.eq.s32.totalorder %v153_v28, 0 }
  0x9a   :  { %v164_v29 = vsel /*vm=*/%vm154_vm1, /*on_true_vy=*/%v126_v24, /*on_false_vx=*/%v122_v15  ;;  %v165_v30 = vsel /*vm=*/%vm154_vm1, /*on_true_vy=*/%v134_v25, /*on_false_vx=*/%v130_v12  ;;  %v167_v31 = vsel /*vm=*/%vm154_vm1, /*on_true_vy=*/%v142_v26, /*on_false_vx=*/%v138_v18  ;;  %v169_v32 = vsel /*vm=*/%vm154_vm1, /*on_true_vy=*/%v150_v27, /*on_false_vx=*/%v146_v21 }
  0x9b   :  { %v166_v33 = vsel /*vm=*/%vm197_vm0, /*on_true_vy=*/%v165_v30, /*on_false_vx=*/%v164_v29 }
  0x9c   :  { %v168_v34 = vsel /*vm=*/%vm198_vm2, /*on_true_vy=*/%v167_v31, /*on_false_vx=*/%v166_v33 }
  0x9d   :  { %v170_v35 = vsel /*vm=*/%vm199_vm3, /*on_true_vy=*/%v169_v32, /*on_false_vx=*/%v168_v34 }
  0x9e   :  { %171 = setrngseed %v170_v35 /* Rng seed initialization */ }
  0x9f   :  { %v172_v36 = vrng /* Rng seed initialization */ } /* End region 23 */
  0xa0 PF:  { %29 = vsettm 1 } /* Start/End empty region 24 */
  0xa1   :  { %s236_s12 = smov 2147483646 /* materialized constant */ }
  0xa2   :  { %28 = vsettm %s236_s12 }
  0xa3   :  {}
  0xa4   :  { %26 = vtrace 2415919103 }
  0xa5   :  { %0 = vtrace 2952790016 }
  0xa6   :  { %1 = vtrace 3221225472 }
  0xa7   :  { %s2_s13 = sld [smem:[#allocation0]] } /* Start region 1 :: Start region 2 :: Start region 3 */
  0xa8   :  {}
  0xa9   :  {}
  0xaa   :  {}
  0xab   :  {}
  0xac   :  {}
  0xad   :  { %p200_p1 = scmp.ne.s32.totalorder %s2_s13, 1 } /* End region 1 */
  0xae   :  {}
  0xaf   :  { %6 = sbr.rel (%p200_p1) target bundleno = 262 (0x106), region = 4 }
  0xb0   :  {}
  0xb1   :  {}
  0xb2   :  {}
  0xb3   :  {} /* End region 2 */
  0xb4   :  { %s9_s14 = scalar_parameter_address 0 } /* Start/End empty region 6 :: Start/End empty region 7 */
  0xb5   :  { %14 = vsyncpa [#allocation6], 0  ;;  %s237_s15 = smov [#allocation5] /* materialized constant */  ;;  %10 = compiler-scheduling-barrier  ;;  %12 = compiler-scheduling-barrier  ;;  %13 = compiler-scheduling-barrier } /* Start/End empty region 8 :: Start/End empty region 9 :: Start region 10 :: Start region 11 :: Start region 12 */
  0xb6   :  { %s15_s16 = sshll.u32 %s237_s15, 4  ;;  %s16_s16 = int_to_ptr.vmem [resolvable:$true] %s15_s16 }
  0xb7   :  { %s208_s17 = scalar_lea.vmem %s16_s16, 1  ;;  %s212_s18 = scalar_lea.vmem %s16_s16, 128 }
  0xb8   :  { %p209_p2 = scmp.ne.s32.totalorder %s16_s16, %s208_s17  ;;  %p213_p3 = scmp.lt.s32.totalorder %s16_s16, %s16_s16 }
  0xb9   :  { %p214_p4 = scmp.lt.s32.totalorder %s212_s18, %s208_s17 }
  0xba   :  {}
  0xbb   :  { %p215_p5 = por %p214_p4, %p213_p3 }
  0xbc   :  {}
  0xbd   :  { %p216_p6 = pnand %p215_p5, %p209_p2 }
  0xbe   :  {}
  0xbf   :  { %219 = shalt.err (!%p216_p6) /* BoundsCheck 0 [deref of %s16] for %18 = dma.hbm_to_vmem [thread:$0]  /*hbm=*/%s9, /*size_in_granules=*/1, /*vmem=*/%s16, /*dst_syncflagno=*/[#allocation6]
hlo: copy.1
 */ }
  0xc0   :  { %18 = dma.hbm_to_vmem [thread:$0]  /*hbm=*/%s9_s14, /*size_in_granules=*/1, /*vmem=*/%s16_s16, /*dst_syncflagno=*/[#allocation6] }
  0xc1   :  { %232 = dma.done.wait [#allocation6], 1 /* local-dma-wait */ }
  0xc2   :  { %233 = vsyncadd [#allocation6], 4294967295 }
  0xc3   :  { %20 = vsyncpa [#allocation6], 1  ;;  %v21_v1 = vld [vmem:[#allocation5] sm:$0xff] } /* End region 11 :: End region 12 */
  0xc4   :  { %201 = vpush %v21_v1 }
  0xc5   :  {}
  0xc6   :  {}
  0xc7   :  {}
  0xc8   :  {}
  0xc9   :  {}
  0xca   :  {}
  0xcb   :  {}
  0xcc   :  {}
  0xcd   :  {}
  0xce   :  {}
  0xcf   :  {}
  0xd0   :  {}
  0xd1   :  {}
  0xd2   :  {}
  0xd3   :  {}
  0xd4   :  {}
  0xd5   :  {}
  0xd6   :  {}
  0xd7   :  {}
  0xd8   :  {}
  0xd9   :  {}
  0xda   :  {}
  0xdb   :  {}
  0xdc   :  {}
  0xdd   :  {}
  0xde   :  {}
  0xdf   :  {}
  0xe0   :  {}
  0xe1   :  {}
  0xe2   :  {}
  0xe3   :  {}
  0xe4   :  {}
  0xe5   :  {}
  0xe6   :  {}
  0xe7   :  {}
  0xe8   :  {}
  0xe9   :  {}
  0xea   :  {}
  0xeb   :  {}
  0xec   :  {}
  0xed   :  {}
  0xee   :  {}
  0xef   :  {}
  0xf0   :  {}
  0xf1   :  {}
  0xf2   :  {}
  0xf3   :  {}
  0xf4   :  {}
  0xf5   :  { %s202_s19 = spop %201 } /* End region 10 */
  0xf6   :  { %s31_s20 = sld [smem:[#allocation7]]  ;;  %v33_v37 = vstv %s202_s19  ;;  %23 = compiler-scheduling-barrier  ;;  %24 = compiler-scheduling-barrier  ;;  %25 = compiler-scheduling-barrier  ;;  %s32_s20 = int_to_ptr.hbm [resolvable:$false] %s31_s20 } /* Start/End empty region 13 */
  0xf7   :  { %34 = vsyncpa [#allocation11], 0  ;;  %35 = vst [vmem:[#allocation8] sm:$0xff] /*vst_source=*/%v33_v37  ;;  %s238_s21 = smov [#allocation9] /* materialized constant */ } /* Start region 19 */
  0xf8   :  { %s44_s22 = sshll.u32 %s238_s21, 4  ;;  %s45_s22 = int_to_ptr.vmem [resolvable:$true] %s44_s22 }
  0xf9   :  { %s220_s23 = scalar_lea.vmem %s45_s22, 16  ;;  %s224_s24 = scalar_lea.vmem %s45_s22, 32 }
  0xfa   :  { %p221_p7 = scmp.ne.s32.totalorder %s45_s22, %s220_s23  ;;  %p225_p8 = scmp.lt.s32.totalorder %s45_s22, %s45_s22 }
  0xfb   :  { %p226_p9 = scmp.lt.s32.totalorder %s224_s24, %s220_s23 }
  0xfc   :  {}
  0xfd   :  { %p227_p10 = por %p226_p9, %p225_p8 }
  0xfe   :  { %v40_v38 = vld [vmem:[#allocation8] sm:$0x1] }
  0xff   :  { %43 = vst [vmem:[#allocation9] sm:$0x1] /*vst_source=*/%v40_v38  ;;  %p228_p11 = pnand %p227_p10, %p221_p7 }
 0x100   :  {}
 0x101   :  { %231 = shalt.err (!%p228_p11) /* BoundsCheck 5 [deref of %s45] for %47 = dma.vmem_to_hbm [thread:$0]  /*vmem=*/%s45, /*size_in_granules=*/16, /*hbm=*/%s32, /*dst_syncflagno=*/[#allocation11]
hlo: <no-hlo-instruction>
 */ }
 0x102   :  { %47 = dma.vmem_to_hbm [thread:$0]  /*vmem=*/%s45_s22, /*size_in_granules=*/16, /*hbm=*/%s32_s20, /*dst_syncflagno=*/[#allocation11] }
 0x103   :  { %234 = dma.done.wait [#allocation11], 16 /* pipeline-emitter-dma-wait */ }
 0x104   :  { %235 = vsyncadd [#allocation11], 4294967280 }
 0x105   :  { %49 = vsyncpa [#allocation11], 1 } /* End region 3 :: End region 19 */
 0x106 PF:  { %27 = vtrace 2684354559 } /* Start/End empty region 4 */
 0x107   :  { %s239_s25 = smov 2147483647 /* materialized constant */ }
 0x108   :  { %30 = vsettm %s239_s25 }
 0x109   :  { %50 = vdelay 1 }
 0x10a   :  { %51 = sfence }
 0x10b   :  { %s240_s26 = smov 0 /* materialized constant */ }
 0x10c   :  { %52 = sst [smem:[#allocation12]] %s240_s26 } /* End region 0 */
