

================================================================
== Vitis HLS Report for 'gesummv_Pipeline_lp3_lp4'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16394|    16394|  0.164 ms|  0.164 ms|  16394|  16394|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3_lp4  |    16392|    16392|        25|         16|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 16, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/gesummv.c:6]   --->   Operation 28 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [src/gesummv.c:6]   --->   Operation 29 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add6815 = alloca i32 1"   --->   Operation 31 'alloca' 'add6815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 32 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten8"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i_2" [src/gesummv.c:6]   --->   Operation 34 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j" [src/gesummv.c:6]   --->   Operation 35 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 0, void %new.latch.for.inc69.split, i1 1, void %newFuncRoot"   --->   Operation 37 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i11 %indvar_flatten8" [src/gesummv.c:31]   --->   Operation 38 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i11 %indvar_flatten8_load, i11 1024" [src/gesummv.c:31]   --->   Operation 39 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln31_1 = add i11 %indvar_flatten8_load, i11 1" [src/gesummv.c:31]   --->   Operation 40 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc72, void %for.inc85.preheader.exitStub" [src/gesummv.c:31]   --->   Operation 41 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/gesummv.c:6]   --->   Operation 42 'load' 'j_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_2_load = load i7 %i_2" [src/gesummv.c:31]   --->   Operation 43 'load' 'i_2_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.77ns)   --->   "%add_ln31 = add i7 %i_2_load, i7 1" [src/gesummv.c:31]   --->   Operation 44 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp3_lp4_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [src/gesummv.c:32]   --->   Operation 47 'bitselect' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.28ns)   --->   "%or_ln6 = or i1 %first_iter_1, i1 %tmp" [src/gesummv.c:6]   --->   Operation 48 'or' 'or_ln6' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.36ns)   --->   "%select_ln6 = select i1 %tmp, i7 0, i7 %j_load" [src/gesummv.c:6]   --->   Operation 49 'select' 'select_ln6' <Predicate = (!icmp_ln31)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.36ns)   --->   "%select_ln31 = select i1 %tmp, i7 %add_ln31, i7 %i_2_load" [src/gesummv.c:31]   --->   Operation 50 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i7 %select_ln31" [src/gesummv.c:31]   --->   Operation 51 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %select_ln31" [src/gesummv.c:31]   --->   Operation 52 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln31" [src/gesummv.c:31]   --->   Operation 53 'getelementptr' 'tmp2_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %or_ln6, void %for.inc69.split, void %for.first.iter.for.inc69" [src/gesummv.c:32]   --->   Operation 54 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%arrayidx67_promoted = load i6 %tmp2_addr" [src/gesummv.c:33]   --->   Operation 55 'load' 'arrayidx67_promoted' <Predicate = (!icmp_ln31 & or_ln6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln6_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln6, i32 1, i32 5" [src/gesummv.c:6]   --->   Operation 56 'partselect' 'lshr_ln6_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6_3" [src/gesummv.c:6]   --->   Operation 57 'zext' 'zext_ln6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln31, i5 %lshr_ln6_3" [src/gesummv.c:33]   --->   Operation 58 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i11 %tmp_7" [src/gesummv.c:33]   --->   Operation 59 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln33_1" [src/gesummv.c:33]   --->   Operation 60 'getelementptr' 'buff_B_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln33_1" [src/gesummv.c:33]   --->   Operation 61 'getelementptr' 'buff_B_1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%buff_B_load = load i11 %buff_B_addr" [src/gesummv.c:33]   --->   Operation 62 'load' 'buff_B_load' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %zext_ln6" [src/gesummv.c:33]   --->   Operation 63 'getelementptr' 'buff_x_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr" [src/gesummv.c:33]   --->   Operation 64 'load' 'buff_x_load' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%buff_B_1_load = load i11 %buff_B_1_addr" [src/gesummv.c:33]   --->   Operation 65 'load' 'buff_B_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln6" [src/gesummv.c:33]   --->   Operation 66 'getelementptr' 'buff_x_1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr" [src/gesummv.c:33]   --->   Operation 67 'load' 'buff_x_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln33 = or i5 %lshr_ln6_3, i5 1" [src/gesummv.c:33]   --->   Operation 68 'or' 'or_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %or_ln33" [src/gesummv.c:33]   --->   Operation 69 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln31, i5 %or_ln33" [src/gesummv.c:33]   --->   Operation 70 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i11 %tmp_8" [src/gesummv.c:33]   --->   Operation 71 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buff_B_addr_1 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln33_2" [src/gesummv.c:33]   --->   Operation 72 'getelementptr' 'buff_B_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buff_B_1_addr_1 = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln33_2" [src/gesummv.c:33]   --->   Operation 73 'getelementptr' 'buff_B_1_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%buff_B_load_1 = load i11 %buff_B_addr_1" [src/gesummv.c:33]   --->   Operation 74 'load' 'buff_B_load_1' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buff_x_addr_1 = getelementptr i32 %buff_x, i64 0, i64 %zext_ln33" [src/gesummv.c:33]   --->   Operation 75 'getelementptr' 'buff_x_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%buff_x_load_1 = load i5 %buff_x_addr_1" [src/gesummv.c:33]   --->   Operation 76 'load' 'buff_x_load_1' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 77 [2/2] (1.23ns)   --->   "%buff_B_1_load_1 = load i11 %buff_B_1_addr_1" [src/gesummv.c:33]   --->   Operation 77 'load' 'buff_B_1_load_1' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buff_x_1_addr_1 = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln33" [src/gesummv.c:33]   --->   Operation 78 'getelementptr' 'buff_x_1_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.23ns)   --->   "%buff_x_1_load_1 = load i5 %buff_x_1_addr_1" [src/gesummv.c:33]   --->   Operation 79 'load' 'buff_x_1_load_1' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln31 = store i11 %add_ln31_1, i11 %indvar_flatten8" [src/gesummv.c:31]   --->   Operation 80 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %select_ln31, i7 %i_2" [src/gesummv.c:6]   --->   Operation 81 'store' 'store_ln6' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc69" [src/gesummv.c:32]   --->   Operation 82 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 83 [1/2] (1.23ns)   --->   "%arrayidx67_promoted = load i6 %tmp2_addr" [src/gesummv.c:33]   --->   Operation 83 'load' 'arrayidx67_promoted' <Predicate = (!icmp_ln31 & or_ln6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%buff_B_load = load i11 %buff_B_addr" [src/gesummv.c:33]   --->   Operation 84 'load' 'buff_B_load' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr" [src/gesummv.c:33]   --->   Operation 85 'load' 'buff_x_load' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 86 [1/2] (1.23ns)   --->   "%buff_B_1_load = load i11 %buff_B_1_addr" [src/gesummv.c:33]   --->   Operation 86 'load' 'buff_B_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr" [src/gesummv.c:33]   --->   Operation 87 'load' 'buff_x_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 88 [1/2] (1.23ns)   --->   "%buff_B_load_1 = load i11 %buff_B_addr_1" [src/gesummv.c:33]   --->   Operation 88 'load' 'buff_B_load_1' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 89 [1/2] (1.23ns)   --->   "%buff_x_load_1 = load i5 %buff_x_addr_1" [src/gesummv.c:33]   --->   Operation 89 'load' 'buff_x_load_1' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 90 [1/2] (1.23ns)   --->   "%buff_B_1_load_1 = load i11 %buff_B_1_addr_1" [src/gesummv.c:33]   --->   Operation 90 'load' 'buff_B_1_load_1' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 91 [1/2] (1.23ns)   --->   "%buff_x_1_load_1 = load i5 %buff_x_1_addr_1" [src/gesummv.c:33]   --->   Operation 91 'load' 'buff_x_1_load_1' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 92 [3/3] (7.01ns)   --->   "%mul2 = fmul i32 %buff_B_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 92 'fmul' 'mul2' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 93 [2/3] (7.01ns)   --->   "%mul2 = fmul i32 %buff_B_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 93 'fmul' 'mul2' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [3/3] (7.01ns)   --->   "%mul62_1 = fmul i32 %buff_B_1_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 94 'fmul' 'mul62_1' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 95 [1/3] (7.01ns)   --->   "%mul2 = fmul i32 %buff_B_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 95 'fmul' 'mul2' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [2/3] (7.01ns)   --->   "%mul62_1 = fmul i32 %buff_B_1_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 96 'fmul' 'mul62_1' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [3/3] (7.01ns)   --->   "%mul62_2 = fmul i32 %buff_B_load_1, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 97 'fmul' 'mul62_2' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 98 [3/3] (7.01ns)   --->   "%mul3 = fmul i32 %mul2, i32 %buff_x_load" [src/gesummv.c:33]   --->   Operation 98 'fmul' 'mul3' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/3] (7.01ns)   --->   "%mul62_1 = fmul i32 %buff_B_1_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 99 'fmul' 'mul62_1' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [2/3] (7.01ns)   --->   "%mul62_2 = fmul i32 %buff_B_load_1, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 100 'fmul' 'mul62_2' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 101 [2/3] (7.01ns)   --->   "%mul3 = fmul i32 %mul2, i32 %buff_x_load" [src/gesummv.c:33]   --->   Operation 101 'fmul' 'mul3' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [3/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %mul62_1, i32 %buff_x_1_load" [src/gesummv.c:33]   --->   Operation 102 'fmul' 'mul65_1' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/3] (7.01ns)   --->   "%mul62_2 = fmul i32 %buff_B_load_1, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 103 'fmul' 'mul62_2' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln33 = store i32 %arrayidx67_promoted, i32 %add6815" [src/gesummv.c:33]   --->   Operation 104 'store' 'store_ln33' <Predicate = (!icmp_ln31 & or_ln6)> <Delay = 0.42>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc69.split" [src/gesummv.c:32]   --->   Operation 105 'br' 'br_ln32' <Predicate = (!icmp_ln31 & or_ln6)> <Delay = 0.00>
ST_8 : Operation 106 [1/3] (7.01ns)   --->   "%mul3 = fmul i32 %mul2, i32 %buff_x_load" [src/gesummv.c:33]   --->   Operation 106 'fmul' 'mul3' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [2/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %mul62_1, i32 %buff_x_1_load" [src/gesummv.c:33]   --->   Operation 107 'fmul' 'mul65_1' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [3/3] (7.01ns)   --->   "%mul65_2 = fmul i32 %mul62_2, i32 %buff_x_load_1" [src/gesummv.c:33]   --->   Operation 108 'fmul' 'mul65_2' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%add6815_load = load i32 %add6815" [src/gesummv.c:33]   --->   Operation 109 'load' 'add6815_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 110 [4/4] (6.43ns)   --->   "%add2 = fadd i32 %add6815_load, i32 %mul3" [src/gesummv.c:33]   --->   Operation 110 'fadd' 'add2' <Predicate = (!icmp_ln31)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %mul62_1, i32 %buff_x_1_load" [src/gesummv.c:33]   --->   Operation 111 'fmul' 'mul65_1' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [2/3] (7.01ns)   --->   "%mul65_2 = fmul i32 %mul62_2, i32 %buff_x_load_1" [src/gesummv.c:33]   --->   Operation 112 'fmul' 'mul65_2' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [3/3] (7.01ns)   --->   "%mul62_3 = fmul i32 %buff_B_1_load_1, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 113 'fmul' 'mul62_3' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 114 [3/4] (6.43ns)   --->   "%add2 = fadd i32 %add6815_load, i32 %mul3" [src/gesummv.c:33]   --->   Operation 114 'fadd' 'add2' <Predicate = (!icmp_ln31)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/3] (7.01ns)   --->   "%mul65_2 = fmul i32 %mul62_2, i32 %buff_x_load_1" [src/gesummv.c:33]   --->   Operation 115 'fmul' 'mul65_2' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [2/3] (7.01ns)   --->   "%mul62_3 = fmul i32 %buff_B_1_load_1, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 116 'fmul' 'mul62_3' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 117 [2/4] (6.43ns)   --->   "%add2 = fadd i32 %add6815_load, i32 %mul3" [src/gesummv.c:33]   --->   Operation 117 'fadd' 'add2' <Predicate = (!icmp_ln31)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/3] (7.01ns)   --->   "%mul62_3 = fmul i32 %buff_B_1_load_1, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 118 'fmul' 'mul62_3' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 119 [1/4] (6.43ns)   --->   "%add2 = fadd i32 %add6815_load, i32 %mul3" [src/gesummv.c:33]   --->   Operation 119 'fadd' 'add2' <Predicate = (!icmp_ln31)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [3/3] (7.01ns)   --->   "%mul65_3 = fmul i32 %mul62_3, i32 %buff_x_1_load_1" [src/gesummv.c:33]   --->   Operation 120 'fmul' 'mul65_3' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 121 [4/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add2, i32 %mul65_1" [src/gesummv.c:33]   --->   Operation 121 'fadd' 'add68_1' <Predicate = (!icmp_ln31)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [2/3] (7.01ns)   --->   "%mul65_3 = fmul i32 %mul62_3, i32 %buff_x_1_load_1" [src/gesummv.c:33]   --->   Operation 122 'fmul' 'mul65_3' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 123 [3/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add2, i32 %mul65_1" [src/gesummv.c:33]   --->   Operation 123 'fadd' 'add68_1' <Predicate = (!icmp_ln31)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/3] (7.01ns)   --->   "%mul65_3 = fmul i32 %mul62_3, i32 %buff_x_1_load_1" [src/gesummv.c:33]   --->   Operation 124 'fmul' 'mul65_3' <Predicate = (!icmp_ln31)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 125 [2/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add2, i32 %mul65_1" [src/gesummv.c:33]   --->   Operation 125 'fadd' 'add68_1' <Predicate = (!icmp_ln31)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 126 [1/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add2, i32 %mul65_1" [src/gesummv.c:33]   --->   Operation 126 'fadd' 'add68_1' <Predicate = (!icmp_ln31)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.77ns)   --->   "%add_ln32 = add i7 %select_ln6, i7 4" [src/gesummv.c:32]   --->   Operation 127 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln32, i32 6" [src/gesummv.c:32]   --->   Operation 128 'bitselect' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %tmp_1, void %new.latch.for.inc69.split, void %last.iter.for.inc69.split" [src/gesummv.c:32]   --->   Operation 129 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln32, i7 %j" [src/gesummv.c:6]   --->   Operation 130 'store' 'store_ln6' <Predicate = (!icmp_ln31)> <Delay = 0.42>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 131 [4/4] (6.43ns)   --->   "%add68_2 = fadd i32 %add68_1, i32 %mul65_2" [src/gesummv.c:33]   --->   Operation 131 'fadd' 'add68_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 132 [3/4] (6.43ns)   --->   "%add68_2 = fadd i32 %add68_1, i32 %mul65_2" [src/gesummv.c:33]   --->   Operation 132 'fadd' 'add68_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 133 [2/4] (6.43ns)   --->   "%add68_2 = fadd i32 %add68_1, i32 %mul65_2" [src/gesummv.c:33]   --->   Operation 133 'fadd' 'add68_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 134 [1/4] (6.43ns)   --->   "%add68_2 = fadd i32 %add68_1, i32 %mul65_2" [src/gesummv.c:33]   --->   Operation 134 'fadd' 'add68_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 135 [4/4] (6.43ns)   --->   "%add68_3 = fadd i32 %add68_2, i32 %mul65_3" [src/gesummv.c:33]   --->   Operation 135 'fadd' 'add68_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 136 [3/4] (6.43ns)   --->   "%add68_3 = fadd i32 %add68_2, i32 %mul65_3" [src/gesummv.c:33]   --->   Operation 136 'fadd' 'add68_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 137 [2/4] (6.43ns)   --->   "%add68_3 = fadd i32 %add68_2, i32 %mul65_3" [src/gesummv.c:33]   --->   Operation 137 'fadd' 'add68_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.86>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gesummv_opt_6ee46e47e337b68f24f5f84a5cf74f02/opt.tcl:12]   --->   Operation 138 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 139 [1/4] (6.43ns)   --->   "%add68_3 = fadd i32 %add68_2, i32 %mul65_3" [src/gesummv.c:33]   --->   Operation 139 'fadd' 'add68_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln33 = store i32 %add68_3, i32 %add6815" [src/gesummv.c:33]   --->   Operation 140 'store' 'store_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.42>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln33 = store i32 %add68_3, i6 %tmp2_addr" [src/gesummv.c:33]   --->   Operation 141 'store' 'store_ln33' <Predicate = (tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln32 = br void %new.latch.for.inc69.split" [src/gesummv.c:32]   --->   Operation 142 'br' 'br_ln32' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.797ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln6', src/gesummv.c:6) of constant 0 on local variable 'i', src/gesummv.c:6 [13]  (0.427 ns)
	'load' operation 7 bit ('i_2_load', src/gesummv.c:31) on local variable 'i', src/gesummv.c:6 [24]  (0.000 ns)
	'add' operation 7 bit ('add_ln31', src/gesummv.c:31) [25]  (0.773 ns)
	'select' operation 7 bit ('select_ln31', src/gesummv.c:31) [31]  (0.360 ns)
	'getelementptr' operation 6 bit ('tmp2_addr', src/gesummv.c:31) [34]  (0.000 ns)
	'load' operation 32 bit ('arrayidx67_promoted', src/gesummv.c:33) on array 'tmp2' [37]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('arrayidx67_promoted', src/gesummv.c:33) on array 'tmp2' [37]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', src/gesummv.c:33) [50]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', src/gesummv.c:33) [50]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', src/gesummv.c:33) [50]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', src/gesummv.c:33) [53]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', src/gesummv.c:33) [53]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', src/gesummv.c:33) [53]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul65_1', src/gesummv.c:33) [59]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul65_2', src/gesummv.c:33) [71]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul62_3', src/gesummv.c:33) [74]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul65_3', src/gesummv.c:33) [77]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul65_3', src/gesummv.c:33) [77]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul65_3', src/gesummv.c:33) [77]  (7.016 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add68_1', src/gesummv.c:33) [60]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add68_1', src/gesummv.c:33) [60]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add68_2', src/gesummv.c:33) [72]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add68_2', src/gesummv.c:33) [72]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add68_2', src/gesummv.c:33) [72]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add68_2', src/gesummv.c:33) [72]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add68_3', src/gesummv.c:33) [78]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add68_3', src/gesummv.c:33) [78]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add68_3', src/gesummv.c:33) [78]  (6.437 ns)

 <State 24>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add68_3', src/gesummv.c:33) [78]  (6.437 ns)
	'store' operation 0 bit ('store_ln33', src/gesummv.c:33) of variable 'add68_3', src/gesummv.c:33 on local variable 'add6815' [86]  (0.427 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln33', src/gesummv.c:33) of variable 'add68_3', src/gesummv.c:33 on array 'tmp2' [83]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
