{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606930306347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606930306348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 10:31:45 2020 " "Processing started: Wed Dec 02 10:31:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606930306348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930306348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ur_ear_fpga_sim -c ur_ear_fpga_sim_audioblade " "Command: quartus_map --read_settings_files=on --write_settings_files=off ur_ear_fpga_sim -c ur_ear_fpga_sim_audioblade" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930306348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606930310773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606930310773 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/ " "Previously generated files were detected in the Platform Designer file generation directory (\"D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/\")." {  } {  } 0 16260 "Previously generated files were detected in the Platform Designer file generation directory (\"%1!s!\")." 0 0 "Analysis & Synthesis" 0 -1 1606930357189 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll.qsys " "Skipped generation of the Platform Designer file \"D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Platform Designer file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Analysis & Synthesis" 0 -1 1606930357189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audioblade-Audioblade_Arch " "Found design unit 1: Audioblade-Audioblade_Arch" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359741 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audioblade " "Found entity 1: Audioblade" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_altera_avalon_st_adapter_180) " "Found design unit 1: audioblade_system_pkg (audioblade_system_altera_avalon_st_adapter_180)" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_irq_mapper_180/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_irq_mapper_180/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_altera_irq_mapper_180) " "Found design unit 1: audioblade_system_pkg (audioblade_system_altera_irq_mapper_180)" {  } { { "audioblade_system/altera_irq_mapper_180/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_irq_mapper_180/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_altera_mm_interconnect_180) " "Found design unit 1: audioblade_system_pkg (audioblade_system_altera_mm_interconnect_180)" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_ur_ear_fpga_sim_10) " "Found design unit 1: audioblade_system_pkg (audioblade_system_ur_ear_fpga_sim_10)" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_pio_180/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_pio_180/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_altera_avalon_pio_180) " "Found design unit 1: audioblade_system_pkg (audioblade_system_altera_avalon_pio_180)" {  } { { "audioblade_system/altera_avalon_pio_180/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_pio_180/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_iopll_180/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_iopll_180/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_altera_iopll_180) " "Found design unit 1: audioblade_system_pkg (audioblade_system_altera_iopll_180)" {  } { { "audioblade_system/altera_iopll_180/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_iopll_180/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/mux_ddr_10/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/mux_ddr_10/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_mux_ddr_10) " "Found design unit 1: audioblade_system_pkg (audioblade_system_mux_ddr_10)" {  } { { "audioblade_system/mux_ddr_10/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_altera_avalon_mm_clock_crossing_bridge_180) " "Found design unit 1: audioblade_system_pkg (audioblade_system_altera_avalon_mm_clock_crossing_bridge_180)" {  } { { "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_altera_emif_a10_hps_180) " "Found design unit 1: audioblade_system_pkg (audioblade_system_altera_emif_a10_hps_180)" {  } { { "audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_180/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_emif_180/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_altera_emif_180) " "Found design unit 1: audioblade_system_pkg (audioblade_system_altera_emif_180)" {  } { { "audioblade_system/altera_emif_180/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_180/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_arria10_hps_180/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_arria10_hps_180/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_altera_arria10_hps_180) " "Found design unit 1: audioblade_system_pkg (audioblade_system_altera_arria10_hps_180)" {  } { { "audioblade_system/altera_arria10_hps_180/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_180/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_fe_qsys_ad1939_audio_blade_v1_10) " "Found design unit 1: audioblade_system_pkg (audioblade_system_fe_qsys_ad1939_audio_blade_v1_10)" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_fpga_microphone_encoder_decoder_10/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/fe_fpga_microphone_encoder_decoder_10/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_fe_fpga_microphone_encoder_decoder_10) " "Found design unit 1: audioblade_system_pkg (audioblade_system_fe_fpga_microphone_encoder_decoder_10)" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_ad7768_v1_10/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/fe_ad7768_v1_10/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_fe_ad7768_v1_10) " "Found design unit 1: audioblade_system_pkg (audioblade_system_fe_ad7768_v1_10)" {  } { { "audioblade_system/FE_AD7768_v1_10/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD7768_v1_10/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_ad5791_v1_10/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/fe_ad5791_v1_10/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_fe_ad5791_v1_10) " "Found design unit 1: audioblade_system_pkg (audioblade_system_fe_ad5791_v1_10)" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_ad4020_10/synth/audioblade_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/fe_ad4020_10/synth/audioblade_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_pkg (audioblade_system_fe_ad4020_10) " "Found design unit 1: audioblade_system_pkg (audioblade_system_fe_ad4020_10)" {  } { { "audioblade_system/FE_AD4020_10/synth/audioblade_system_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/audioblade_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930359981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930359981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_002_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_002_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_rst_controller_002_pkg (audioblade_system_altera_reset_controller_180) " "Found design unit 1: audioblade_system_rst_controller_002_pkg (audioblade_system_altera_reset_controller_180)" {  } { { "audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_002_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_002_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_rst_controller_pkg (audioblade_system_altera_reset_controller_180) " "Found design unit 1: audioblade_system_rst_controller_pkg (audioblade_system_altera_reset_controller_180)" {  } { { "audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/synth/audioblade_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/synth/audioblade_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_rst_controller-rtl " "Found design unit 1: audioblade_system_rst_controller-rtl" {  } { { "audioblade_system/synth/audioblade_system_rst_controller.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system_rst_controller.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360072 ""} { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_rst_controller " "Found entity 1: audioblade_system_rst_controller" {  } { { "audioblade_system/synth/audioblade_system_rst_controller.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system_rst_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/synth/audioblade_system_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/synth/audioblade_system_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_rst_controller_002-rtl " "Found design unit 1: audioblade_system_rst_controller_002-rtl" {  } { { "audioblade_system/synth/audioblade_system_rst_controller_002.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system_rst_controller_002.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360078 ""} { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_rst_controller_002 " "Found entity 1: audioblade_system_rst_controller_002" {  } { { "audioblade_system/synth/audioblade_system_rst_controller_002.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system_rst_controller_002.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/synth/audioblade_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/synth/audioblade_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system-rtl " "Found design unit 1: audioblade_system-rtl" {  } { { "audioblade_system/synth/audioblade_system.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 258 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360187 ""} { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system " "Found entity 1: audioblade_system" {  } { { "audioblade_system/synth/audioblade_system.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_mm_interconnect_180_alyigqi " "Found entity 1: audioblade_system_altera_mm_interconnect_180_alyigqi" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_mm_interconnect_180_alyigqi_cfg:config " "Found design unit 1: audioblade_system_altera_mm_interconnect_180_alyigqi_cfg:config" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_traffic_limiter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_reorder_memory.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360266 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_reorder_memory.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_sc_fifo.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_st_pipeline_base.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_pipeline_base.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_std_synchronizer_nocut.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_aogbhry.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_aogbhry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_multiplexer_180_aogbhry " "Found entity 1: audioblade_system_altera_merlin_multiplexer_180_aogbhry" {  } { { "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_aogbhry.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_aogbhry.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "audioblade_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360337 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "audioblade_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_uoxykti.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_uoxykti.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_demultiplexer_180_uoxykti " "Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_uoxykti" {  } { { "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_uoxykti.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_uoxykti.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_n6zzczq.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_n6zzczq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_multiplexer_180_n6zzczq " "Found entity 1: audioblade_system_altera_merlin_multiplexer_180_n6zzczq" {  } { { "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_n6zzczq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_n6zzczq.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_sc_fifo_180/synth/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_sc_fifo_180/synth/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "audioblade_system/altera_avalon_sc_fifo_180/synth/altera_avalon_sc_fifo.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_sc_fifo_180/synth/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_yxpioly.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_yxpioly.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_demultiplexer_180_yxpioly " "Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_yxpioly" {  } { { "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_yxpioly.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_yxpioly.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_6w2neaq.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_6w2neaq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_demultiplexer_180_6w2neaq " "Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_6w2neaq" {  } { { "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_6w2neaq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_6w2neaq.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audioblade_system_altera_merlin_router_180_6yqffvy.sv(48) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_6yqffvy.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930360422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audioblade_system_altera_merlin_router_180_6yqffvy.sv(49) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_6yqffvy.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930360422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv 2 2 " "Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_router_180_6yqffvy_default_decode " "Found entity 1: audioblade_system_altera_merlin_router_180_6yqffvy_default_decode" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360423 ""} { "Info" "ISGN_ENTITY_NAME" "2 audioblade_system_altera_merlin_router_180_6yqffvy " "Found entity 2: audioblade_system_altera_merlin_router_180_6yqffvy" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_address_alignment.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_slave_translator_180/synth/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_slave_translator_180/synth/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "audioblade_system/altera_merlin_slave_translator_180/synth/altera_merlin_slave_translator.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_slave_translator_180/synth/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_burst_uncompressor.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audioblade_system_altera_merlin_router_180_az2o3ti.sv(48) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_az2o3ti.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930360499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audioblade_system_altera_merlin_router_180_az2o3ti.sv(49) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_az2o3ti.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930360500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv 2 2 " "Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_router_180_az2o3ti_default_decode " "Found entity 1: audioblade_system_altera_merlin_router_180_az2o3ti_default_decode" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360501 ""} { "Info" "ISGN_ENTITY_NAME" "2 audioblade_system_altera_merlin_router_180_az2o3ti " "Found entity 2: audioblade_system_altera_merlin_router_180_az2o3ti" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_caevfly " "Found entity 1: audioblade_system_altera_avalon_st_adapter_180_caevfly" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_caevfly_cfg:config " "Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_caevfly_cfg:config" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_ww4pkiq.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_ww4pkiq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_error_adapter_180_ww4pkiq " "Found entity 1: audioblade_system_error_adapter_180_ww4pkiq" {  } { { "audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_ww4pkiq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_ww4pkiq.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360549 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360549 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360549 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360549 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930360564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_incr_burst_converter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930360579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_default_burst_converter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_address_alignment.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_base.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_o2kdrqa " "Found entity 1: audioblade_system_altera_avalon_st_adapter_180_o2kdrqa" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_o2kdrqa_cfg:config " "Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_o2kdrqa_cfg:config" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_br73nbi.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_br73nbi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_channel_adapter_180_br73nbi " "Found entity 1: audioblade_system_channel_adapter_180_br73nbi" {  } { { "audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_br73nbi.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_br73nbi.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_irq_mapper_180/synth/audioblade_system_altera_irq_mapper_180_vrecy4a.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_irq_mapper_180/synth/audioblade_system_altera_irq_mapper_180_vrecy4a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_irq_mapper_180_vrecy4a " "Found entity 1: audioblade_system_altera_irq_mapper_180_vrecy4a" {  } { { "audioblade_system/altera_irq_mapper_180/synth/audioblade_system_altera_irq_mapper_180_vrecy4a.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_irq_mapper_180/synth/audioblade_system_altera_irq_mapper_180_vrecy4a.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_ad4020_10/synth/fe_ad4020_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad4020_10/synth/fe_ad4020_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FE_AD4020_v1-rtl " "Found design unit 1: FE_AD4020_v1-rtl" {  } { { "audioblade_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360654 ""} { "Info" "ISGN_ENTITY_NAME" "1 FE_AD4020_v1 " "Found entity 1: FE_AD4020_v1" {  } { { "audioblade_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_ad4020_10/synth/spi_abstract.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad4020_10/synth/spi_abstract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_abstract-Behavioral " "Found design unit 1: spi_abstract-Behavioral" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360661 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_abstract " "Found entity 1: spi_abstract" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_ad4020_10/synth/spi_commands.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad4020_10/synth/spi_commands.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_commands-Behavioral " "Found design unit 1: spi_commands-Behavioral" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360689 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_commands " "Found entity 1: spi_commands" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_ad4020_10/synth/spi_clk_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad4020_10/synth/spi_clk_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_clk_delay-rtl " "Found design unit 1: spi_clk_delay-rtl" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_clk_delay.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_clk_delay.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360731 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_clk_delay " "Found entity 1: spi_clk_delay" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_clk_delay.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_clk_delay.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360731 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(105) " "Verilog HDL Expression warning at mux_ddr.v(105): truncated literal to match 3 bits" {  } { { "audioblade_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1606930360738 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(106) " "Verilog HDL Expression warning at mux_ddr.v(106): truncated literal to match 3 bits" {  } { { "audioblade_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1606930360739 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(107) " "Verilog HDL Expression warning at mux_ddr.v(107): truncated literal to match 3 bits" {  } { { "audioblade_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1606930360739 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(108) " "Verilog HDL Expression warning at mux_ddr.v(108): truncated literal to match 3 bits" {  } { { "audioblade_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1606930360739 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(109) " "Verilog HDL Expression warning at mux_ddr.v(109): truncated literal to match 3 bits" {  } { { "audioblade_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1606930360739 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(110) " "Verilog HDL Expression warning at mux_ddr.v(110): truncated literal to match 3 bits" {  } { { "audioblade_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1606930360739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/mux_ddr_10/synth/mux_ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/mux_ddr_10/synth/mux_ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ddr " "Found entity 1: mux_ddr" {  } { { "audioblade_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_ad7768_v1_10/synth/fe_ad7768_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad7768_v1_10/synth/fe_ad7768_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FE_AD7768_v1-rtl " "Found design unit 1: FE_AD7768_v1-rtl" {  } { { "audioblade_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360757 ""} { "Info" "ISGN_ENTITY_NAME" "1 FE_AD7768_v1 " "Found entity 1: FE_AD7768_v1" {  } { { "audioblade_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/ad1939_hps_audio_blade_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/ad1939_hps_audio_blade_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD1939_hps_audio_blade-behavioral " "Found design unit 1: AD1939_hps_audio_blade-behavioral" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360791 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD1939_hps_audio_blade " "Found entity 1: AD1939_hps_audio_blade" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/parallel2serial_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/parallel2serial_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel2serial_32bits-SYN " "Found design unit 1: parallel2serial_32bits-SYN" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360829 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parallel2Serial_32bits " "Found entity 1: Parallel2Serial_32bits" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/serial2parallel_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/serial2parallel_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel_32bits-SYN " "Found design unit 1: serial2parallel_32bits-SYN" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360855 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial2Parallel_32bits " "Found entity 1: Serial2Parallel_32bits" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/fixed_resize_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/fixed_resize_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_resize_pkg (audioblade_system_ur_ear_fpga_sim_10) " "Found design unit 1: fixed_resize_pkg (audioblade_system_ur_ear_fpga_sim_10)" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/fixed_resize_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/fixed_resize_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_resize_pkg-body " "Found design unit 2: fixed_resize_pkg-body" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/fixed_resize_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/fixed_resize_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_dataplane_pkg (audioblade_system_ur_ear_fpga_sim_10) " "Found design unit 1: ur_ear_fpga_sim_dataplane_pkg (audioblade_system_ur_ear_fpga_sim_10)" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_calculate_wbout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_calculate_wbout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360896 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360902 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_matlab_function1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_matlab_function1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360908 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1 " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360921 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360930 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360937 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360944 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360997 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930360997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930360997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361004 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361010 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361025 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361032 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361038 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_third_order_iir_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_third_order_iir_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter-rtl " "Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361045 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter " "Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361053 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361061 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single " "Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361070 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single " "Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361076 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361085 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361091 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361098 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function " "Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361105 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361112 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361117 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361124 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter " "Found entity 1: ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361130 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single " "Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361158 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361165 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single " "Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361173 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single " "Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361180 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361187 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single " "Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361193 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block " "Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361198 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter-rtl " "Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361204 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter " "Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell-rtl " "Found design unit 1: ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361211 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell " "Found entity 1: ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calculate_tauc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calculate_tauc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_Calculate_tauc1-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_Calculate_tauc1-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361217 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_Calculate_tauc1 " "Found entity 1: ur_ear_fpga_sim_calc_tau_Calculate_tauc1" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calculate_tauwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calculate_tauwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_Calculate_tauwb-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_Calculate_tauwb-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauwb.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauwb.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361223 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_Calculate_tauwb " "Found entity 1: ur_ear_fpga_sim_calc_tau_Calculate_tauwb" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauwb.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauwb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_calc_tau-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_calc_tau-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361250 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_calc_tau " "Found entity 1: ur_ear_fpga_sim_calc_tau_calc_tau" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_gain_groupdelay-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_gain_groupdelay-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361257 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_gain_groupdelay " "Found entity 1: ur_ear_fpga_sim_calc_tau_gain_groupdelay" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361264 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_en5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_en5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361271 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5 " "Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_cos_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_cos_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_cos_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_cos_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_cos_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_cos_single.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361296 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_cos_single " "Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_cos_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_cos_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_cos_single.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_div_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_div_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_div_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_div_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_div_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_div_single " "Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_div_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_div_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_floor_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_floor_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_floor_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_floor_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_floor_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_floor_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361342 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_floor_single " "Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_floor_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_floor_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_floor_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361349 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single " "Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361356 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_recip_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_recip_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_recip_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_recip_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_recip_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_recip_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361364 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_recip_single " "Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_recip_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_recip_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_recip_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_relop_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_relop_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_relop_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_relop_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_relop_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361370 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_relop_single " "Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_relop_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_relop_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sqrt_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sqrt_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_sqrt_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_sqrt_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sqrt_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sqrt_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361380 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_sqrt_single " "Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_sqrt_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sqrt_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sqrt_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361404 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_simpledualportram_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_simpledualportram_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361410 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic " "Found entity 1: ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_write_address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_write_address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_tau_write_address_generator-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_tau_write_address_generator-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_write_address_generator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_write_address_generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361419 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_tau_write_address_generator " "Found entity 1: ur_ear_fpga_sim_calc_tau_write_address_generator" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_write_address_generator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_write_address_generator.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_control_path_control_path-rtl " "Found design unit 1: ur_ear_fpga_sim_control_path_control_path-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361425 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_control_path_control_path " "Found entity 1: ur_ear_fpga_sim_control_path_control_path" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_iir_10th_order_iir_10th_order-rtl " "Found design unit 1: ur_ear_fpga_sim_iir_10th_order_iir_10th_order-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361431 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_iir_10th_order_iir_10th_order " "Found entity 1: ur_ear_fpga_sim_iir_10th_order_iir_10th_order" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_iir_10th_order_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_iir_10th_order_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361439 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_iir_10th_order_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_iir_10th_order_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_iir_10th_order_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_iir_10th_order_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361445 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_iir_10th_order_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_iir_10th_order_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361451 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp " "Found entity 1: ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361458 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single " "Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361469 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361481 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single " "Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_div_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_div_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_div_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_div_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_div_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361512 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_div_single " "Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_div_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_div_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361520 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361526 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_coeff_calc_coeff-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_coeff_calc_coeff-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361532 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_coeff_calc_coeff " "Found entity 1: ur_ear_fpga_sim_calc_coeff_calc_coeff" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361555 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361589 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single " "Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_div_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_div_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_div_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_div_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_div_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361599 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_div_single " "Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_div_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_div_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361605 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single " "Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_pow_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_pow_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_pow_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_pow_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_pow_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_pow_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361617 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_pow_single " "Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_pow_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_pow_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_pow_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361625 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361631 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_coeff_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_temp_calc_temp-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_temp_calc_temp-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361637 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_temp_calc_temp " "Found entity 1: ur_ear_fpga_sim_calc_temp_calc_temp" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_temp_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_temp_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361645 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_temp_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_calc_temp_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_convert_double2single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_convert_double2single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_temp_nfp_convert_double2single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_temp_nfp_convert_double2single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_convert_double2single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361655 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_temp_nfp_convert_double2single " "Found entity 1: ur_ear_fpga_sim_calc_temp_nfp_convert_double2single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_convert_double2single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_pow_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_pow_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_temp_nfp_pow_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_temp_nfp_pow_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_pow_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_pow_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361671 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_temp_nfp_pow_single " "Found entity 1: ur_ear_fpga_sim_calc_temp_nfp_pow_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_pow_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_pow_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_temp_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_temp_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361693 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_temp_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_calc_temp_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361700 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients " "Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361708 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single " "Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361716 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361726 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single " "Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361735 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single " "Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361741 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single " "Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361749 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361781 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single " "Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter-rtl " "Found design unit 1: ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361818 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter " "Found entity 1: ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_calculate_c1filterout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_calculate_c1filterout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout-rtl " "Found design unit 1: ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout " "Found entity 1: ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361830 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter-rtl " "Found design unit 1: ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361836 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter " "Found entity 1: ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_calculate_c2filterout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_calculate_c2filterout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout-rtl " "Found design unit 1: ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361842 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout " "Found entity 1: ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single-rtl " "Found design unit 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361862 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single " "Found entity 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single-rtl " "Found design unit 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361869 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single " "Found entity 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361876 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361882 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361888 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361895 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361905 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_div_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_div_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_div_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_div_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_div_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_div_single " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_div_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_div_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361933 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361942 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_log_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_log_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361951 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_log_single " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_log_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361958 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361964 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361973 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361978 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_Subsystem-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_Subsystem-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361985 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_nl_log_Subsystem " "Found entity 1: ur_ear_fpga_sim_ihc_nl_log_Subsystem" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361991 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter " "Found entity 1: ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361998 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930361998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930361998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362006 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362013 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362020 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell-rtl " "Found design unit 1: ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362027 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell " "Found entity 1: ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single-rtl " "Found design unit 1: ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362037 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single " "Found entity 1: ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_filter_path_filter_path-rtl " "Found design unit 1: ur_ear_fpga_sim_filter_path_filter_path-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_filter_path_filter_path " "Found entity 1: ur_ear_fpga_sim_filter_path_filter_path" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_auditory_nerve_auditory_nerve-rtl " "Found design unit 1: ur_ear_fpga_sim_auditory_nerve_auditory_nerve-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362050 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_auditory_nerve_auditory_nerve " "Found entity 1: ur_ear_fpga_sim_auditory_nerve_auditory_nerve" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter-rtl " "Found design unit 1: ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362057 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter " "Found entity 1: ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_middle_ear_filter_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_middle_ear_filter_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362065 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_middle_ear_filter_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_middle_ear_filter_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single-rtl " "Found design unit 1: ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362071 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single " "Found entity 1: ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362077 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362083 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/accumulator/ur_ear_fpga_sim_accumulator_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/accumulator/ur_ear_fpga_sim_accumulator_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_accumulator_accumulator-rtl " "Found design unit 1: ur_ear_fpga_sim_accumulator_accumulator-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/accumulator/ur_ear_fpga_sim_accumulator_accumulator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/accumulator/ur_ear_fpga_sim_accumulator_accumulator.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362089 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_accumulator_accumulator " "Found entity 1: ur_ear_fpga_sim_accumulator_accumulator" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/accumulator/ur_ear_fpga_sim_accumulator_accumulator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/accumulator/ur_ear_fpga_sim_accumulator_accumulator.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_initialize_signal_initialize_signal-rtl " "Found design unit 1: ur_ear_fpga_sim_initialize_signal_initialize_signal-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362095 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_initialize_signal_initialize_signal " "Found entity 1: ur_ear_fpga_sim_initialize_signal_initialize_signal" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_initialize_signal_nfp_wire_double-rtl " "Found design unit 1: ur_ear_fpga_sim_initialize_signal_nfp_wire_double-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362101 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_initialize_signal_nfp_wire_double " "Found entity 1: ur_ear_fpga_sim_initialize_signal_nfp_wire_double" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_calc_tref.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_calc_tref.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_calc_Tref-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_calc_Tref-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_calc_Tref.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_calc_Tref.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362107 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_calc_Tref " "Found entity 1: ur_ear_fpga_sim_redocking_site_calc_Tref" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_calc_Tref.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_calc_Tref.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_cal_trel_k-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_cal_trel_k-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362112 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_cal_trel_k " "Found entity 1: ur_ear_fpga_sim_redocking_site_cal_trel_k" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_current_refactory_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_current_refactory_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_Current_Refactory_Component-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_Current_Refactory_Component-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Refactory_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Refactory_Component.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362118 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_Current_Refactory_Component " "Found entity 1: ur_ear_fpga_sim_redocking_site_Current_Refactory_Component" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Refactory_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Refactory_Component.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_current_release_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_current_release_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_Current_Release_Component-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_Current_Release_Component-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Release_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Release_Component.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362125 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_Current_Release_Component " "Found entity 1: ur_ear_fpga_sim_redocking_site_Current_Release_Component" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Release_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Release_Component.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_elapsed_time_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_elapsed_time_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362131 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component " "Found entity 1: ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_abs_double-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_abs_double-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362137 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_abs_double " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_abs_double" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362145 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_en0_to_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_en0_to_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362154 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_en0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_en0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362161 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0 " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_div_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_div_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_div_single-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_div_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_div_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362192 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_div_single " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_div_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_div_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_log10_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_log10_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_log10_single-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_log10_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_log10_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_log10_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362202 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_log10_single " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_log10_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_log10_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_log10_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362210 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_recip_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_recip_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_recip_single-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_recip_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_recip_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_recip_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362218 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_recip_single " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_recip_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_recip_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_recip_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_double.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_double.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_relop_double-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_relop_double-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_double.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_double.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362224 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_relop_double " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_relop_double" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_double.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_double.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_relop_single-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362231 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_relop_single " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_relop_single_block-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single_block-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362237 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_relop_single_block " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single_block" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362243 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1 " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_round_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_round_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_round_single-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_round_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_round_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_round_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362250 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_round_single " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_round_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_round_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_round_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362260 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362265 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_redocking_site-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_redocking_site-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362272 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_redocking_site " "Found entity 1: ur_ear_fpga_sim_redocking_site_redocking_site" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redock_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redock_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_Redock_Component-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_Redock_Component-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362279 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_Redock_Component " "Found entity 1: ur_ear_fpga_sim_redocking_site_Redock_Component" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_unitrateinterval_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_unitrateinterval_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_unitRateInterval_Component-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_unitRateInterval_Component-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_unitRateInterval_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_unitRateInterval_Component.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362284 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_unitRateInterval_Component " "Found entity 1: ur_ear_fpga_sim_redocking_site_unitRateInterval_Component" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_unitRateInterval_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_unitRateInterval_Component.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_xsum_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_xsum_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_redocking_site_Xsum_Component-rtl " "Found design unit 1: ur_ear_fpga_sim_redocking_site_Xsum_Component-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362291 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_redocking_site_Xsum_Component " "Found entity 1: ur_ear_fpga_sim_redocking_site_Xsum_Component" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_correct_redocking_period.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_correct_redocking_period.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period-rtl " "Found design unit 1: ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362298 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period " "Found entity 1: ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_current_redock_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_current_redock_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_spike_generator_Current_Redock_Component-rtl " "Found design unit 1: ur_ear_fpga_sim_spike_generator_Current_Redock_Component-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362305 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_spike_generator_Current_Redock_Component " "Found entity 1: ur_ear_fpga_sim_spike_generator_Current_Redock_Component" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_abs_double-rtl " "Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_abs_double-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362310 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_abs_double " "Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_abs_double" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362318 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_double2single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_double2single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_convert_double2single-rtl " "Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_convert_double2single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_double2single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362330 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_convert_double2single " "Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_convert_double2single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_double2single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_en0_to_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_en0_to_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single-rtl " "Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362341 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single " "Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_div_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_div_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_div_single-rtl " "Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_div_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_div_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362353 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_div_single " "Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_div_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_div_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_div_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362360 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362368 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_spike_generator_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_redocking_calculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_redocking_calculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_spike_generator_Redocking_Calculation-rtl " "Found design unit 1: ur_ear_fpga_sim_spike_generator_Redocking_Calculation-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362374 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_spike_generator_Redocking_Calculation " "Found entity 1: ur_ear_fpga_sim_spike_generator_Redocking_Calculation" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_spike_generator_spike_generator-rtl " "Found design unit 1: ur_ear_fpga_sim_spike_generator_spike_generator-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362381 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_spike_generator_spike_generator " "Found entity 1: ur_ear_fpga_sim_spike_generator_spike_generator" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single-rtl " "Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362386 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single " "Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362394 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single-rtl " "Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362415 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single " "Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362421 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single-rtl " "Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362429 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single " "Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single-rtl " "Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362436 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single " "Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single-rtl " "Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single " "Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter-rtl " "Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362448 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter " "Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_Subsystem-rtl " "Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_Subsystem-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362454 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_nl_pla_filter_Subsystem " "Found entity 1: ur_ear_fpga_sim_nl_pla_filter_Subsystem" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_fast_power_law.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_fast_power_law.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law-rtl " "Found design unit 1: ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362461 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law " "Found entity 1: ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_add_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_add_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_add_single-rtl " "Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_add_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_add_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362482 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_add_single " "Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_add_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_add_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_add_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single-rtl " "Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362488 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single " "Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_mul_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_mul_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_mul_single-rtl " "Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_mul_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_mul_single.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362494 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_mul_single " "Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_mul_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_mul_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_mul_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_relop_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_relop_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_relop_single-rtl " "Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_relop_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_relop_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362501 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_relop_single " "Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_relop_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_relop_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_relop_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_sub_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_sub_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_sub_single-rtl " "Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_sub_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_sub_single.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362509 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_sub_single " "Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_sub_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_sub_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_sub_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single-rtl " "Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362515 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single " "Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_power_law_adapter_power_law_adapter-rtl " "Found design unit 1: ur_ear_fpga_sim_power_law_adapter_power_law_adapter-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362521 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_power_law_adapter_power_law_adapter " "Found entity 1: ur_ear_fpga_sim_power_law_adapter_power_law_adapter" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_slow_power_law.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_slow_power_law.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law-rtl " "Found design unit 1: ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362528 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law " "Found entity 1: ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_synapse_model_synapse_model-rtl " "Found design unit 1: ur_ear_fpga_sim_synapse_model_synapse_model-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362534 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_synapse_model_synapse_model " "Found entity 1: ur_ear_fpga_sim_synapse_model_synapse_model" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator-rtl " "Found design unit 1: ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362541 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator " "Found entity 1: ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_avalon_data_processing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_avalon_data_processing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_Avalon_Data_Processing-rtl " "Found design unit 1: ur_ear_fpga_sim_Avalon_Data_Processing-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362547 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_Avalon_Data_Processing " "Found entity 1: ur_ear_fpga_sim_Avalon_Data_Processing" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_dataplane-rtl " "Found design unit 1: ur_ear_fpga_sim_dataplane-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362554 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_dataplane " "Found entity 1: ur_ear_fpga_sim_dataplane" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_dataplane_avalon-ur_ear_fpga_sim_dataplane_avalon_arch " "Found design unit 1: ur_ear_fpga_sim_dataplane_avalon-ur_ear_fpga_sim_dataplane_avalon_arch" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362575 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_dataplane_avalon " "Found entity 1: ur_ear_fpga_sim_dataplane_avalon" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_dataplane_tc-rtl " "Found design unit 1: ur_ear_fpga_sim_dataplane_tc-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_tc.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_tc.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362581 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_dataplane_tc " "Found entity 1: ur_ear_fpga_sim_dataplane_tc" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_tc.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_tc.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_double2single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_double2single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_nfp_convert_double2single-rtl " "Found design unit 1: ur_ear_fpga_sim_nfp_convert_double2single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_double2single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362590 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_nfp_convert_double2single " "Found entity 1: ur_ear_fpga_sim_nfp_convert_double2single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_double2single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_double2single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_sfix_32_en28_to_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_sfix_32_en28_to_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single-rtl " "Found design unit 1: ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362601 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single " "Found entity 1: ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_ur_ear_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_ur_ear_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ur_ear_fpga_sim_UR_EAR_FPGA-rtl " "Found design unit 1: ur_ear_fpga_sim_UR_EAR_FPGA-rtl" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362607 ""} { "Info" "ISGN_ENTITY_NAME" "1 ur_ear_fpga_sim_UR_EAR_FPGA " "Found entity 1: ur_ear_fpga_sim_UR_EAR_FPGA" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_iopll_180_bgd33sq " "Found entity 1: audioblade_system_altera_iopll_180_bgd33sq" {  } { { "audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_cgdcaea " "Found entity 1: audioblade_system_altera_avalon_st_adapter_180_cgdcaea" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_cgdcaea_cfg:config " "Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_cgdcaea_cfg:config" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_iipikvi.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_iipikvi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_channel_adapter_180_iipikvi " "Found entity 1: audioblade_system_channel_adapter_180_iipikvi" {  } { { "audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_iipikvi.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_iipikvi.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_ad5791_v1_10/synth/fe_ad5791_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad5791_v1_10/synth/fe_ad5791_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FE_AD5791_v1-rtl " "Found design unit 1: FE_AD5791_v1-rtl" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362707 ""} { "Info" "ISGN_ENTITY_NAME" "1 FE_AD5791_v1 " "Found entity 1: FE_AD5791_v1" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_u2irali " "Found entity 1: audioblade_system_altera_avalon_st_adapter_180_u2irali" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_u2irali_cfg:config " "Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_u2irali_cfg:config" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_wixceeq.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_wixceeq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_channel_adapter_180_wixceeq " "Found entity 1: audioblade_system_channel_adapter_180_wixceeq" {  } { { "audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_wixceeq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_wixceeq.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_emif_180_hqphmvy " "Found entity 1: audioblade_system_altera_emif_180_hqphmvy" {  } { { "audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_emif_180_hqphmvy_cfg:config " "Found design unit 1: audioblade_system_altera_emif_180_hqphmvy_cfg:config" {  } { { "audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i " "Found entity 1: audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i" {  } { { "audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg:config " "Found design unit 1: audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg:config" {  } { { "audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y " "Found entity 1: audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y" {  } { { "audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_mm_bridge_180/synth/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_mm_bridge_180/synth/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "audioblade_system/altera_avalon_mm_bridge_180/synth/altera_avalon_mm_bridge.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_bridge_180/synth/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_mm_interconnect_180_l5dmrei " "Found entity 1: audioblade_system_altera_mm_interconnect_180_l5dmrei" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_mm_interconnect_180_l5dmrei_cfg:config " "Found design unit 1: audioblade_system_altera_mm_interconnect_180_l5dmrei_cfg:config" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_master_translator_180/synth/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_master_translator_180/synth/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "audioblade_system/altera_merlin_master_translator_180/synth/altera_merlin_master_translator.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_master_translator_180/synth/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_reset_controller_180/synth/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_reset_controller_180/synth/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "audioblade_system/altera_reset_controller_180/synth/altera_reset_controller.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_reset_controller_180/synth/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_reset_controller_180/synth/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_reset_controller_180/synth/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "audioblade_system/altera_reset_controller_180/synth/altera_reset_synchronizer.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_reset_controller_180/synth/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930362976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930362976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top " "Found entity 1: audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux " "Found entity 1: audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_emif_arch_nf_180_6fyzjwi " "Found entity 1: audioblade_system_altera_emif_arch_nf_180_6fyzjwi" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_bufs " "Found entity 1: altera_emif_arch_nf_bufs" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_se_i " "Found entity 1: altera_emif_arch_nf_buf_udir_se_i" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_i.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_o.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_o.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_se_o " "Found entity 1: altera_emif_arch_nf_buf_udir_se_o" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_o.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_o.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_df_i " "Found entity 1: altera_emif_arch_nf_buf_udir_df_i" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_i.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_o.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_o.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_df_o " "Found entity 1: altera_emif_arch_nf_buf_udir_df_o" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_o.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_o.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_cp_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_cp_i " "Found entity 1: altera_emif_arch_nf_buf_udir_cp_i" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_df.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_df.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_bdir_df " "Found entity 1: altera_emif_arch_nf_buf_bdir_df" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_df.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_df.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_se.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_bdir_se " "Found entity 1: altera_emif_arch_nf_buf_bdir_se" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_se.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_se.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_unused.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_unused.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_unused " "Found entity 1: altera_emif_arch_nf_buf_unused" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_unused.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_unused.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll " "Found entity 1: altera_emif_arch_nf_pll" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_fast_sim.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_fast_sim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll_fast_sim " "Found entity 1: altera_emif_arch_nf_pll_fast_sim" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_fast_sim.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_fast_sim.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_extra_clks.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_extra_clks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll_extra_clks " "Found entity 1: altera_emif_arch_nf_pll_extra_clks" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_extra_clks.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_extra_clks.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_oct.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_oct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_oct " "Found entity 1: altera_emif_arch_nf_oct" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_oct.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_oct.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_core_clks_rsts.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_core_clks_rsts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_core_clks_rsts " "Found entity 1: altera_emif_arch_nf_core_clks_rsts" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_core_clks_rsts.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_core_clks_rsts.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hps_clks_rsts.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hps_clks_rsts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hps_clks_rsts " "Found entity 1: altera_emif_arch_nf_hps_clks_rsts" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hps_clks_rsts.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hps_clks_rsts.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles_wrap " "Found entity 1: altera_emif_arch_nf_io_tiles_wrap" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles " "Found entity 1: altera_emif_arch_nf_io_tiles" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles.sv" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_abphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_abphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles_abphy " "Found entity 1: altera_emif_arch_nf_io_tiles_abphy" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_abphy.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_abphy.sv" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_abphy_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_abphy_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_abphy_mux " "Found entity 1: altera_emif_arch_nf_abphy_mux" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_abphy_mux.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_abphy_mux.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_avl_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_avl_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_avl_if " "Found entity 1: altera_emif_arch_nf_hmc_avl_if" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_avl_if.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_avl_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_sideband_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_sideband_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_sideband_if " "Found entity 1: altera_emif_arch_nf_hmc_sideband_if" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_sideband_if.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_sideband_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_mmr_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_mmr_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_mmr_if " "Found entity 1: altera_emif_arch_nf_hmc_mmr_if" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_mmr_if.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_mmr_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_amm_data_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_amm_data_if " "Found entity 1: altera_emif_arch_nf_hmc_amm_data_if" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_ast_data_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_ast_data_if " "Found entity 1: altera_emif_arch_nf_hmc_ast_data_if" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_afi_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_afi_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_afi_if " "Found entity 1: altera_emif_arch_nf_afi_if" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_afi_if.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_afi_if.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_seq_if " "Found entity 1: altera_emif_arch_nf_seq_if" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_regs " "Found entity 1: altera_emif_arch_nf_regs" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_regs.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_regs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_oct.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_oct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_oct " "Found entity 1: altera_oct" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_oct.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_oct.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/altera_oct_um_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_oct_um_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_oct_um_fsm " "Found entity 1: altera_oct_um_fsm" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_oct_um_fsm.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_oct_um_fsm.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_mm_interconnect_180_2zdh4ci " "Found entity 1: audioblade_system_altera_mm_interconnect_180_2zdh4ci" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_mm_interconnect_180_2zdh4ci_cfg:config " "Found design unit 1: audioblade_system_altera_mm_interconnect_180_2zdh4ci_cfg:config" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audioblade_system_altera_merlin_router_180_dqbhvfa.sv(48) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_dqbhvfa.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audioblade_system_altera_merlin_router_180_dqbhvfa.sv(49) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_dqbhvfa.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv 2 2 " "Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_router_180_dqbhvfa_default_decode " "Found entity 1: audioblade_system_altera_merlin_router_180_dqbhvfa_default_decode" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363542 ""} { "Info" "ISGN_ENTITY_NAME" "2 audioblade_system_altera_merlin_router_180_dqbhvfa " "Found entity 2: audioblade_system_altera_merlin_router_180_dqbhvfa" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_ay6xe7y.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_ay6xe7y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_multiplexer_180_ay6xe7y " "Found entity 1: audioblade_system_altera_merlin_multiplexer_180_ay6xe7y" {  } { { "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_ay6xe7y.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_ay6xe7y.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audioblade_system_altera_merlin_router_180_goyglzq.sv(48) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_goyglzq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audioblade_system_altera_merlin_router_180_goyglzq.sv(49) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_goyglzq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv 2 2 " "Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_router_180_goyglzq_default_decode " "Found entity 1: audioblade_system_altera_merlin_router_180_goyglzq_default_decode" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363564 ""} { "Info" "ISGN_ENTITY_NAME" "2 audioblade_system_altera_merlin_router_180_goyglzq " "Found entity 2: audioblade_system_altera_merlin_router_180_goyglzq" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_address_alignment.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_burst_uncompressor.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audioblade_system_altera_merlin_router_180_iv666ga.sv(48) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_iv666ga.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audioblade_system_altera_merlin_router_180_iv666ga.sv(49) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_iv666ga.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv 2 2 " "Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_router_180_iv666ga_default_decode " "Found entity 1: audioblade_system_altera_merlin_router_180_iv666ga_default_decode" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363609 ""} { "Info" "ISGN_ENTITY_NAME" "2 audioblade_system_altera_merlin_router_180_iv666ga " "Found entity 2: audioblade_system_altera_merlin_router_180_iv666ga" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_burst_uncompressor.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_avalon_sc_fifo.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_address_alignment.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa " "Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa" {  } { { "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq " "Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq" {  } { { "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audioblade_system_altera_merlin_router_180_lxmadiq.sv(48) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_lxmadiq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audioblade_system_altera_merlin_router_180_lxmadiq.sv(49) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_lxmadiq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv 2 2 " "Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_router_180_lxmadiq_default_decode " "Found entity 1: audioblade_system_altera_merlin_router_180_lxmadiq_default_decode" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363686 ""} { "Info" "ISGN_ENTITY_NAME" "2 audioblade_system_altera_merlin_router_180_lxmadiq " "Found entity 2: audioblade_system_altera_merlin_router_180_lxmadiq" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_zd5hm5y.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_zd5hm5y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_multiplexer_180_zd5hm5y " "Found entity 1: audioblade_system_altera_merlin_multiplexer_180_zd5hm5y" {  } { { "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_zd5hm5y.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_zd5hm5y.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_fpga_microphone_encoder_decoder_10/synth/fe_fpga_microphone_encoder_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/fe_fpga_microphone_encoder_decoder_10/synth/fe_fpga_microphone_encoder_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FE_FPGA_Microphone_Encoder_Decoder-rtl " "Found design unit 1: FE_FPGA_Microphone_Encoder_Decoder-rtl" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363723 ""} { "Info" "ISGN_ENTITY_NAME" "1 FE_FPGA_Microphone_Encoder_Decoder " "Found entity 1: FE_FPGA_Microphone_Encoder_Decoder" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/fe_fpga_microphone_encoder_decoder_10/synth/generic_shift_container.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioblade_system/fe_fpga_microphone_encoder_decoder_10/synth/generic_shift_container.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_Shift_Container-rtl " "Found design unit 1: Generic_Shift_Container-rtl" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/Generic_Shift_Container.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/Generic_Shift_Container.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363750 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generic_Shift_Container " "Found entity 1: Generic_Shift_Container" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/Generic_Shift_Container.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/Generic_Shift_Container.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_bbxpcfy " "Found entity 1: audioblade_system_altera_avalon_st_adapter_180_bbxpcfy" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_bbxpcfy_cfg:config " "Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_bbxpcfy_cfg:config" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_agpsntq.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_agpsntq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_channel_adapter_180_agpsntq " "Found entity 1: audioblade_system_channel_adapter_180_agpsntq" {  } { { "audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_agpsntq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_agpsntq.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_mm_interconnect_180_nzcyb6q " "Found entity 1: audioblade_system_altera_mm_interconnect_180_nzcyb6q" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_mm_interconnect_180_nzcyb6q_cfg:config " "Found design unit 1: audioblade_system_altera_mm_interconnect_180_nzcyb6q_cfg:config" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_pio_180/synth/audioblade_system_altera_avalon_pio_180_4xcd3ea.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_pio_180/synth/audioblade_system_altera_avalon_pio_180_4xcd3ea.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_avalon_pio_180_4xcd3ea " "Found entity 1: audioblade_system_altera_avalon_pio_180_4xcd3ea" {  } { { "audioblade_system/altera_avalon_pio_180/synth/audioblade_system_altera_avalon_pio_180_4xcd3ea.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_pio_180/synth/audioblade_system_altera_avalon_pio_180_4xcd3ea.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_mm_interconnect_180_d4sniia " "Found entity 1: audioblade_system_altera_mm_interconnect_180_d4sniia" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_mm_interconnect_180_d4sniia_cfg:config " "Found design unit 1: audioblade_system_altera_mm_interconnect_180_d4sniia_cfg:config" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audioblade_system_altera_merlin_router_180_gil3sua.sv(48) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_gil3sua.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audioblade_system_altera_merlin_router_180_gil3sua.sv(49) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_gil3sua.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv 2 2 " "Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_router_180_gil3sua_default_decode " "Found entity 1: audioblade_system_altera_merlin_router_180_gil3sua_default_decode" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363852 ""} { "Info" "ISGN_ENTITY_NAME" "2 audioblade_system_altera_merlin_router_180_gil3sua " "Found entity 2: audioblade_system_altera_merlin_router_180_gil3sua" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi " "Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi" {  } { { "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_xdoo6gq.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_xdoo6gq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_multiplexer_180_xdoo6gq " "Found entity 1: audioblade_system_altera_merlin_multiplexer_180_xdoo6gq" {  } { { "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_xdoo6gq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_xdoo6gq.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_reioipy.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_reioipy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_demultiplexer_180_reioipy " "Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_reioipy" {  } { { "audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_reioipy.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_reioipy.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audioblade_system_altera_merlin_router_180_jxs3q3q.sv(48) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_jxs3q3q.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audioblade_system_altera_merlin_router_180_jxs3q3q.sv(49) " "Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_jxs3q3q.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606930363889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv 2 2 " "Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_router_180_jxs3q3q_default_decode " "Found entity 1: audioblade_system_altera_merlin_router_180_jxs3q3q_default_decode" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363894 ""} { "Info" "ISGN_ENTITY_NAME" "2 audioblade_system_altera_merlin_router_180_jxs3q3q " "Found entity 2: audioblade_system_altera_merlin_router_180_jxs3q3q" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_2q47q3i.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_2q47q3i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_merlin_multiplexer_180_2q47q3i " "Found entity 1: audioblade_system_altera_merlin_multiplexer_180_2q47q3i" {  } { { "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_2q47q3i.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_2q47q3i.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_v3lgypq " "Found entity 1: audioblade_system_altera_avalon_st_adapter_180_v3lgypq" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_avalon_st_adapter_180_v3lgypq_cfg:config " "Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_v3lgypq_cfg:config" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_jats3da.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_jats3da.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_error_adapter_180_jats3da " "Found entity 1: audioblade_system_error_adapter_180_jats3da" {  } { { "audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_jats3da.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_jats3da.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930363997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930363997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_std_synchronizer_nocut.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_arria10_hps_180_zmlrihi " "Found entity 1: audioblade_system_altera_arria10_hps_180_zmlrihi" {  } { { "audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_arria10_hps_180_zmlrihi_cfg:config " "Found design unit 1: audioblade_system_altera_arria10_hps_180_zmlrihi_cfg:config" {  } { { "audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_arria10_interface_generator_140_hnufizi " "Found entity 1: audioblade_system_altera_arria10_interface_generator_140_hnufizi" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v 16 16 " "Found 16 design units, including 16 entities, in source file audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_emif_interface_to_ddr " "Found entity 1: hps_emif_interface_to_ddr" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "2 a10_hps_emif_interface " "Found entity 2: a10_hps_emif_interface" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "3 twentynm_hps_rl_interface_fpga2hps " "Found entity 3: twentynm_hps_rl_interface_fpga2hps" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 969 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "4 twentynm_hps_rl_interface_hps2fpga " "Found entity 4: twentynm_hps_rl_interface_hps2fpga" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "5 twentynm_hps_rl_interface_hps2fpga_light_weight " "Found entity 5: twentynm_hps_rl_interface_hps2fpga_light_weight" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "6 twentynm_hps_rl_mode0_fpga2sdram " "Found entity 6: twentynm_hps_rl_mode0_fpga2sdram" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "7 twentynm_hps_rl_mode1_fpga2sdram " "Found entity 7: twentynm_hps_rl_mode1_fpga2sdram" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 2583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "8 twentynm_hps_rl_mode2_fpga2sdram " "Found entity 8: twentynm_hps_rl_mode2_fpga2sdram" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 3421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "9 twentynm_hps_rl_mode3_fpga2sdram " "Found entity 9: twentynm_hps_rl_mode3_fpga2sdram" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 4016 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "10 s2f_rl_adp " "Found entity 10: s2f_rl_adp" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 4855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "11 f2s_rl_adp " "Found entity 11: f2s_rl_adp" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "12 full_reg_slice " "Found entity 12: full_reg_slice" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "13 twentynm_hps_rl_mode0es_fpga2sdram " "Found entity 13: twentynm_hps_rl_mode0es_fpga2sdram" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "14 twentynm_hps_rl_mode1es_fpga2sdram " "Found entity 14: twentynm_hps_rl_mode1es_fpga2sdram" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 6327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "15 f2s_rl_delay_adp " "Found entity 15: f2s_rl_delay_adp" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 6936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""} { "Info" "ISGN_ENTITY_NAME" "16 alentar " "Found entity 16: alentar" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_arria10_hps_io_180_of6hmti " "Found entity 1: audioblade_system_altera_arria10_hps_io_180_of6hmti" {  } { { "audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_arria10_hps_io_180_of6hmti_cfg:config " "Found design unit 1: audioblade_system_altera_arria10_hps_io_180_of6hmti_cfg:config" {  } { { "audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_62dhioi.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_62dhioi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_arria10_interface_generator_140_62dhioi " "Found entity 1: audioblade_system_altera_arria10_interface_generator_140_62dhioi" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_62dhioi.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_62dhioi.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy.v 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_emif_a10_hps_180_ejzkfmy " "Found entity 1: audioblade_system_altera_emif_a10_hps_180_ejzkfmy" {  } { { "audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioblade_system_altera_emif_a10_hps_180_ejzkfmy_cfg:config " "Found design unit 1: audioblade_system_altera_emif_a10_hps_180_ejzkfmy_cfg:config" {  } { { "audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_emif_arch_nf_180_es4upsa_top " "Found entity 1: audioblade_system_altera_emif_arch_nf_180_es4upsa_top" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux " "Found entity 1: audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv 1 1 " "Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioblade_system_altera_emif_arch_nf_180_es4upsa " "Found entity 1: audioblade_system_altera_emif_arch_nf_180_es4upsa" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/altera_iopll_180/synth/pll_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pll/altera_iopll_180/synth/pll_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_pkg (pll_altera_iopll_180) " "Found design unit 1: pll_pkg (pll_altera_iopll_180)" {  } { { "pll/altera_iopll_180/synth/pll_pkg.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/altera_iopll_180/synth/pll_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synth/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synth/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll/synth/pll.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/synth/pll.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364429 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synth/pll.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/synth/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altera_iopll_180_di77tzi " "Found entity 1: pll_altera_iopll_180_di77tzi" {  } { { "pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930364439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930364439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Audioblade " "Elaborating entity \"Audioblade\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606930365813 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HSA_OUT_L_RESET_N audioblade.vhd(141) " "VHDL Signal Declaration warning at audioblade.vhd(141): used implicit default value for signal \"HSA_OUT_L_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365820 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HSA_OUT_R_RESET_N audioblade.vhd(142) " "VHDL Signal Declaration warning at audioblade.vhd(142): used implicit default value for signal \"HSA_OUT_R_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 142 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365820 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EEPROM_WP audioblade.vhd(156) " "VHDL Signal Declaration warning at audioblade.vhd(156): used implicit default value for signal \"EEPROM_WP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 156 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365820 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_RESET audioblade.vhd(159) " "VHDL Signal Declaration warning at audioblade.vhd(159): used implicit default value for signal \"FPGA_RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 159 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365820 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FULL_SPEED_N audioblade.vhd(160) " "VHDL Signal Declaration warning at audioblade.vhd(160): used implicit default value for signal \"FULL_SPEED_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365820 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MSATA_A audioblade.vhd(163) " "VHDL Signal Declaration warning at audioblade.vhd(163): used implicit default value for signal \"MSATA_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365820 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MSATA_PWR_EN audioblade.vhd(165) " "VHDL Signal Declaration warning at audioblade.vhd(165): used implicit default value for signal \"MSATA_PWR_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365821 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_CS_N audioblade.vhd(167) " "VHDL Signal Declaration warning at audioblade.vhd(167): used implicit default value for signal \"AD7768_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365821 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_DCLK audioblade.vhd(168) " "VHDL Signal Declaration warning at audioblade.vhd(168): used implicit default value for signal \"AD7768_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 168 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365821 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_EN audioblade.vhd(170) " "VHDL Signal Declaration warning at audioblade.vhd(170): used implicit default value for signal \"AD7768_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 170 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365821 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_MCLK audioblade.vhd(171) " "VHDL Signal Declaration warning at audioblade.vhd(171): used implicit default value for signal \"AD7768_MCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 171 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365821 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_RESET_N audioblade.vhd(172) " "VHDL Signal Declaration warning at audioblade.vhd(172): used implicit default value for signal \"AD7768_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 172 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365821 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_SDI audioblade.vhd(173) " "VHDL Signal Declaration warning at audioblade.vhd(173): used implicit default value for signal \"AD7768_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 173 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365821 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_SPI_SCK audioblade.vhd(175) " "VHDL Signal Declaration warning at audioblade.vhd(175): used implicit default value for signal \"AD7768_SPI_SCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365821 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_SYNC_IN audioblade.vhd(176) " "VHDL Signal Declaration warning at audioblade.vhd(176): used implicit default value for signal \"AD7768_SYNC_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365821 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_TX audioblade.vhd(180) " "VHDL Signal Declaration warning at audioblade.vhd(180): used implicit default value for signal \"FPGA_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365821 "|Audioblade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DB25_PWR_EN audioblade.vhd(182) " "VHDL Signal Declaration warning at audioblade.vhd(182): used implicit default value for signal \"DB25_PWR_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 182 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930365821 "|Audioblade"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked audioblade.vhd(454) " "Verilog HDL or VHDL warning at audioblade.vhd(454): object \"locked\" assigned a value but never read" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930365822 "|Audioblade"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_sens_clk audioblade.vhd(458) " "Verilog HDL or VHDL warning at audioblade.vhd(458): object \"temp_sens_clk\" assigned a value but never read" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930365822 "|Audioblade"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cal_success_2 audioblade.vhd(462) " "Verilog HDL or VHDL warning at audioblade.vhd(462): object \"Cal_success_2\" assigned a value but never read" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930365822 "|Audioblade"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cal_fail_2 audioblade.vhd(465) " "Verilog HDL or VHDL warning at audioblade.vhd(465): object \"Cal_fail_2\" assigned a value but never read" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930365822 "|Audioblade"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_entity " "Elaborating entity \"pll\" for hierarchy \"pll:pll_entity\"" {  } { { "audioblade.vhd" "pll_entity" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930365871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altera_iopll_180_di77tzi pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0 " "Elaborating entity \"pll_altera_iopll_180_di77tzi\" for hierarchy \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\"" {  } { { "pll/synth/pll.vhd" "iopll_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/synth/pll.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930365904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_iopll pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i " "Elaborating entity \"altera_iopll\" for hierarchy \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" "altera_iopll_i" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" 181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i " "Instantiated megafunction \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 4 " "Parameter \"c_cnt_hi_div0\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 15 " "Parameter \"c_cnt_hi_div1\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 20 " "Parameter \"c_cnt_hi_div2\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 256 " "Parameter \"c_cnt_hi_div3\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 256 " "Parameter \"c_cnt_hi_div4\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 256 " "Parameter \"c_cnt_hi_div5\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 256 " "Parameter \"c_cnt_hi_div6\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 256 " "Parameter \"c_cnt_hi_div7\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 256 " "Parameter \"c_cnt_hi_div8\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 4 " "Parameter \"c_cnt_lo_div0\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 15 " "Parameter \"c_cnt_lo_div1\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 20 " "Parameter \"c_cnt_lo_div2\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 256 " "Parameter \"c_cnt_lo_div3\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 256 " "Parameter \"c_cnt_lo_div4\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 256 " "Parameter \"c_cnt_lo_div5\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 256 " "Parameter \"c_cnt_lo_div6\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 256 " "Parameter \"c_cnt_lo_div7\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 256 " "Parameter \"c_cnt_lo_div8\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_0 outclk0 " "Parameter \"clock_name_0\" = \"outclk0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_1 outclk1 " "Parameter \"clock_name_1\" = \"outclk1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_2 outclk2 " "Parameter \"clock_name_2\" = \"outclk2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_3  " "Parameter \"clock_name_3\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_4  " "Parameter \"clock_name_4\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_5  " "Parameter \"clock_name_5\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_6  " "Parameter \"clock_name_6\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_7  " "Parameter \"clock_name_7\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_8  " "Parameter \"clock_name_8\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_0 false " "Parameter \"clock_name_global_0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_1 false " "Parameter \"clock_name_global_1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_2 false " "Parameter \"clock_name_global_2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_3 false " "Parameter \"clock_name_global_3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_4 false " "Parameter \"clock_name_global_4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_5 false " "Parameter \"clock_name_global_5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_6 false " "Parameter \"clock_name_global_6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_7 false " "Parameter \"clock_name_global_7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_8 false " "Parameter \"clock_name_global_8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 16 " "Parameter \"m_cnt_hi_div\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 16 " "Parameter \"m_cnt_lo_div\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 26.666667 MHz " "Parameter \"output_clock_frequency1\" = \"26.666667 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 20.000000 MHz " "Parameter \"output_clock_frequency2\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 ps " "Parameter \"output_clock_frequency3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 ps " "Parameter \"output_clock_frequency4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 ps " "Parameter \"output_clock_frequency5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 ps " "Parameter \"output_clock_frequency6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 ps " "Parameter \"output_clock_frequency7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 ps " "Parameter \"output_clock_frequency8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bw_sel Low " "Parameter \"pll_bw_sel\" = \"Low\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl pll_bw_res_setting4 " "Parameter \"pll_bwctrl\" = \"pll_bw_res_setting4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current pll_cp_setting14 " "Parameter \"pll_cp_current\" = \"pll_cp_setting14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_extclk_0_cnt_src pll_extclk_cnt_src_vss " "Parameter \"pll_extclk_0_cnt_src\" = \"pll_extclk_cnt_src_vss\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_extclk_1_cnt_src pll_extclk_cnt_src_vss " "Parameter \"pll_extclk_1_cnt_src\" = \"pll_extclk_cnt_src_vss\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 pll_fbclk_mux_1_glb " "Parameter \"pll_fbclk_mux_1\" = \"pll_fbclk_mux_1_glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 pll_fbclk_mux_2_m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"pll_fbclk_mux_2_m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src c_m_cnt_in_src_ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 800.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"800.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Arria 10 " "Parameter \"pll_type\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 25.0 MHz " "Parameter \"reference_clock_frequency\" = \"25.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930366037 ""}  } { { "pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" 181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930366037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_iopll_arlol pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst " "Elaborating entity \"twentynm_iopll_arlol\" for hierarchy \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst\"" {  } { { "altera_iopll.v" "arlol_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366067 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst\", which is child of megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "altera_iopll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 303 0 0 } } { "pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" 181 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iopll_bootstrap pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst " "Elaborating entity \"iopll_bootstrap\" for hierarchy \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst\"" {  } { { "altera_iopll.v" "iopll_bootstrap_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366175 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst\", which is child of megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "altera_iopll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 332 0 0 } } { "pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" 181 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_iopll_ip pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll " "Elaborating entity \"twentynm_iopll_ip\" for hierarchy \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll\"" {  } { { "altera_iopll.v" "twentynm_pll" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll\", which is child of megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_180_di77tzi:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "altera_iopll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 534 0 0 } } { "pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v" 181 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system audioblade_system:i0 " "Elaborating entity \"audioblade_system\" for hierarchy \"audioblade_system:i0\"" {  } { { "audioblade.vhd" "i0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FE_AD4020_v1 audioblade_system:i0\|FE_AD4020_v1:fe_ad4020_left " "Elaborating entity \"FE_AD4020_v1\" for hierarchy \"audioblade_system:i0\|FE_AD4020_v1:fe_ad4020_left\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "fe_ad4020_left" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366824 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD4020_error_out FE_AD4020_v1.vhd(41) " "VHDL Signal Declaration warning at FE_AD4020_v1.vhd(41): used implicit default value for signal \"AD4020_error_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930366824 "|Audioblade|audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_commands audioblade_system:i0\|FE_AD4020_v1:fe_ad4020_left\|spi_commands:spi_AD4020 " "Elaborating entity \"spi_commands\" for hierarchy \"audioblade_system:i0\|FE_AD4020_v1:fe_ad4020_left\|spi_commands:spi_AD4020\"" {  } { { "audioblade_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" "spi_AD4020" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366854 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_select spi_commands.vhd(275) " "VHDL Signal Declaration warning at spi_commands.vhd(275): used explicit default value for signal \"data_select\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" 275 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366855 "|Audioblade|audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_abstract audioblade_system:i0\|FE_AD4020_v1:fe_ad4020_left\|spi_commands:spi_AD4020\|spi_abstract:spi_slave " "Elaborating entity \"spi_abstract\" for hierarchy \"audioblade_system:i0\|FE_AD4020_v1:fe_ad4020_left\|spi_commands:spi_AD4020\|spi_abstract:spi_slave\"" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" "spi_slave" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366877 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk spi_abstract.vhd(403) " "VHDL Process Statement warning at spi_abstract.vhd(403): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930366880 "|Audioblade|audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk_en spi_abstract.vhd(466) " "VHDL Process Statement warning at spi_abstract.vhd(466): signal \"sclk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930366880 "|Audioblade|audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk_en spi_abstract.vhd(473) " "VHDL Process Statement warning at spi_abstract.vhd(473): signal \"sclk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930366880 "|Audioblade|audioblade_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FE_AD5791_v1 audioblade_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left " "Elaborating entity \"FE_AD5791_v1\" for hierarchy \"audioblade_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "fe_ad5791_v1_left" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366917 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD5791_spi_done FE_AD5791_v1.vhd(123) " "Verilog HDL or VHDL warning at FE_AD5791_v1.vhd(123): object \"AD5791_spi_done\" assigned a value but never read" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930366917 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD5791_spi_read_data FE_AD5791_v1.vhd(124) " "Verilog HDL or VHDL warning at FE_AD5791_v1.vhd(124): object \"AD5791_spi_read_data\" assigned a value but never read" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD5791_spi_read_data_ack FE_AD5791_v1.vhd(125) " "Verilog HDL or VHDL warning at FE_AD5791_v1.vhd(125): object \"AD5791_spi_read_data_ack\" assigned a value but never read" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "control_reg FE_AD5791_v1.vhd(131) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(131): used explicit default value for signal \"control_reg\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "write_data FE_AD5791_v1.vhd(134) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(134): used explicit default value for signal \"write_data\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 134 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "read_data FE_AD5791_v1.vhd(135) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(135): used explicit default value for signal \"read_data\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 135 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clr_out FE_AD5791_v1.vhd(142) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(142): used explicit default value for signal \"clr_out\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 142 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESERVED FE_AD5791_v1.vhd(145) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(145): used explicit default value for signal \"RESERVED\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 145 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RBUF FE_AD5791_v1.vhd(146) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(146): used explicit default value for signal \"RBUF\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 146 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "OPGND FE_AD5791_v1.vhd(147) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(147): used explicit default value for signal \"OPGND\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 147 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DACTRI FE_AD5791_v1.vhd(148) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(148): used explicit default value for signal \"DACTRI\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BIN2sC FE_AD5791_v1.vhd(149) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(149): used explicit default value for signal \"BIN2sC\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SDODIS FE_AD5791_v1.vhd(150) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(150): used explicit default value for signal \"SDODIS\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 150 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LINCOMP FE_AD5791_v1.vhd(151) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(151): used explicit default value for signal \"LINCOMP\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 151 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg_config FE_AD5791_v1.vhd(153) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(153): used explicit default value for signal \"reg_config\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 153 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg_config_reserved FE_AD5791_v1.vhd(154) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(154): used explicit default value for signal \"reg_config_reserved\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 154 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366918 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_commands audioblade_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_commands:spi_AD5791 " "Elaborating entity \"spi_commands\" for hierarchy \"audioblade_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_commands:spi_AD5791\"" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "spi_AD5791" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366940 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_select spi_commands.vhd(275) " "VHDL Signal Declaration warning at spi_commands.vhd(275): used explicit default value for signal \"data_select\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" 275 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930366940 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_abstract audioblade_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_commands:spi_AD5791\|spi_abstract:spi_slave " "Elaborating entity \"spi_abstract\" for hierarchy \"audioblade_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_commands:spi_AD5791\|spi_abstract:spi_slave\"" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" "spi_slave" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_commands.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366967 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk spi_abstract.vhd(403) " "VHDL Process Statement warning at spi_abstract.vhd(403): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930366970 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk_en spi_abstract.vhd(466) " "VHDL Process Statement warning at spi_abstract.vhd(466): signal \"sclk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930366971 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk_en spi_abstract.vhd(473) " "VHDL Process Statement warning at spi_abstract.vhd(473): signal \"sclk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930366971 "|Audioblade|audioblade_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_clk_delay audioblade_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_clk_delay:spi_delay " "Elaborating entity \"spi_clk_delay\" for hierarchy \"audioblade_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_clk_delay:spi_delay\"" {  } { { "audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "spi_delay" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930366994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FE_AD7768_v1 audioblade_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0 " "Elaborating entity \"FE_AD7768_v1\" for hierarchy \"audioblade_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "fe_ad7768_v1_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367041 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_bits FE_AD7768_v1.vhd(76) " "VHDL Signal Declaration warning at FE_AD7768_v1.vhd(76): used explicit default value for signal \"n_bits\" because signal was never assigned a value" {  } { { "audioblade_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367043 "|Audioblade|audioblade_system:i0|FE_AD7768_v1:fe_ad7768_v1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial2Parallel_32bits audioblade_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map " "Elaborating entity \"Serial2Parallel_32bits\" for hierarchy \"audioblade_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\"" {  } { { "audioblade_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" "\\load_shift_generate:3:serial_shift_map" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg audioblade_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"audioblade_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd" "LPM_SHIFTREG_component" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"audioblade_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"audioblade_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930367203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930367203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930367203 ""}  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930367203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FE_FPGA_Microphone_Encoder_Decoder audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0 " "Elaborating entity \"FE_FPGA_Microphone_Encoder_Decoder\" for hierarchy \"audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "fe_fpga_microphone_encoder_decoder_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367328 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bme_out_error FE_FPGA_Microphone_Encoder_Decoder.vhd(59) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(59): used explicit default value for signal \"bme_out_error\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367329 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mic_out_error FE_FPGA_Microphone_Encoder_Decoder.vhd(63) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(63): used explicit default value for signal \"mic_out_error\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367329 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MAX_SDATA_SIZE FE_FPGA_Microphone_Encoder_Decoder.vhd(97) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(97): used explicit default value for signal \"MAX_SDATA_SIZE\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "header_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(98) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(98): used explicit default value for signal \"header_byte_width\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_mic_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(100) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(100): used explicit default value for signal \"n_mic_byte_width\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(101) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(101): used explicit default value for signal \"temp_byte_width\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "humid_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(102) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(102): used explicit default value for signal \"humid_byte_width\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pressure_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(103) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(103): used explicit default value for signal \"pressure_byte_width\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mic_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(104) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(104): used explicit default value for signal \"mic_byte_width\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cfg_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(105) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(105): used explicit default value for signal \"cfg_byte_width\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rgb_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(106) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(106): used explicit default value for signal \"rgb_byte_width\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "packet_number_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(107) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(107): used explicit default value for signal \"packet_number_byte_width\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp_byte_location FE_FPGA_Microphone_Encoder_Decoder.vhd(110) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(110): used explicit default value for signal \"temp_byte_location\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 110 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "humid_byte_location FE_FPGA_Microphone_Encoder_Decoder.vhd(111) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(111): used explicit default value for signal \"humid_byte_location\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pressure_byte_location FE_FPGA_Microphone_Encoder_Decoder.vhd(112) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(112): used explicit default value for signal \"pressure_byte_location\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "header_width FE_FPGA_Microphone_Encoder_Decoder.vhd(115) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(115): used explicit default value for signal \"header_width\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 115 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DATA_HEADER FE_FPGA_Microphone_Encoder_Decoder.vhd(116) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(116): used explicit default value for signal \"DATA_HEADER\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CMD_HEADER FE_FPGA_Microphone_Encoder_Decoder.vhd(117) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(117): used explicit default value for signal \"CMD_HEADER\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 117 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367330 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packet_number FE_FPGA_Microphone_Encoder_Decoder.vhd(129) " "Verilog HDL or VHDL warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(129): object \"packet_number\" assigned a value but never read" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930367331 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdo_mics_r FE_FPGA_Microphone_Encoder_Decoder.vhd(138) " "Verilog HDL or VHDL warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(138): object \"sdo_mics_r\" assigned a value but never read" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930367331 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cfg_data_r FE_FPGA_Microphone_Encoder_Decoder.vhd(139) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(139): used explicit default value for signal \"cfg_data_r\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 139 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367331 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rgb_data_r FE_FPGA_Microphone_Encoder_Decoder.vhd(141) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(141): used explicit default value for signal \"rgb_data_r\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367331 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "end_shifting FE_FPGA_Microphone_Encoder_Decoder.vhd(151) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(151): used explicit default value for signal \"end_shifting\" because signal was never assigned a value" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 151 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606930367331 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_Shift_Container audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|Generic_Shift_Container:serial_shift_map " "Elaborating entity \"Generic_Shift_Container\" for hierarchy \"audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|Generic_Shift_Container:serial_shift_map\"" {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "serial_shift_map" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD1939_hps_audio_blade audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0 " "Elaborating entity \"AD1939_hps_audio_blade\" for hierarchy \"audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "fe_qsys_ad1939_audio_blade_v1_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367598 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA1_left AD1939_hps_audio_blade_v1.vhd(363) " "VHDL Process Statement warning at AD1939_hps_audio_blade_v1.vhd(363): signal \"AD1939_DAC_DSDATA1_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930367600 "|Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA2_left AD1939_hps_audio_blade_v1.vhd(364) " "VHDL Process Statement warning at AD1939_hps_audio_blade_v1.vhd(364): signal \"AD1939_DAC_DSDATA2_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930367600 "|Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA1_right AD1939_hps_audio_blade_v1.vhd(366) " "VHDL Process Statement warning at AD1939_hps_audio_blade_v1.vhd(366): signal \"AD1939_DAC_DSDATA1_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930367601 "|Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA2_right AD1939_hps_audio_blade_v1.vhd(367) " "VHDL Process Statement warning at AD1939_hps_audio_blade_v1.vhd(367): signal \"AD1939_DAC_DSDATA2_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930367601 "|Audioblade|audioblade_system:i0|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial2Parallel_32bits audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0\|Serial2Parallel_32bits:S2P_ADC1 " "Elaborating entity \"Serial2Parallel_32bits\" for hierarchy \"audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0\|Serial2Parallel_32bits:S2P_ADC1\"" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" "S2P_ADC1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel2Serial_32bits audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left " "Elaborating entity \"Parallel2Serial_32bits\" for hierarchy \"audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\"" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" "P2S_DAC1_left" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd" "LPM_SHIFTREG_component" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"audioblade_system:i0\|AD1939_hps_audio_blade:fe_qsys_ad1939_audio_blade_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930367765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930367765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930367765 ""}  } { { "audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930367765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_arria10_hps_180_zmlrihi audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0 " "Elaborating entity \"audioblade_system_altera_arria10_hps_180_zmlrihi\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "arria10_hps_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930367892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_arria10_interface_generator_140_hnufizi audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces " "Elaborating entity \"audioblade_system_altera_arria10_interface_generator_140_hnufizi\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\"" {  } { { "audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi.v" "fpga_interfaces" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930368565 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "emif_gp_to_emif audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv(27) " "Output port \"emif_gp_to_emif\" at audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv(27) has no driver" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606930368594 "|Audioblade|audioblade_system:i0|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a10_hps_emif_interface audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|a10_hps_emif_interface:emif_interface " "Elaborating entity \"a10_hps_emif_interface\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|a10_hps_emif_interface:emif_interface\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" "emif_interface" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_emif_interface_to_ddr audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|a10_hps_emif_interface:emif_interface\|hps_emif_interface_to_ddr:inst " "Elaborating entity \"hps_emif_interface_to_ddr\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|a10_hps_emif_interface:emif_interface\|hps_emif_interface_to_ddr:inst\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_fpga2hps audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps " "Elaborating entity \"twentynm_hps_rl_interface_fpga2hps\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" "fpga2hps" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_adp audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst " "Elaborating entity \"f2s_rl_adp\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_ar " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_ar\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_ar" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_w" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_r" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_b " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_b\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_b" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "wdata_alen" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "awaddr_alen" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_cache_alen" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_ar_user" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_hps2fpga_light_weight audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight " "Elaborating entity \"twentynm_hps_rl_interface_hps2fpga_light_weight\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" "hps2fpga_light_weight" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2f_rl_adp audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst " "Elaborating entity \"s2f_rl_adp\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "s2f_rl_adp_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930369958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_ar " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_ar\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_ar" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_w\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_w" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_r\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_r" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_b " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_b\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_b" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_hps2fpga audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga " "Elaborating entity \"twentynm_hps_rl_interface_hps2fpga\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" "hps2fpga" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2f_rl_adp audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins " "Elaborating entity \"s2f_rl_adp\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "s2f_rl_adp_ins" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_w\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_w" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_r\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_r" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_mode2_fpga2sdram audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram " "Elaborating entity \"twentynm_hps_rl_mode2_fpga2sdram\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" "f2sdram" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_delay_adp audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0 " "Elaborating entity \"f2s_rl_delay_adp\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 3838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "wdata_alen" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "awaddr_alen" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_cache_alen" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_ar_user" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_burst_alen" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_prot_alen" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930370947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "aw_valid_alen" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930371006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen " "Elaborating entity \"alentar\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "w_strb_alen" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930371063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_delay_adp audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2 " "Elaborating entity \"f2s_rl_delay_adp\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst_2" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 3922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930371159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_adp audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst " "Elaborating entity \"f2s_rl_adp\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930371185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_w" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930371245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_interface_generator_140_hnufizi:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r\"" {  } { { "audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_r" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930371269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_arria10_hps_io_180_of6hmti audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io " "Elaborating entity \"audioblade_system_altera_arria10_hps_io_180_of6hmti\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io\"" {  } { { "audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi.v" "hps_io" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930371337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_arria10_interface_generator_140_62dhioi audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io\|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border " "Elaborating entity \"audioblade_system_altera_arria10_interface_generator_140_62dhioi\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_arria10_hps_180_zmlrihi:arria10_hps_0\|audioblade_system_altera_arria10_hps_io_180_of6hmti:hps_io\|audioblade_system_altera_arria10_interface_generator_140_62dhioi:border\"" {  } { { "audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti.v" "border" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930371363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_emif_180_hqphmvy audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0 " "Elaborating entity \"audioblade_system_altera_emif_180_hqphmvy\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "emif_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930371431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_emif_arch_nf_180_6fyzjwi audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch " "Elaborating entity \"audioblade_system_altera_emif_arch_nf_180_6fyzjwi\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\"" {  } { { "audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy.v" "arch" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930371662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst " "Elaborating entity \"audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv" "arch_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930372542 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372808 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372808 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372808 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372809 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372809 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372809 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372809 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372809 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372809 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372809 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl1_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl1_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372809 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl2_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl2_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930372809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst " "Elaborating entity \"altera_emif_arch_nf_pll\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "pll_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930373049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll_extra_clks audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst " "Elaborating entity \"altera_emif_arch_nf_pll_extra_clks\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "pll_extra_clks_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930373165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_oct audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst " "Elaborating entity \"altera_emif_arch_nf_oct\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "oct_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930373212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_core_clks_rsts audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst " "Elaborating entity \"altera_emif_arch_nf_core_clks_rsts\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "non_hps.core_clks_rsts_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930373244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_bufs audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst " "Elaborating entity \"altera_emif_arch_nf_bufs\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "bufs_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930373279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_unused audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_unused:unused_pin\[0\].ub " "Elaborating entity \"altera_emif_arch_nf_buf_unused\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_unused:unused_pin\[0\].ub\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "unused_pin\[0\].ub" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930373351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_df_o audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_df_o\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst\[0\].b\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_ck.inst\[0\].b" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930373722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_o audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_o\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst\[0\].b\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_a.inst\[0\].b" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930373773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_o audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_o\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst\[0\].b\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_reset_n.inst\[0\].b" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930374251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_bdir_se audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_bdir_se\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst\[0\].b\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_dq.inst\[0\].b" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930374332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_i audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_i\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst\[0\].b\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_alert_n.inst\[0\].b" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930375114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_bdir_df audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_bdir_df\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst\[0\].b\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_dqs.inst\[0\].b" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930375160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux:io_aux_inst " "Elaborating entity \"audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux:io_aux_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "io_aux_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930375453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles_wrap audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles_wrap\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "io_tiles_wrap_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930375492 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375609 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "io_tiles_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930375698 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk_phs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk_phs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375992 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375992 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375992 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375992 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375992 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375992 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375993 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375993 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375993 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930375993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_abphy_mux audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst " "Elaborating entity \"altera_emif_arch_nf_abphy_mux\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "altera_emif_arch_nf_abphy_mux_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930376135 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_seq_if audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst " "Elaborating entity \"altera_emif_arch_nf_seq_if\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "seq_if_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930376297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_cal_req_regs" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930376320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_ctl_refresh_done_regs" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930376345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_rlat_regs" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930376383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_success_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_success_regs\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_cal_success_regs" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930376429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_avl_if audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_avl_if\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "hmc_avl_if_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930376468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_sideband_if audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_sideband_if\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "hmc_sideband_if_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930376498 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376501 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930376501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_mmr_if audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_hmc_mmr_if:hmc_mmr_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_mmr_if\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_hmc_mmr_if:hmc_mmr_if_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "hmc_mmr_if_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930376528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_amm_data_if audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_hmc_amm_data_if:hmc.amm.data_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_amm_data_if\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top:arch_inst\|altera_emif_arch_nf_hmc_amm_data_if:hmc.amm.data_if_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" "hmc.amm.data_if_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930376858 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930377390 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930377390 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930377390 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930377391 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930377391 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930377391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component " "Elaborating entity \"audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\"" {  } { { "audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy.v" "cal_slave_component" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy.v" 1858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930377478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_avalon_mm_bridge:ioaux_master_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_avalon_mm_bridge:ioaux_master_bridge\"" {  } { { "audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v" "ioaux_master_bridge" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930377524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram " "Elaborating entity \"audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\"" {  } { { "audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v" "ioaux_soft_ram" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930377557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram\"" {  } { { "audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v" "the_altsyncram" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930377917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram\"" {  } { { "audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930377944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file seq_cal_soft_m20k.hex " "Parameter \"init_file\" = \"seq_cal_soft_m20k.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930377944 ""}  } { { "audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930377944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gcm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gcm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gcm1 " "Found entity 1: altsyncram_gcm1" {  } { { "db/altsyncram_gcm1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_gcm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930378093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930378093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gcm1 audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram\|altsyncram_gcm1:auto_generated " "Elaborating entity \"altsyncram_gcm1\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram\|altsyncram_gcm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930378098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_mm_interconnect_180_l5dmrei audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0 " "Elaborating entity \"audioblade_system_altera_mm_interconnect_180_l5dmrei\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0\"" {  } { { "audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v" "mm_interconnect_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930378588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0\|altera_merlin_master_translator:ioaux_master_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0\|altera_merlin_master_translator:ioaux_master_bridge_m0_translator\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei.v" "ioaux_master_bridge_m0_translator" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930378959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0\|altera_merlin_slave_translator:ioaux_soft_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|audioblade_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0\|altera_merlin_slave_translator:ioaux_soft_ram_s1_translator\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei.v" "ioaux_soft_ram_s1_translator" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930379118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller\"" {  } { { "audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v" "rst_controller" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930379154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "audioblade_system/altera_reset_controller_180/synth/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_reset_controller_180/synth/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930379183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "audioblade_system/altera_reset_controller_180/synth/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_reset_controller_180/synth/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930379214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_emif_a10_hps_180_ejzkfmy audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0 " "Elaborating entity \"audioblade_system_altera_emif_a10_hps_180_ejzkfmy\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "emif_a10_hps_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930379251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_emif_arch_nf_180_es4upsa audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch " "Elaborating entity \"audioblade_system_altera_emif_arch_nf_180_es4upsa\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\"" {  } { { "audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy.v" "arch" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930379754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_emif_arch_nf_180_es4upsa_top audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst " "Elaborating entity \"audioblade_system_altera_emif_arch_nf_180_es4upsa_top\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv" "arch_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930380605 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380904 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380904 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380904 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380904 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380905 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380905 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380905 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380905 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380905 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380905 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl1_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl1_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380905 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl2_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl2_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930380905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst " "Elaborating entity \"altera_emif_arch_nf_pll\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "pll_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930381183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll_extra_clks audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst " "Elaborating entity \"altera_emif_arch_nf_pll_extra_clks\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "pll_extra_clks_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930381223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_oct audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst " "Elaborating entity \"altera_emif_arch_nf_oct\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "oct_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930381246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hps_clks_rsts audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_hps_clks_rsts:hps.hps_clks_rsts_inst " "Elaborating entity \"altera_emif_arch_nf_hps_clks_rsts\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_hps_clks_rsts:hps.hps_clks_rsts_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "hps.hps_clks_rsts_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 2462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930381284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_bufs audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst " "Elaborating entity \"altera_emif_arch_nf_bufs\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "bufs_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930381315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux:io_aux_inst " "Elaborating entity \"audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux:io_aux_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "io_aux_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930382988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles_wrap audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles_wrap\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "io_tiles_wrap_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930383036 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383135 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383135 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383135 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383136 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383137 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383138 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "io_tiles_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930383216 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383445 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383445 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383445 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383445 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383445 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383445 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383445 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk_phs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk_phs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383447 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383447 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383447 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383447 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383447 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383447 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383447 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383448 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383448 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_abphy_mux audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst " "Elaborating entity \"altera_emif_arch_nf_abphy_mux\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "altera_emif_arch_nf_abphy_mux_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930383586 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383631 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383631 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383631 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383631 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383631 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383631 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383631 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383631 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383631 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383631 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383635 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383635 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383635 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383635 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383635 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_seq_if audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst " "Elaborating entity \"altera_emif_arch_nf_seq_if\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "seq_if_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930383717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_cal_req_regs" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930383743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_ctl_refresh_done_regs" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930383774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_rlat_regs" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930383824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_avl_if audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_avl_if\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "hmc_avl_if_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930383943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_sideband_if audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_sideband_if\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "hmc_sideband_if_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930383991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383995 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930383995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_ast_data_if audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_hmc_ast_data_if:hmc.hmc_ast.data_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_ast_data_if\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|audioblade_system_altera_emif_arch_nf_180_es4upsa_top:arch_inst\|altera_emif_arch_nf_hmc_ast_data_if:hmc.hmc_ast.data_if_inst\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" "hmc.hmc_ast.data_if_inst" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv" 3339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930384045 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930384291 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930384291 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930384291 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930384292 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930384292 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606930384292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "mm_clock_crossing_bridge_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930384400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930384495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930384726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930384751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930384968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ddr audioblade_system:i0\|mux_ddr:mux_ddr_0 " "Elaborating entity \"mux_ddr\" for hierarchy \"audioblade_system:i0\|mux_ddr:mux_ddr_0\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "mux_ddr_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_iopll_180_bgd33sq audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk " "Elaborating entity \"audioblade_system_altera_iopll_180_bgd33sq\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "pll_using_ad1939_mclk" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_iopll audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i " "Elaborating entity \"altera_iopll\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\"" {  } { { "audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v" "altera_iopll_i" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\"" {  } { { "audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v" 187 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i " "Instantiated megafunction \"audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 false " "Parameter \"c_cnt_bypass_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 false " "Parameter \"c_cnt_bypass_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 6 " "Parameter \"c_cnt_hi_div0\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 16 " "Parameter \"c_cnt_hi_div1\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 8 " "Parameter \"c_cnt_hi_div2\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 15 " "Parameter \"c_cnt_hi_div3\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 8 " "Parameter \"c_cnt_hi_div4\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 256 " "Parameter \"c_cnt_hi_div5\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 256 " "Parameter \"c_cnt_hi_div6\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 256 " "Parameter \"c_cnt_hi_div7\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 256 " "Parameter \"c_cnt_hi_div8\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 5 " "Parameter \"c_cnt_lo_div0\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 16 " "Parameter \"c_cnt_lo_div1\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 8 " "Parameter \"c_cnt_lo_div2\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 14 " "Parameter \"c_cnt_lo_div3\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 8 " "Parameter \"c_cnt_lo_div4\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 256 " "Parameter \"c_cnt_lo_div5\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 256 " "Parameter \"c_cnt_lo_div6\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 256 " "Parameter \"c_cnt_lo_div7\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 256 " "Parameter \"c_cnt_lo_div8\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 true " "Parameter \"c_cnt_odd_div_duty_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_0 sys_clk " "Parameter \"clock_name_0\" = \"sys_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_1 ad5791_spi_clk " "Parameter \"clock_name_1\" = \"ad5791_spi_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_2 ad5791_2spi_clk " "Parameter \"clock_name_2\" = \"ad5791_2spi_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_3 mic_array_clk " "Parameter \"clock_name_3\" = \"mic_array_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_4 ad4020_clk " "Parameter \"clock_name_4\" = \"ad4020_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_5  " "Parameter \"clock_name_5\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_6  " "Parameter \"clock_name_6\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_7  " "Parameter \"clock_name_7\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_8  " "Parameter \"clock_name_8\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_0 false " "Parameter \"clock_name_global_0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_1 false " "Parameter \"clock_name_global_1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_2 false " "Parameter \"clock_name_global_2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_3 false " "Parameter \"clock_name_global_3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_4 false " "Parameter \"clock_name_global_4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_5 false " "Parameter \"clock_name_global_5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_6 false " "Parameter \"clock_name_global_6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_7 false " "Parameter \"clock_name_global_7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_8 false " "Parameter \"clock_name_global_8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 44 " "Parameter \"m_cnt_hi_div\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 44 " "Parameter \"m_cnt_lo_div\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 5 " "Parameter \"number_of_clocks\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 98.304000 MHz " "Parameter \"output_clock_frequency0\" = \"98.304000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 33.792000 MHz " "Parameter \"output_clock_frequency1\" = \"33.792000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 67.584000 MHz " "Parameter \"output_clock_frequency2\" = \"67.584000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 37.287724 MHz " "Parameter \"output_clock_frequency3\" = \"37.287724 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 67.584000 MHz " "Parameter \"output_clock_frequency4\" = \"67.584000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 ps " "Parameter \"output_clock_frequency5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 ps " "Parameter \"output_clock_frequency6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 ps " "Parameter \"output_clock_frequency7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 ps " "Parameter \"output_clock_frequency8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bw_sel Low " "Parameter \"pll_bw_sel\" = \"Low\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl pll_bw_res_setting5 " "Parameter \"pll_bwctrl\" = \"pll_bw_res_setting5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current pll_cp_setting21 " "Parameter \"pll_cp_current\" = \"pll_cp_setting21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_extclk_0_cnt_src pll_extclk_cnt_src_vss " "Parameter \"pll_extclk_0_cnt_src\" = \"pll_extclk_cnt_src_vss\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_extclk_1_cnt_src pll_extclk_cnt_src_vss " "Parameter \"pll_extclk_1_cnt_src\" = \"pll_extclk_cnt_src_vss\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 pll_fbclk_mux_1_glb " "Parameter \"pll_fbclk_mux_1\" = \"pll_fbclk_mux_1_glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 pll_fbclk_mux_2_m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"pll_fbclk_mux_2_m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src c_m_cnt_in_src_ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 1081.344000 MHz " "Parameter \"pll_output_clk_frequency\" = \"1081.344000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Arria 10 " "Parameter \"pll_type\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 12.288 MHz " "Parameter \"reference_clock_frequency\" = \"12.288 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930385432 ""}  } { { "audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v" 187 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930385432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_iopll_ip audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll " "Elaborating entity \"twentynm_iopll_ip\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll\"" {  } { { "altera_iopll.v" "twentynm_pll" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385524 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll\", which is child of megafunction instantiation \"audioblade_system:i0\|audioblade_system_altera_iopll_180_bgd33sq:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\"" {  } { { "altera_iopll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 534 0 0 } } { "audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v" 187 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_avalon_pio_180_4xcd3ea audioblade_system:i0\|audioblade_system_altera_avalon_pio_180_4xcd3ea:som_config " "Elaborating entity \"audioblade_system_altera_avalon_pio_180_4xcd3ea\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_avalon_pio_180_4xcd3ea:som_config\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "som_config" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ur_ear_fpga_sim_dataplane_avalon audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0 " "Elaborating entity \"ur_ear_fpga_sim_dataplane_avalon\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "ur_ear_fpga_sim_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385660 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avalon_slave_read ur_ear_fpga_sim_dataplane_avalon.vhd(76) " "VHDL Process Statement warning at ur_ear_fpga_sim_dataplane_avalon.vhd(76): signal \"avalon_slave_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930385662 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avalon_slave_write ur_ear_fpga_sim_dataplane_avalon.vhd(92) " "VHDL Process Statement warning at ur_ear_fpga_sim_dataplane_avalon.vhd(92): signal \"avalon_slave_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606930385663 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ur_ear_fpga_sim_dataplane audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane " "Elaborating entity \"ur_ear_fpga_sim_dataplane\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd" "u_ur_ear_fpga_sim_dataplane" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_dataplane_tc audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_dataplane_tc:u_dataplane_tc A:rtl " "Elaborating entity \"ur_ear_fpga_sim_dataplane_tc\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_dataplane_tc:u_dataplane_tc\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd" "u_dataplane_tc" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd" 152 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_Avalon_Data_Processing audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing A:rtl " "Elaborating entity \"ur_ear_fpga_sim_Avalon_Data_Processing\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd" "u_Avalon_Data_Processing" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd" 161 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single:u_ur_ear_fpga_sim_dataplane_Avalon_Data_Processing_nfp_convert_sfix_32_En28_to_single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single:u_ur_ear_fpga_sim_dataplane_Avalon_Data_Processing_nfp_convert_sfix_32_En28_to_single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd" "u_ur_ear_fpga_sim_dataplane_Avalon_Data_Processing_nfp_convert_sfix_32_En28_to_single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_nfp_convert_double2single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_nfp_convert_double2single:u_ur_ear_fpga_sim_dataplane_Avalon_Data_Processing_nfp_convert_double2single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_nfp_convert_double2single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_nfp_convert_double2single:u_ur_ear_fpga_sim_dataplane_Avalon_Data_Processing_nfp_convert_double2single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd" "u_ur_ear_fpga_sim_dataplane_Avalon_Data_Processing_nfp_convert_double2single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_UR_EAR_FPGA audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA A:rtl " "Elaborating entity \"ur_ear_fpga_sim_UR_EAR_FPGA\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd" "u_UR_EAR_FPGA" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd" 119 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930385955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter:u_Middle_Ear_Filter A:rtl " "Elaborating entity \"ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter:u_Middle_Ear_Filter\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd" "u_Middle_Ear_Filter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd" 130 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter:u_Middle_Ear_Filter\|ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter:u_Middle_Ear_Filter\|ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" 149 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_middle_ear_filter_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter:u_Middle_Ear_Filter\|ur_ear_fpga_sim_middle_ear_filter_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_middle_ear_filter_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter:u_Middle_Ear_Filter\|ur_ear_fpga_sim_middle_ear_filter_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" 167 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter:u_Middle_Ear_Filter\|ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter:u_Middle_Ear_Filter\|ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" 179 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter:u_Middle_Ear_Filter\|ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single:u_nfp_gain_pow2_single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter:u_Middle_Ear_Filter\|ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single:u_nfp_gain_pow2_single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" "u_nfp_gain_pow2_single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd" 341 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_auditory_nerve_auditory_nerve audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model A:rtl " "Elaborating entity \"ur_ear_fpga_sim_auditory_nerve_auditory_nerve\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd" "u_Auditory_Nerve_Model" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd" 138 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_control_path_control_path audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path A:rtl " "Elaborating entity \"ur_ear_fpga_sim_control_path_control_path\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd" "u_Control_Path" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd" "u_Model" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd" 96 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1 audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1:u_MATLAB_Function1 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1:u_MATLAB_Function1\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" "u_MATLAB_Function1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" 178 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1:u_MATLAB_Function1\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1:u_MATLAB_Function1\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1:u_MATLAB_Function1\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block:u_nfp_relop_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1:u_MATLAB_Function1\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block:u_nfp_relop_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd" "u_nfp_relop_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1:u_MATLAB_Function1\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1:u_MATLAB_Function1\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single:u_nfp_sincos_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single:u_nfp_sincos_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" "u_nfp_sincos_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" 190 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930386843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" 196 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930387731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter:u_Third_Order_IIR_Filter A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter:u_Third_Order_IIR_Filter\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" "u_Third_Order_IIR_Filter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" 208 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930387774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter:u_Third_Order_IIR_Filter\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single:u_nfp_gain_pow2_single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter:u_Third_Order_IIR_Filter\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single:u_nfp_gain_pow2_single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd" "u_nfp_gain_pow2_single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd" 148 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930387872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter:u_Third_Order_IIR_Filter\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single:u_nfp_div_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter:u_Third_Order_IIR_Filter\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single:u_nfp_div_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd" "u_nfp_div_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd" 155 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930387892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" 220 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout:u_Calculate_wbout A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout:u_Calculate_wbout\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" "u_Calculate_wbout" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd" 249 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout:u_Calculate_wbout\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single:u_nfp_pow_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout:u_Calculate_wbout\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single:u_nfp_pow_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd" "u_nfp_pow_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd" 96 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout:u_Calculate_wbout\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single:u_nfp_relop_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter:u_Model\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout:u_Calculate_wbout\|ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single:u_nfp_relop_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd" "u_nfp_relop_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd" "u_Model1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd" 106 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd" "u_Model" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single:u_nfp_div_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single:u_nfp_div_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" "u_nfp_div_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single:u_nfp_exp_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single:u_nfp_exp_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" "u_nfp_exp_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" 145 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" 166 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function:u_Model\|ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd" 172 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930388955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter:u_Model1 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter:u_Model1\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd" "u_Model1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter:u_Model1\|ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd" "u_Model2" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single:u_nfp_abs_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single:u_nfp_abs_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" "u_nfp_abs_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" 135 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XS ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd(35) " "Verilog HDL or VHDL warning at ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd(35): object \"XS\" assigned a value but never read" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930389333 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model|ur_ear_fpga_sim_control_path_control_path:u_Control_Path|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single:u_nfp_abs_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single:u_nfp_div_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single:u_nfp_div_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" "u_nfp_div_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" 146 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single:u_nfp_exp_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single:u_nfp_exp_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" "u_nfp_exp_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" 151 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" 156 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" 162 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block:u_nfp_relop_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block:u_nfp_relop_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" "u_nfp_relop_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" 174 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single:u_nfp_relop_comp_1 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell:u_Model1\|ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter:u_Model2\|ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single:u_nfp_relop_comp_1\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" "u_nfp_relop_comp_1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd" 180 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_calc_tau audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_calc_tau\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd" "u_Model2" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_Calculate_tauc1 audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauc1:u_Calculate_tauc1 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_Calculate_tauc1\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauc1:u_Calculate_tauc1\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" "u_Calculate_tauc1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" 166 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauc1:u_Calculate_tauc1\|ur_ear_fpga_sim_calc_tau_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauc1:u_Calculate_tauc1\|ur_ear_fpga_sim_calc_tau_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930389965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauc1:u_Calculate_tauc1\|ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single:u_nfp_gain_pow2_single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauc1:u_Calculate_tauc1\|ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single:u_nfp_gain_pow2_single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd" "u_nfp_gain_pow2_single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930390008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauc1:u_Calculate_tauc1\|ur_ear_fpga_sim_calc_tau_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauc1:u_Calculate_tauc1\|ur_ear_fpga_sim_calc_tau_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930390030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_nfp_recip_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_nfp_recip_single:u_nfp_recip_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_nfp_recip_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_nfp_recip_single:u_nfp_recip_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" "u_nfp_recip_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930390071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_Calculate_tauwb audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauwb:u_Calculate_tauwb A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_Calculate_tauwb\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauwb:u_Calculate_tauwb\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" "u_Calculate_tauwb" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" 182 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930390132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauwb:u_Calculate_tauwb\|ur_ear_fpga_sim_calc_tau_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_Calculate_tauwb:u_Calculate_tauwb\|ur_ear_fpga_sim_calc_tau_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauwb.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauwb.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930390167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_gain_groupdelay audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_gain_groupdelay:u_gain_groupdelay A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_gain_groupdelay\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_gain_groupdelay:u_gain_groupdelay\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" "u_gain_groupdelay" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" 187 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930390202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_nfp_div_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_gain_groupdelay:u_gain_groupdelay\|ur_ear_fpga_sim_calc_tau_nfp_div_single:u_nfp_div_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_nfp_div_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_gain_groupdelay:u_gain_groupdelay\|ur_ear_fpga_sim_calc_tau_nfp_div_single:u_nfp_div_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" "u_nfp_div_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" 162 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930390261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_nfp_cos_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_gain_groupdelay:u_gain_groupdelay\|ur_ear_fpga_sim_calc_tau_nfp_cos_single:u_nfp_cos_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_nfp_cos_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_gain_groupdelay:u_gain_groupdelay\|ur_ear_fpga_sim_calc_tau_nfp_cos_single:u_nfp_cos_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" "u_nfp_cos_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" 218 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930390400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_nfp_sqrt_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_gain_groupdelay:u_gain_groupdelay\|ur_ear_fpga_sim_calc_tau_nfp_sqrt_single:u_nfp_sqrt_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_nfp_sqrt_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_gain_groupdelay:u_gain_groupdelay\|ur_ear_fpga_sim_calc_tau_nfp_sqrt_single:u_nfp_sqrt_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" "u_nfp_sqrt_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" 282 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_nfp_floor_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_gain_groupdelay:u_gain_groupdelay\|ur_ear_fpga_sim_calc_tau_nfp_floor_single:u_nfp_floor_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_nfp_floor_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_gain_groupdelay:u_gain_groupdelay\|ur_ear_fpga_sim_calc_tau_nfp_floor_single:u_nfp_floor_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" "u_nfp_floor_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd" 305 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_write_address_generator audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_write_address_generator:u_write_address_generator A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_write_address_generator\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_write_address_generator:u_write_address_generator\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" "u_write_address_generator" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" 196 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5 audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_write_address_generator:u_write_address_generator\|ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5:u_calc_tau_write_address_generator_nfp_convert_single_to_fix_16_En5 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_write_address_generator:u_write_address_generator\|ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5:u_calc_tau_write_address_generator_nfp_convert_single_to_fix_16_En5\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_write_address_generator.vhd" "u_calc_tau_write_address_generator_nfp_convert_single_to_fix_16_En5" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_write_address_generator.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic:u_integer_delay_DPRAM A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic:u_integer_delay_DPRAM\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" "u_integer_delay_DPRAM" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" 202 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_tau_nfp_relop_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_nfp_relop_single:u_nfp_relop_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_tau_nfp_relop_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_nfp_relop_single:u_nfp_relop_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" "u_nfp_relop_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd" 221 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_filter_path_filter_path audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path A:rtl " "Elaborating entity \"ur_ear_fpga_sim_filter_path_filter_path\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd" "u_Filter_Path" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter A:rtl " "Elaborating entity \"ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd" "u_C1_Chirp_Filter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd" "u_Model" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd" 151 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single:u_calc_c1_coefficients_nfp_convert_double2single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single:u_calc_c1_coefficients_nfp_convert_double2single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "u_calc_c1_coefficients_nfp_convert_double2single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 259 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single:u_nfp_add2_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single:u_nfp_add2_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "u_nfp_add2_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 264 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_temp_calc_temp audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_temp_calc_temp:u_calc_temp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_temp_calc_temp\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_temp_calc_temp:u_calc_temp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "u_calc_temp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 275 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_temp_nfp_convert_double2single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_temp_calc_temp:u_calc_temp\|ur_ear_fpga_sim_calc_temp_nfp_convert_double2single:u_calc_temp_nfp_convert_double2single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_temp_nfp_convert_double2single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_temp_calc_temp:u_calc_temp\|ur_ear_fpga_sim_calc_temp_nfp_convert_double2single:u_calc_temp_nfp_convert_double2single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" "u_calc_temp_nfp_convert_double2single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_temp_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_temp_calc_temp:u_calc_temp\|ur_ear_fpga_sim_calc_temp_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_temp_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_temp_calc_temp:u_calc_temp\|ur_ear_fpga_sim_calc_temp_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_temp_nfp_pow_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_temp_calc_temp:u_calc_temp\|ur_ear_fpga_sim_calc_temp_nfp_pow_single:u_nfp_pow_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_temp_nfp_pow_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_temp_calc_temp:u_calc_temp\|ur_ear_fpga_sim_calc_temp_nfp_pow_single:u_nfp_pow_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" "u_nfp_pow_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" 94 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930391847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_temp_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_temp_calc_temp:u_calc_temp\|ur_ear_fpga_sim_calc_temp_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_temp_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_temp_calc_temp:u_calc_temp\|ur_ear_fpga_sim_calc_temp_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd" 106 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "u_Phase_Calc_i_1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 296 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_phase_temp_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_phase_temp_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_phase_temp_nfp_div_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_div_single:u_nfp_div_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_phase_temp_nfp_div_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_div_single:u_nfp_div_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" "u_nfp_div_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single:u_nfp_atan_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single:u_nfp_atan_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" "u_nfp_atan_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" 128 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single:u_nfp_add2_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp:u_Phase_Calc_i_1\|ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single:u_nfp_add2_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" "u_nfp_add2_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 303 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 319 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single:u_nfp_gain_pow2_single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single:u_nfp_gain_pow2_single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "u_nfp_gain_pow2_single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 336 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 353 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930392912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single:u_nfp_div_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single:u_nfp_div_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "u_nfp_div_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 436 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930393130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single:u_nfp_tan_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single:u_nfp_tan_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "u_nfp_tan_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 442 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930393188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_coeff_calc_coeff audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_coeff_calc_coeff\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" "u_calc_coeff" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd" 453 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930393807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single:u_calc_coeff_nfp_convert_double2single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single:u_calc_coeff_nfp_convert_double2single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" "u_calc_coeff_nfp_convert_double2single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930393858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_coeff_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_coeff_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" 147 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930393921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_coeff_nfp_div_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_div_single:u_nfp_div_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_coeff_nfp_div_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_div_single:u_nfp_div_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" "u_nfp_div_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" 153 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930393977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single:u_nfp_gain_pow2_single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single:u_nfp_gain_pow2_single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" "u_nfp_gain_pow2_single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" 159 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930394065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_coeff_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_coeff_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" 172 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930394102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_coeff_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_coeff_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" 178 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930394149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_calc_coeff_nfp_pow_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_pow_single:u_nfp_pow_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_calc_coeff_nfp_pow_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients:u_Model\|ur_ear_fpga_sim_calc_coeff_calc_coeff:u_calc_coeff\|ur_ear_fpga_sim_calc_coeff_nfp_pow_single:u_nfp_pow_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" "u_nfp_pow_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd" 189 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930394179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_iir_10th_order_iir_10th_order audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_iir_10th_order_iir_10th_order:u_alpha10th_Order_IIR_Filter A:rtl " "Elaborating entity \"ur_ear_fpga_sim_iir_10th_order_iir_10th_order\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_iir_10th_order_iir_10th_order:u_alpha10th_Order_IIR_Filter\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd" "u_alpha10th_Order_IIR_Filter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd" 170 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930394944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_iir_10th_order_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_iir_10th_order_iir_10th_order:u_alpha10th_Order_IIR_Filter\|ur_ear_fpga_sim_iir_10th_order_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_iir_10th_order_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_iir_10th_order_iir_10th_order:u_alpha10th_Order_IIR_Filter\|ur_ear_fpga_sim_iir_10th_order_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd" 145 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930395071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_iir_10th_order_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_iir_10th_order_iir_10th_order:u_alpha10th_Order_IIR_Filter\|ur_ear_fpga_sim_iir_10th_order_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_iir_10th_order_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_iir_10th_order_iir_10th_order:u_alpha10th_Order_IIR_Filter\|ur_ear_fpga_sim_iir_10th_order_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd" 163 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930395125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout:u_Calculate_C1filterout A:rtl " "Elaborating entity \"ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout:u_Calculate_C1filterout\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd" "u_Calculate_C1filterout" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd" 203 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930395383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout:u_Calculate_C1filterout\|ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter:u_C1_Chirp_Filter\|ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout:u_Calculate_C1filterout\|ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930395407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter:u_C2_Wideband_Filter A:rtl " "Elaborating entity \"ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter:u_C2_Wideband_Filter\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd" "u_C2_Wideband_Filter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930395443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter:u_C2_Wideband_Filter\|ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter:u_C2_Wideband_Filter\|ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930395735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter:u_C2_Wideband_Filter\|ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout:u_Calculate_C2filterout A:rtl " "Elaborating entity \"ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter:u_C2_Wideband_Filter\|ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout:u_Calculate_C2filterout\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd" "u_Calculate_C2filterout" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd" 164 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930395771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter:u_C2_Wideband_Filter\|ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout:u_Calculate_C2filterout\|ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single:u_nfp_abs_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter:u_C2_Wideband_Filter\|ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout:u_Calculate_C2filterout\|ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single:u_nfp_abs_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd" "u_nfp_abs_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930395812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XS ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd(35) " "Verilog HDL or VHDL warning at ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd(35): object \"XS\" assigned a value but never read" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930395812 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path|ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter:u_C2_Wideband_Filter|ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout:u_Calculate_C2filterout|ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single:u_nfp_abs_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter:u_C2_Wideband_Filter\|ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout:u_Calculate_C2filterout\|ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single:u_nfp_div_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter:u_C2_Wideband_Filter\|ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout:u_Calculate_C2filterout\|ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single:u_nfp_div_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd" "u_nfp_div_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930395850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell A:rtl " "Elaborating entity \"ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd" "u_Inner_Hair_Cell" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930395939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single:u_inner_hair_cell_nfp_convert_double2single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single:u_inner_hair_cell_nfp_convert_double2single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd" "u_inner_hair_cell_nfp_convert_double2single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930395970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd" "u_C1_Chirp_Nonlinear_Log_Path" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single:u_nfp_relop_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single:u_nfp_relop_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" "u_nfp_relop_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single:u_nfp_abs_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single:u_nfp_abs_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" "u_nfp_abs_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XS ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd(35) " "Verilog HDL or VHDL warning at ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd(35): object \"XS\" assigned a value but never read" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930396103 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path|ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single:u_nfp_abs_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single:u_ihc_nl_log_nfp_convert_double2single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single:u_ihc_nl_log_nfp_convert_double2single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" "u_ihc_nl_log_nfp_convert_double2single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" 145 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" 150 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" 156 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_nfp_log_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_log_single:u_nfp_log_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_nfp_log_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_nfp_log_single:u_nfp_log_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" "u_nfp_log_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" 162 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_Subsystem audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_Subsystem\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" "u_Subsystem" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_nfp_div_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem\|ur_ear_fpga_sim_ihc_nl_log_nfp_div_single:u_nfp_div_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_nfp_div_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem\|ur_ear_fpga_sim_ihc_nl_log_nfp_div_single:u_nfp_div_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" "u_nfp_div_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem\|ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem\|ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem\|ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single:u_nfp_log10_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem\|ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single:u_nfp_log10_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" "u_nfp_log10_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" 148 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem\|ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single:u_nfp_exp_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem\|ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single:u_nfp_exp_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" "u_nfp_exp_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" 165 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem\|ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log:u_C1_Chirp_Nonlinear_Log_Path\|ur_ear_fpga_sim_ihc_nl_log_Subsystem:u_Subsystem\|ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd" 170 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930396879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter:u_Model2 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter:u_Model2\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd" "u_Model2" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter:u_Model2\|ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter:u_Model2\|ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" 155 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter:u_Model2\|ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter:u_Model2\|ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" 161 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter:u_Model2\|ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter:u_Model2\|ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter:u_Model2\|ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_filter_path_filter_path:u_Filter_Path\|ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell:u_Inner_Hair_Cell\|ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter:u_Model2\|ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd" 179 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model A:rtl " "Elaborating entity \"ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd" "u_Model" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd" 148 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_synapse_model_synapse_model audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model A:rtl " "Elaborating entity \"ur_ear_fpga_sim_synapse_model_synapse_model\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd" "u_Synapse_Model" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model A:rtl " "Elaborating entity \"ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd" "u_Model" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single:u_nfp_abs_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single:u_nfp_abs_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd" "u_nfp_abs_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd" 96 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XS ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd(35) " "Verilog HDL or VHDL warning at ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd(35): object \"XS\" assigned a value but never read" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930397829 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model|ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single:u_nfp_abs_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single:u_nfp_relop_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single:u_nfp_relop_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd" "u_nfp_relop_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_nl_pla_filter_Subsystem audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem A:rtl " "Elaborating entity \"ur_ear_fpga_sim_nl_pla_filter_Subsystem\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd" "u_Subsystem" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem\|ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem\|ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem\|ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single:u_nfp_log10_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem\|ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single:u_nfp_log10_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" "u_nfp_log10_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930397954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_nl_pla_filter_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem\|ur_ear_fpga_sim_nl_pla_filter_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_nl_pla_filter_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem\|ur_ear_fpga_sim_nl_pla_filter_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" 126 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem\|ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single:u_nfp_pow10_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem\|ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single:u_nfp_pow10_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" "u_nfp_pow10_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem\|ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single:u_nfp_signum_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter:u_Model\|ur_ear_fpga_sim_nl_pla_filter_Subsystem:u_Subsystem\|ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single:u_nfp_signum_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" "u_nfp_signum_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_power_law_adapter_power_law_adapter audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_power_law_adapter_power_law_adapter\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd" "u_Model1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law:u_Fast_Power_Law A:rtl " "Elaborating entity \"ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law:u_Fast_Power_Law\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" "u_Fast_Power_Law" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_power_law_adapter_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law:u_Fast_Power_Law\|ur_ear_fpga_sim_power_law_adapter_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_power_law_adapter_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law:u_Fast_Power_Law\|ur_ear_fpga_sim_power_law_adapter_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" 138 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_power_law_adapter_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law:u_Fast_Power_Law\|ur_ear_fpga_sim_power_law_adapter_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_power_law_adapter_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law:u_Fast_Power_Law\|ur_ear_fpga_sim_power_law_adapter_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" 156 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law:u_Fast_Power_Law\|ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law:u_Fast_Power_Law\|ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" 168 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law:u_Fast_Power_Law\|ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single:u_nfp_gain_pow2_single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law:u_Fast_Power_Law\|ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single:u_nfp_gain_pow2_single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" "u_nfp_gain_pow2_single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd" 208 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_power_law_adapter_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_power_law_adapter_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_power_law_adapter_nfp_relop_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_nfp_relop_single:u_nfp_relop_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_power_law_adapter_nfp_relop_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_nfp_relop_single:u_nfp_relop_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" "u_nfp_relop_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" 164 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law:u_Slow_Power_Law A:rtl " "Elaborating entity \"ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_synapse_model_synapse_model:u_Synapse_Model\|ur_ear_fpga_sim_power_law_adapter_power_law_adapter:u_Model1\|ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law:u_Slow_Power_Law\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" "u_Slow_Power_Law" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd" 170 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930398970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_spike_generator_spike_generator audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator A:rtl " "Elaborating entity \"ur_ear_fpga_sim_spike_generator_spike_generator\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd" "u_Spike_Generator" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd" 148 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930399539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Redocking_Site_4_out2 ur_ear_fpga_sim_spike_generator_spike_generator.vhd(109) " "Verilog HDL or VHDL warning at ur_ear_fpga_sim_spike_generator_spike_generator.vhd(109): object \"Redocking_Site_4_out2\" assigned a value but never read" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930399540 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Redocking_Site_3_out2 ur_ear_fpga_sim_spike_generator_spike_generator.vhd(112) " "Verilog HDL or VHDL warning at ur_ear_fpga_sim_spike_generator_spike_generator.vhd(112): object \"Redocking_Site_3_out2\" assigned a value but never read" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930399541 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Redocking_Site_2_out2 ur_ear_fpga_sim_spike_generator_spike_generator.vhd(115) " "Verilog HDL or VHDL warning at ur_ear_fpga_sim_spike_generator_spike_generator.vhd(115): object \"Redocking_Site_2_out2\" assigned a value but never read" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930399541 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Redocking_Site_1_out2 ur_ear_fpga_sim_spike_generator_spike_generator.vhd(118) " "Verilog HDL or VHDL warning at ur_ear_fpga_sim_spike_generator_spike_generator.vhd(118): object \"Redocking_Site_1_out2\" assigned a value but never read" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930399541 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_spike_generator_nfp_convert_double2single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_nfp_convert_double2single:u_spike_generator_nfp_convert_double2single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_spike_generator_nfp_convert_double2single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_nfp_convert_double2single:u_spike_generator_nfp_convert_double2single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" "u_spike_generator_nfp_convert_double2single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930399590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_redocking_site audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_redocking_site\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" "u_Redocking_Site_4" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" 163 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930399695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_Redock_Component audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_Redock_Component\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_Redock_Component" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 253 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930399739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_initialize_signal_initialize_signal audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_initialize_signal_initialize_signal:u_Initialization_Signal A:rtl " "Elaborating entity \"ur_ear_fpga_sim_initialize_signal_initialize_signal\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_initialize_signal_initialize_signal:u_Initialization_Signal\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" "u_Initialization_Signal" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" 106 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930399774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_initialize_signal_nfp_wire_double audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_initialize_signal_initialize_signal:u_Initialization_Signal\|ur_ear_fpga_sim_initialize_signal_nfp_wire_double:u_nfp_wire_double A:rtl " "Elaborating entity \"ur_ear_fpga_sim_initialize_signal_nfp_wire_double\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_initialize_signal_initialize_signal:u_Initialization_Signal\|ur_ear_fpga_sim_initialize_signal_nfp_wire_double:u_nfp_wire_double\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd" "u_nfp_wire_double" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930399795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_abs_double audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_redocking_site_nfp_abs_double:u_nfp_abs_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_abs_double\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_redocking_site_nfp_abs_double:u_nfp_abs_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" "u_nfp_abs_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" 113 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930399836 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XS ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd(35) " "Verilog HDL or VHDL warning at ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd(35): object \"XS\" assigned a value but never read" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930399836 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component|ur_ear_fpga_sim_redocking_site_nfp_abs_double:u_nfp_abs_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_uminus_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_redocking_site_nfp_uminus_single:u_nfp_uminus_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_uminus_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_redocking_site_nfp_uminus_single:u_nfp_uminus_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" "u_nfp_uminus_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930399860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_log10_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_redocking_site_nfp_log10_single:u_nfp_log10_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_log10_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_redocking_site_nfp_log10_single:u_nfp_log10_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" "u_nfp_log10_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" 123 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930399885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_redocking_site_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Redock_Component:u_Redock_Component\|ur_ear_fpga_sim_redocking_site_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd" 128 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component:u_Elapsed_Time_Component A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component:u_Elapsed_Time_Component\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_Elapsed_Time_Component" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 263 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component:u_Elapsed_Time_Component\|ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single:u_redocking_site_Elapsed_Time_Component_nfp_convert_fix_10_En0_to_single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component:u_Elapsed_Time_Component\|ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single:u_redocking_site_Elapsed_Time_Component_nfp_convert_fix_10_En0_to_single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component.vhd" "u_redocking_site_Elapsed_Time_Component_nfp_convert_fix_10_En0_to_single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_relop_single_block audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_nfp_relop_single_block:u_nfp_relop_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_relop_single_block\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_nfp_relop_single_block:u_nfp_relop_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_nfp_relop_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 272 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_Xsum_Component audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Xsum_Component:u_Xsum_Component A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_Xsum_Component\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Xsum_Component:u_Xsum_Component\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_Xsum_Component" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 278 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_div_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Xsum_Component:u_Xsum_Component\|ur_ear_fpga_sim_redocking_site_nfp_div_single:u_nfp_div_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_div_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Xsum_Component:u_Xsum_Component\|ur_ear_fpga_sim_redocking_site_nfp_div_single:u_nfp_div_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd" "u_nfp_div_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Xsum_Component:u_Xsum_Component\|ur_ear_fpga_sim_redocking_site_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Xsum_Component:u_Xsum_Component\|ur_ear_fpga_sim_redocking_site_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_unitRateInterval_Component audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_unitRateInterval_Component:u_unitRateInterval_Component A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_unitRateInterval_Component\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_unitRateInterval_Component:u_unitRateInterval_Component\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_unitRateInterval_Component" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 289 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1 audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1:u_nfp_relop_comp_1 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1:u_nfp_relop_comp_1\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_nfp_relop_comp_1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 299 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_Current_Release_Component audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Current_Release_Component:u_Current_Release_Component A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_Current_Release_Component\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Current_Release_Component:u_Current_Release_Component\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_Current_Release_Component" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 305 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_relop_double audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Current_Release_Component:u_Current_Release_Component\|ur_ear_fpga_sim_redocking_site_nfp_relop_double:u_nfp_relop_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_relop_double\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Current_Release_Component:u_Current_Release_Component\|ur_ear_fpga_sim_redocking_site_nfp_relop_double:u_nfp_relop_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Release_Component.vhd" "u_nfp_relop_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Release_Component.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_cal_trel_k audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_cal_trel_k:u_cal_trel_k A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_cal_trel_k\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_cal_trel_k:u_cal_trel_k\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_cal_trel_k" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 317 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_relop_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_cal_trel_k:u_cal_trel_k\|ur_ear_fpga_sim_redocking_site_nfp_relop_single:u_nfp_relop_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_relop_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_cal_trel_k:u_cal_trel_k\|ur_ear_fpga_sim_redocking_site_nfp_relop_single:u_nfp_relop_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd" "u_nfp_relop_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_calc_Tref audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_calc_Tref:u_calc_Tref A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_calc_Tref\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_calc_Tref:u_calc_Tref\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_calc_Tref" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 323 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_calc_Tref:u_calc_Tref\|ur_ear_fpga_sim_redocking_site_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_calc_Tref:u_calc_Tref\|ur_ear_fpga_sim_redocking_site_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_calc_Tref.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_calc_Tref.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_Current_Refactory_Component audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Current_Refactory_Component:u_Current_Refactory_Component A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_Current_Refactory_Component\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_Current_Refactory_Component:u_Current_Refactory_Component\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_Current_Refactory_Component" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 330 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_recip_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_nfp_recip_single:u_nfp_recip_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_recip_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_nfp_recip_single:u_nfp_recip_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_nfp_recip_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 346 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_round_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_nfp_round_single:u_nfp_round_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_round_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_nfp_round_single:u_nfp_round_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_nfp_round_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 362 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0 audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0:u_redocking_site_nfp_convert_single_to_fix_32_En0 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_redocking_site_redocking_site:u_Redocking_Site_4\|ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0:u_redocking_site_nfp_convert_single_to_fix_32_En0\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" "u_redocking_site_nfp_convert_single_to_fix_32_En0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd" 367 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930400944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_spike_generator_Redocking_Calculation audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation A:rtl " "Elaborating entity \"ur_ear_fpga_sim_spike_generator_Redocking_Calculation\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" "u_Redocking_Calculation" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd" 220 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930401585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_spike_generator_Current_Redock_Component audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Current_Redock_Component:u_Current_Redock_Component A:rtl " "Elaborating entity \"ur_ear_fpga_sim_spike_generator_Current_Redock_Component\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Current_Redock_Component:u_Current_Redock_Component\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd" "u_Current_Redock_Component" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd" 127 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930401636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_spike_generator_nfp_abs_double audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Current_Redock_Component:u_Current_Redock_Component\|ur_ear_fpga_sim_spike_generator_nfp_abs_double:u_nfp_abs_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_spike_generator_nfp_abs_double\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Current_Redock_Component:u_Current_Redock_Component\|ur_ear_fpga_sim_spike_generator_nfp_abs_double:u_nfp_abs_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" "u_nfp_abs_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" 126 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930401721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XS ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd(35) " "Verilog HDL or VHDL warning at ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd(35): object \"XS\" assigned a value but never read" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930401721 "|Audioblade|audioblade_system:i0|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation|ur_ear_fpga_sim_spike_generator_Current_Redock_Component:u_Current_Redock_Component|ur_ear_fpga_sim_spike_generator_nfp_abs_double:u_nfp_abs_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Current_Redock_Component:u_Current_Redock_Component\|ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single:u_spike_generator_Redocking_Calculation_Current_Redock_Component_nfp_convert_fix_10_En0_to_single A:rtl " "Elaborating entity \"ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Current_Redock_Component:u_Current_Redock_Component\|ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single:u_spike_generator_Redocking_Calculation_Current_Redock_Component_nfp_convert_fix_10_En0_to_single\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" "u_spike_generator_Redocking_Calculation_Current_Redock_Component_nfp_convert_fix_10_En0_to_single" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930401747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_spike_generator_nfp_mul_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Current_Redock_Component:u_Current_Redock_Component\|ur_ear_fpga_sim_spike_generator_nfp_mul_single:u_nfp_mul_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_spike_generator_nfp_mul_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Current_Redock_Component:u_Current_Redock_Component\|ur_ear_fpga_sim_spike_generator_nfp_mul_single:u_nfp_mul_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" "u_nfp_mul_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" 136 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930401815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_spike_generator_nfp_add_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Current_Redock_Component:u_Current_Redock_Component\|ur_ear_fpga_sim_spike_generator_nfp_add_single:u_nfp_add_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_spike_generator_nfp_add_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Current_Redock_Component:u_Current_Redock_Component\|ur_ear_fpga_sim_spike_generator_nfp_add_single:u_nfp_add_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" "u_nfp_add_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930401871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period:u_Correct_Redocking_Period A:rtl " "Elaborating entity \"ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period:u_Correct_Redocking_Period\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd" "u_Correct_Redocking_Period" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930401916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_spike_generator_nfp_div_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period:u_Correct_Redocking_Period\|ur_ear_fpga_sim_spike_generator_nfp_div_single:u_nfp_div_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_spike_generator_nfp_div_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period:u_Correct_Redocking_Period\|ur_ear_fpga_sim_spike_generator_nfp_div_single:u_nfp_div_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd" "u_nfp_div_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd" 96 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930401953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_spike_generator_nfp_sub_single audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period:u_Correct_Redocking_Period\|ur_ear_fpga_sim_spike_generator_nfp_sub_single:u_nfp_sub_comp A:rtl " "Elaborating entity \"ur_ear_fpga_sim_spike_generator_nfp_sub_single\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_spike_generator_spike_generator:u_Spike_Generator\|ur_ear_fpga_sim_spike_generator_Redocking_Calculation:u_Redocking_Calculation\|ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period:u_Correct_Redocking_Period\|ur_ear_fpga_sim_spike_generator_nfp_sub_single:u_nfp_sub_comp\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd" "u_nfp_sub_comp" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd" 102 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930402014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ur_ear_fpga_sim_accumulator_accumulator audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_accumulator_accumulator:u_Model1 A:rtl " "Elaborating entity \"ur_ear_fpga_sim_accumulator_accumulator\" using architecture \"A:rtl\" for hierarchy \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator:u_Model\|ur_ear_fpga_sim_accumulator_accumulator:u_Model1\"" {  } { { "audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd" "u_Model1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930402386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_mm_interconnect_180_d4sniia audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0 " "Elaborating entity \"audioblade_system_altera_mm_interconnect_180_d4sniia\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "mm_interconnect_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930402419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930402745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "mux_ddr_0_altera_axi_master_agent" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930402799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930402844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_agent" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930402881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930402957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930402994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_agent_rdata_fifo" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_gil3sua audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_router_180_gil3sua:router " "Elaborating entity \"audioblade_system_altera_merlin_router_180_gil3sua\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_router_180_gil3sua:router\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "router" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_gil3sua_default_decode audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_router_180_gil3sua:router\|audioblade_system_altera_merlin_router_180_gil3sua_default_decode:the_default_decode " "Elaborating entity \"audioblade_system_altera_merlin_router_180_gil3sua_default_decode\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_router_180_gil3sua:router\|audioblade_system_altera_merlin_router_180_gil3sua_default_decode:the_default_decode\"" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv" "the_default_decode" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_jxs3q3q audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_router_180_jxs3q3q:router_002 " "Elaborating entity \"audioblade_system_altera_merlin_router_180_jxs3q3q\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_router_180_jxs3q3q:router_002\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "router_002" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_jxs3q3q_default_decode audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_router_180_jxs3q3q:router_002\|audioblade_system_altera_merlin_router_180_jxs3q3q_default_decode:the_default_decode " "Elaborating entity \"audioblade_system_altera_merlin_router_180_jxs3q3q_default_decode\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_router_180_jxs3q3q:router_002\|audioblade_system_altera_merlin_router_180_jxs3q3q_default_decode:the_default_decode\"" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv" "the_default_decode" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_burst_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 13 to match size of target (7)" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606930415626 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_demultiplexer_180_reioipy audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_demultiplexer_180_reioipy:cmd_demux " "Elaborating entity \"audioblade_system_altera_merlin_demultiplexer_180_reioipy\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_demultiplexer_180_reioipy:cmd_demux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "cmd_demux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_multiplexer_180_xdoo6gq audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux " "Elaborating entity \"audioblade_system_altera_merlin_multiplexer_180_xdoo6gq\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "cmd_mux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930415987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_xdoo6gq.sv" "arb" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_xdoo6gq.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audioblade_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" "adder" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi:rsp_demux " "Elaborating entity \"audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi:rsp_demux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "rsp_demux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_multiplexer_180_2q47q3i audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_multiplexer_180_2q47q3i:rsp_mux " "Elaborating entity \"audioblade_system_altera_merlin_multiplexer_180_2q47q3i\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_merlin_multiplexer_180_2q47q3i:rsp_mux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "rsp_mux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_rsp_width_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416159 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606930416186 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606930416187 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_cmd_width_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930416350 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930416355 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930416356 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "crosser" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_avalon_st_adapter_180_v3lgypq audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_avalon_st_adapter_180_v3lgypq:avalon_st_adapter " "Elaborating entity \"audioblade_system_altera_avalon_st_adapter_180_v3lgypq\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_avalon_st_adapter_180_v3lgypq:avalon_st_adapter\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" "avalon_st_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_error_adapter_180_jats3da audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_avalon_st_adapter_180_v3lgypq:avalon_st_adapter\|audioblade_system_error_adapter_180_jats3da:error_adapter_0 " "Elaborating entity \"audioblade_system_error_adapter_180_jats3da\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|audioblade_system_altera_avalon_st_adapter_180_v3lgypq:avalon_st_adapter\|audioblade_system_error_adapter_180_jats3da:error_adapter_0\"" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq.v" "error_adapter_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_mm_interconnect_180_2zdh4ci audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1 " "Elaborating entity \"audioblade_system_altera_mm_interconnect_180_2zdh4ci\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "mm_interconnect_1" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "arria10_hps_0_h2f_axi_master_agent" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "mux_ddr_0_altera_axi_slave_agent" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930416983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 32 to match size of target (29)" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606930416989 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (4)" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606930416990 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (4)" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606930416990 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 32 to match size of target (29)" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606930416992 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (4)" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606930416993 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 32 to match size of target (29)" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606930416996 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_iv666ga audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_iv666ga:router " "Elaborating entity \"audioblade_system_altera_merlin_router_180_iv666ga\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_iv666ga:router\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "router" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_iv666ga_default_decode audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_iv666ga:router\|audioblade_system_altera_merlin_router_180_iv666ga_default_decode:the_default_decode " "Elaborating entity \"audioblade_system_altera_merlin_router_180_iv666ga_default_decode\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_iv666ga:router\|audioblade_system_altera_merlin_router_180_iv666ga_default_decode:the_default_decode\"" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv" "the_default_decode" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_lxmadiq audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_lxmadiq:router_001 " "Elaborating entity \"audioblade_system_altera_merlin_router_180_lxmadiq\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_lxmadiq:router_001\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "router_001" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_lxmadiq_default_decode audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_lxmadiq:router_001\|audioblade_system_altera_merlin_router_180_lxmadiq_default_decode:the_default_decode " "Elaborating entity \"audioblade_system_altera_merlin_router_180_lxmadiq_default_decode\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_lxmadiq:router_001\|audioblade_system_altera_merlin_router_180_lxmadiq_default_decode:the_default_decode\"" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv" "the_default_decode" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_dqbhvfa audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_dqbhvfa:router_002 " "Elaborating entity \"audioblade_system_altera_merlin_router_180_dqbhvfa\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_dqbhvfa:router_002\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "router_002" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_dqbhvfa_default_decode audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_dqbhvfa:router_002\|audioblade_system_altera_merlin_router_180_dqbhvfa_default_decode:the_default_decode " "Elaborating entity \"audioblade_system_altera_merlin_router_180_dqbhvfa_default_decode\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_dqbhvfa:router_002\|audioblade_system_altera_merlin_router_180_dqbhvfa_default_decode:the_default_decode\"" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv" "the_default_decode" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_goyglzq audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_goyglzq:router_003 " "Elaborating entity \"audioblade_system_altera_merlin_router_180_goyglzq\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_goyglzq:router_003\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "router_003" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_goyglzq_default_decode audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_goyglzq:router_003\|audioblade_system_altera_merlin_router_180_goyglzq_default_decode:the_default_decode " "Elaborating entity \"audioblade_system_altera_merlin_router_180_goyglzq_default_decode\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_router_180_goyglzq:router_003\|audioblade_system_altera_merlin_router_180_goyglzq_default_decode:the_default_decode\"" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv" "the_default_decode" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "mux_ddr_0_altera_axi_slave_wr_burst_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq:cmd_demux " "Elaborating entity \"audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq:cmd_demux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "cmd_demux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_multiplexer_180_zd5hm5y audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_multiplexer_180_zd5hm5y:cmd_mux " "Elaborating entity \"audioblade_system_altera_merlin_multiplexer_180_zd5hm5y\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_multiplexer_180_zd5hm5y:cmd_mux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "cmd_mux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa:rsp_demux " "Elaborating entity \"audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa:rsp_demux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "rsp_demux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_multiplexer_180_ay6xe7y audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_multiplexer_180_ay6xe7y:rsp_mux " "Elaborating entity \"audioblade_system_altera_merlin_multiplexer_180_ay6xe7y\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|audioblade_system_altera_merlin_multiplexer_180_ay6xe7y:rsp_mux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "rsp_mux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930417985 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930418001 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930418002 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930418002 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418172 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606930418199 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606930418199 "|Audioblade|audioblade_system:i0|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" "crosser" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_mm_interconnect_180_alyigqi audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2 " "Elaborating entity \"audioblade_system_altera_mm_interconnect_180_alyigqi\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "mm_interconnect_2" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_slave_translator:ur_ear_fpga_sim_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_slave_translator:ur_ear_fpga_sim_0_avalon_slave_translator\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "ur_ear_fpga_sim_0_avalon_slave_translator" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_slave_translator:som_config_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_slave_translator:som_config_s1_translator\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "som_config_s1_translator" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "arria10_hps_0_h2f_lw_axi_master_agent" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_slave_agent:ur_ear_fpga_sim_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_slave_agent:ur_ear_fpga_sim_0_avalon_slave_agent\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "ur_ear_fpga_sim_0_avalon_slave_agent" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_slave_agent:ur_ear_fpga_sim_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_slave_agent:ur_ear_fpga_sim_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_avalon_sc_fifo:ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_az2o3ti audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_router_180_az2o3ti:router " "Elaborating entity \"audioblade_system_altera_merlin_router_180_az2o3ti\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_router_180_az2o3ti:router\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "router" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_az2o3ti_default_decode audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_router_180_az2o3ti:router\|audioblade_system_altera_merlin_router_180_az2o3ti_default_decode:the_default_decode " "Elaborating entity \"audioblade_system_altera_merlin_router_180_az2o3ti_default_decode\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_router_180_az2o3ti:router\|audioblade_system_altera_merlin_router_180_az2o3ti_default_decode:the_default_decode\"" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv" "the_default_decode" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930418998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_6yqffvy audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_router_180_6yqffvy:router_002 " "Elaborating entity \"audioblade_system_altera_merlin_router_180_6yqffvy\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_router_180_6yqffvy:router_002\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "router_002" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_router_180_6yqffvy_default_decode audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_router_180_6yqffvy:router_002\|audioblade_system_altera_merlin_router_180_6yqffvy_default_decode:the_default_decode " "Elaborating entity \"audioblade_system_altera_merlin_router_180_6yqffvy_default_decode\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_router_180_6yqffvy:router_002\|audioblade_system_altera_merlin_router_180_6yqffvy_default_decode:the_default_decode\"" {  } { { "audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv" "the_default_decode" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_traffic_limiter:arria10_hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_traffic_limiter:arria10_hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "arria10_hps_0_h2f_lw_axi_master_wr_limiter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "ur_ear_fpga_sim_0_avalon_slave_burst_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_merlin_burst_adapter:ur_ear_fpga_sim_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_demultiplexer_180_yxpioly audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_demultiplexer_180_yxpioly:cmd_demux " "Elaborating entity \"audioblade_system_altera_merlin_demultiplexer_180_yxpioly\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_demultiplexer_180_yxpioly:cmd_demux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "cmd_demux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_multiplexer_180_aogbhry audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux " "Elaborating entity \"audioblade_system_altera_merlin_multiplexer_180_aogbhry\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "cmd_mux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_demultiplexer_180_6w2neaq audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_demultiplexer_180_6w2neaq:rsp_demux " "Elaborating entity \"audioblade_system_altera_merlin_demultiplexer_180_6w2neaq\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_demultiplexer_180_6w2neaq:rsp_demux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "rsp_demux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_demultiplexer_180_uoxykti audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_demultiplexer_180_uoxykti:rsp_demux_001 " "Elaborating entity \"audioblade_system_altera_merlin_demultiplexer_180_uoxykti\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_demultiplexer_180_uoxykti:rsp_demux_001\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "rsp_demux_001" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_merlin_multiplexer_180_n6zzczq audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_multiplexer_180_n6zzczq:rsp_mux " "Elaborating entity \"audioblade_system_altera_merlin_multiplexer_180_n6zzczq\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_multiplexer_180_n6zzczq:rsp_mux\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "rsp_mux" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_multiplexer_180_n6zzczq:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_merlin_multiplexer_180_n6zzczq:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_n6zzczq.sv" "arb" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_n6zzczq.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "crosser" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 1368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_avalon_st_adapter_180_caevfly audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_avalon_st_adapter_180_caevfly:avalon_st_adapter " "Elaborating entity \"audioblade_system_altera_avalon_st_adapter_180_caevfly\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_avalon_st_adapter_180_caevfly:avalon_st_adapter\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" "avalon_st_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_error_adapter_180_ww4pkiq audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_avalon_st_adapter_180_caevfly:avalon_st_adapter\|audioblade_system_error_adapter_180_ww4pkiq:error_adapter_0 " "Elaborating entity \"audioblade_system_error_adapter_180_ww4pkiq\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_alyigqi:mm_interconnect_2\|audioblade_system_altera_avalon_st_adapter_180_caevfly:avalon_st_adapter\|audioblade_system_error_adapter_180_ww4pkiq:error_adapter_0\"" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly.v" "error_adapter_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_mm_interconnect_180_nzcyb6q audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3 " "Elaborating entity \"audioblade_system_altera_mm_interconnect_180_nzcyb6q\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "mm_interconnect_3" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930419961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3\|altera_merlin_slave_translator:emif_0_ctrl_amm_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3\|altera_merlin_slave_translator:emif_0_ctrl_amm_0_translator\"" {  } { { "audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q.v" "emif_0_ctrl_amm_0_translator" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_irq_mapper_180_vrecy4a audioblade_system:i0\|audioblade_system_altera_irq_mapper_180_vrecy4a:irq_mapper " "Elaborating entity \"audioblade_system_altera_irq_mapper_180_vrecy4a\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_irq_mapper_180_vrecy4a:irq_mapper\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "irq_mapper" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_avalon_st_adapter_180_bbxpcfy audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter " "Elaborating entity \"audioblade_system_altera_avalon_st_adapter_180_bbxpcfy\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "avalon_st_adapter" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_channel_adapter_180_agpsntq audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter\|audioblade_system_channel_adapter_180_agpsntq:channel_adapter_0 " "Elaborating entity \"audioblade_system_channel_adapter_180_agpsntq\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter\|audioblade_system_channel_adapter_180_agpsntq:channel_adapter_0\"" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy.v" "channel_adapter_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel audioblade_system_channel_adapter_180_agpsntq.sv(74) " "Verilog HDL or VHDL warning at audioblade_system_channel_adapter_180_agpsntq.sv(74): object \"out_channel\" assigned a value but never read" {  } { { "audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_agpsntq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_agpsntq.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606930420184 "|Audioblade|audioblade_system:i0|audioblade_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter|audioblade_system_channel_adapter_180_agpsntq:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 audioblade_system_channel_adapter_180_agpsntq.sv(84) " "Verilog HDL assignment warning at audioblade_system_channel_adapter_180_agpsntq.sv(84): truncated value with size 2 to match size of target (1)" {  } { { "audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_agpsntq.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_agpsntq.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606930420184 "|Audioblade|audioblade_system:i0|audioblade_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter|audioblade_system_channel_adapter_180_agpsntq:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_avalon_st_adapter_180_u2irali audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_u2irali:avalon_st_adapter_002 " "Elaborating entity \"audioblade_system_altera_avalon_st_adapter_180_u2irali\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_u2irali:avalon_st_adapter_002\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "avalon_st_adapter_002" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_channel_adapter_180_wixceeq audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_u2irali:avalon_st_adapter_002\|audioblade_system_channel_adapter_180_wixceeq:channel_adapter_0 " "Elaborating entity \"audioblade_system_channel_adapter_180_wixceeq\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_u2irali:avalon_st_adapter_002\|audioblade_system_channel_adapter_180_wixceeq:channel_adapter_0\"" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali.v" "channel_adapter_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_avalon_st_adapter_180_o2kdrqa audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_o2kdrqa:avalon_st_adapter_003 " "Elaborating entity \"audioblade_system_altera_avalon_st_adapter_180_o2kdrqa\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_o2kdrqa:avalon_st_adapter_003\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "avalon_st_adapter_003" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_channel_adapter_180_br73nbi audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_o2kdrqa:avalon_st_adapter_003\|audioblade_system_channel_adapter_180_br73nbi:channel_adapter_0 " "Elaborating entity \"audioblade_system_channel_adapter_180_br73nbi\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_o2kdrqa:avalon_st_adapter_003\|audioblade_system_channel_adapter_180_br73nbi:channel_adapter_0\"" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa.v" "channel_adapter_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_altera_avalon_st_adapter_180_cgdcaea audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_cgdcaea:avalon_st_adapter_004 " "Elaborating entity \"audioblade_system_altera_avalon_st_adapter_180_cgdcaea\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_cgdcaea:avalon_st_adapter_004\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "avalon_st_adapter_004" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 2118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_channel_adapter_180_iipikvi audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_cgdcaea:avalon_st_adapter_004\|audioblade_system_channel_adapter_180_iipikvi:channel_adapter_0 " "Elaborating entity \"audioblade_system_channel_adapter_180_iipikvi\" for hierarchy \"audioblade_system:i0\|audioblade_system_altera_avalon_st_adapter_180_cgdcaea:avalon_st_adapter_004\|audioblade_system_channel_adapter_180_iipikvi:channel_adapter_0\"" {  } { { "audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea.v" "channel_adapter_0" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_rst_controller audioblade_system:i0\|audioblade_system_rst_controller:rst_controller " "Elaborating entity \"audioblade_system_rst_controller\" for hierarchy \"audioblade_system:i0\|audioblade_system_rst_controller:rst_controller\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "rst_controller" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420387 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req audioblade_system_rst_controller.vhd(57) " "VHDL Signal Declaration warning at audioblade_system_rst_controller.vhd(57): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade_system/synth/audioblade_system_rst_controller.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system_rst_controller.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930420388 "|Audioblade|audioblade_system:i0|audioblade_system_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioblade_system_rst_controller_002 audioblade_system:i0\|audioblade_system_rst_controller_002:rst_controller_002 " "Elaborating entity \"audioblade_system_rst_controller_002\" for hierarchy \"audioblade_system:i0\|audioblade_system_rst_controller_002:rst_controller_002\"" {  } { { "audioblade_system/synth/audioblade_system.vhd" "rst_controller_002" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420466 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req audioblade_system_rst_controller_002.vhd(57) " "VHDL Signal Declaration warning at audioblade_system_rst_controller_002.vhd(57): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "audioblade_system/synth/audioblade_system_rst_controller_002.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system_rst_controller_002.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606930420468 "|Audioblade|audioblade_system:i0|audioblade_system_rst_controller_002:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audioblade_system:i0\|audioblade_system_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audioblade_system:i0\|audioblade_system_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "audioblade_system/synth/audioblade_system_rst_controller_002.vhd" "rst_controller_002" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system_rst_controller_002.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930420497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5484.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5484.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5484 " "Found entity 1: altsyncram_5484" {  } { { "db/altsyncram_5484.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_5484.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930445511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930445511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rdc " "Found entity 1: mux_rdc" {  } { { "db/mux_rdc.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/mux_rdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930446431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930446431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cgf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cgf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cgf " "Found entity 1: decode_cgf" {  } { { "db/decode_cgf.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/decode_cgf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930446857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930446857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h1i " "Found entity 1: cntr_h1i" {  } { { "db/cntr_h1i.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/cntr_h1i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930447505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930447505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q1c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q1c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q1c " "Found entity 1: cmpr_q1c" {  } { { "db/cmpr_q1c.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/cmpr_q1c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930447627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930447627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hni " "Found entity 1: cntr_hni" {  } { { "db/cntr_hni.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/cntr_hni.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930447973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930447973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1i " "Found entity 1: cntr_d1i" {  } { { "db/cntr_d1i.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/cntr_d1i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930448425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930448425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p1c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p1c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p1c " "Found entity 1: cmpr_p1c" {  } { { "db/cmpr_p1c.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/cmpr_p1c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930448527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930448527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ki " "Found entity 1: cntr_1ki" {  } { { "db/cntr_1ki.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/cntr_1ki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930448817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930448817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_m1c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_m1c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_m1c " "Found entity 1: cmpr_m1c" {  } { { "db/cmpr_m1c.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/cmpr_m1c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930448914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930448914 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930450094 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606930451071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.02.10:34:17 Progress: Loading sld8e6b1c76/alt_sld_fab_wrapper_hw.tcl " "2020.12.02.10:34:17 Progress: Loading sld8e6b1c76/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930457749 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460450 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Transforming system: alt_sld_fab\" " "Alt_sld_fab: \"Transforming system: alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460598 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform " "Alt_sld_fab: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform took 0.000s " "Alt_sld_fab: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform " "Alt_sld_fab: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform took 0.000s " "Alt_sld_fab: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: Running transform generation_view_transform " "Presplit: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: Running transform generation_view_transform took 0.000s " "Presplit: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: Running transform generation_view_transform " "Splitter: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: Running transform generation_view_transform took 0.000s " "Splitter: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Jtagpins: Running transform generation_view_transform " "Jtagpins: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Jtagpins: Running transform generation_view_transform took 0.000s " "Jtagpins: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: Running transform generation_view_transform " "Sldfabric: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: Running transform generation_view_transform took 0.000s " "Sldfabric: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: Running transform generation_view_transform " "Ident: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: Running transform generation_view_transform took 0.000s " "Ident: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform " "Alt_sld_fab: Running transform merlin_avalon_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460653 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform took 0.084s " "Alt_sld_fab: Running transform merlin_avalon_transform took 0.084s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform " "Alt_sld_fab: Running transform merlin_avalon_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform took 0.014s " "Alt_sld_fab: Running transform merlin_avalon_transform took 0.014s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Naming system components in system: alt_sld_fab\" " "Alt_sld_fab: \"Naming system components in system: alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Processing generation queue\" " "Alt_sld_fab: \"Processing generation queue\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab\" " "Alt_sld_fab: \"Generating: alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930460863 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_alt_sld_fab_180_sddrg2y\" " "Alt_sld_fab: \"Generating: alt_sld_fab_alt_sld_fab_180_sddrg2y\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930461200 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_altera_super_splitter_180_tphxg3y\" " "Alt_sld_fab: \"Generating: alt_sld_fab_altera_super_splitter_180_tphxg3y\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930461488 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_altera_sld_splitter_180_bpibaqi\" " "Alt_sld_fab: \"Generating: alt_sld_fab_altera_sld_splitter_180_bpibaqi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930461592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na\" " "Alt_sld_fab: \"Generating: alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930461693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_altera_connection_identification_hub_180_xgksifi\" " "Alt_sld_fab: \"Generating: alt_sld_fab_altera_connection_identification_hub_180_xgksifi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930461820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 8 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 8 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930461835 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606930462511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e6b1c76/alt_sld_fab_180/synth/alt_sld_fab_alt_sld_fab_180_sddrg2y.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e6b1c76/alt_sld_fab_180/synth/alt_sld_fab_alt_sld_fab_180_sddrg2y.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_180_sddrg2y " "Found entity 1: alt_sld_fab_alt_sld_fab_180_sddrg2y" {  } { { "db/ip/sld8e6b1c76/alt_sld_fab_180/synth/alt_sld_fab_alt_sld_fab_180_sddrg2y.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/ip/sld8e6b1c76/alt_sld_fab_180/synth/alt_sld_fab_alt_sld_fab_180_sddrg2y.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930462832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930462832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e6b1c76/alt_sld_fab_180/synth/alt_sld_fab_alt_sld_fab_180_sddrg2y_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/sld8e6b1c76/alt_sld_fab_180/synth/alt_sld_fab_alt_sld_fab_180_sddrg2y_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_180_sddrg2y_cfg:config " "Found design unit 1: alt_sld_fab_alt_sld_fab_180_sddrg2y_cfg:config" {  } { { "db/ip/sld8e6b1c76/alt_sld_fab_180/synth/alt_sld_fab_alt_sld_fab_180_sddrg2y_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/ip/sld8e6b1c76/alt_sld_fab_180/synth/alt_sld_fab_alt_sld_fab_180_sddrg2y_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930462850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930462850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e6b1c76/altera_connection_identification_hub_180/synth/alt_sld_fab_altera_connection_identification_hub_180_xgksifi.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e6b1c76/altera_connection_identification_hub_180/synth/alt_sld_fab_altera_connection_identification_hub_180_xgksifi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_altera_connection_identification_hub_180_xgksifi " "Found entity 1: alt_sld_fab_altera_connection_identification_hub_180_xgksifi" {  } { { "db/ip/sld8e6b1c76/altera_connection_identification_hub_180/synth/alt_sld_fab_altera_connection_identification_hub_180_xgksifi.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/ip/sld8e6b1c76/altera_connection_identification_hub_180/synth/alt_sld_fab_altera_connection_identification_hub_180_xgksifi.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930462872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930462872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e6b1c76/altera_sld_jtag_hub_180/synth/alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8e6b1c76/altera_sld_jtag_hub_180/synth/alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na-rtl " "Found design unit 1: alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na-rtl" {  } { { "db/ip/sld8e6b1c76/altera_sld_jtag_hub_180/synth/alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/ip/sld8e6b1c76/altera_sld_jtag_hub_180/synth/alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930462982 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na " "Found entity 1: alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na" {  } { { "db/ip/sld8e6b1c76/altera_sld_jtag_hub_180/synth/alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/ip/sld8e6b1c76/altera_sld_jtag_hub_180/synth/alt_sld_fab_altera_sld_jtag_hub_180_7c4w4na.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930462982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930462982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e6b1c76/altera_sld_splitter_180/synth/alt_sld_fab_altera_sld_splitter_180_bpibaqi.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e6b1c76/altera_sld_splitter_180/synth/alt_sld_fab_altera_sld_splitter_180_bpibaqi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_altera_sld_splitter_180_bpibaqi " "Found entity 1: alt_sld_fab_altera_sld_splitter_180_bpibaqi" {  } { { "db/ip/sld8e6b1c76/altera_sld_splitter_180/synth/alt_sld_fab_altera_sld_splitter_180_bpibaqi.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/ip/sld8e6b1c76/altera_sld_splitter_180/synth/alt_sld_fab_altera_sld_splitter_180_bpibaqi.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930463072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930463072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e6b1c76/altera_super_splitter_180/synth/alt_sld_fab_altera_super_splitter_180_tphxg3y.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e6b1c76/altera_super_splitter_180/synth/alt_sld_fab_altera_super_splitter_180_tphxg3y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_altera_super_splitter_180_tphxg3y " "Found entity 1: alt_sld_fab_altera_super_splitter_180_tphxg3y" {  } { { "db/ip/sld8e6b1c76/altera_super_splitter_180/synth/alt_sld_fab_altera_super_splitter_180_tphxg3y.sv" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/ip/sld8e6b1c76/altera_super_splitter_180/synth/alt_sld_fab_altera_super_splitter_180_tphxg3y.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930463150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930463150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e6b1c76/synth/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e6b1c76/synth/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8e6b1c76/synth/alt_sld_fab.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/ip/sld8e6b1c76/synth/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930463233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930463233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e6b1c76/synth/alt_sld_fab_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/sld8e6b1c76/synth/alt_sld_fab_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_cfg:config " "Found design unit 1: alt_sld_fab_cfg:config" {  } { { "db/ip/sld8e6b1c76/synth/alt_sld_fab_cfg.v" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/ip/sld8e6b1c76/synth/alt_sld_fab_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930463250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930463250 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|mic_data_r_rtl_0 " "Inferred dual-clock RAM node \"audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|mic_data_r_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1606930527476 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic:u_integer_delay_DPRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic:u_integer_delay_DPRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ur_ear_fpga_sim_audioblade.ram0_ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic_4d3f63ab.hdl.mif " "Parameter INIT_FILE set to db/ur_ear_fpga_sim_audioblade.ram0_ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic_4d3f63ab.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 611 " "Parameter WIDTH_A set to 611" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 611 " "Parameter WIDTH_B set to 611" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|mic_data_r_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|mic_data_r_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ur_ear_fpga_sim_audioblade.ram0_FE_FPGA_Microphone_Encoder_Decoder_5c1e977c.hdl.mif " "Parameter INIT_FILE set to db/ur_ear_fpga_sim_audioblade.ram0_FE_FPGA_Microphone_Encoder_Decoder_5c1e977c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|Delay1_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|Delay1_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 63 " "Parameter TAP_DISTANCE set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|Delay_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|Delay_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 31 " "Parameter TAP_DISTANCE set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|Delay_reg_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|Delay_reg_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 23 " "Parameter WIDTH set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606930663331 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606930663331 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606930663331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0 " "Elaborated megafunction instantiation \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930663725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0 " "Instantiated megafunction \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930663725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 31 " "Parameter \"TAP_DISTANCE\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930663725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930663725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930663725 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930663725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_smv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_smv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_smv " "Found entity 1: shift_taps_smv" {  } { { "db/shift_taps_smv.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_smv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930663818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930663818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0\|shift_taps_smv:auto_generated\|altera_counter:altera_counter1 " "Elaborated megafunction instantiation \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0\|shift_taps_smv:auto_generated\|altera_counter:altera_counter1\"" {  } { { "db/shift_taps_smv.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_smv.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930663964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0\|shift_taps_smv:auto_generated\|altera_counter:altera_counter1 " "Instantiated megafunction \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0\|shift_taps_smv:auto_generated\|altera_counter:altera_counter1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "DIRECTION UP " "Parameter \"DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930663964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930663964 ""}  } { { "db/shift_taps_smv.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_smv.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930663964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0\|shift_taps_smv:auto_generated\|altera_counter:altera_counter5 " "Elaborated megafunction instantiation \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0\|shift_taps_smv:auto_generated\|altera_counter:altera_counter5\"" {  } { { "db/shift_taps_smv.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_smv.tdf" 42 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930664035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0\|shift_taps_smv:auto_generated\|altera_counter:altera_counter5 " "Instantiated megafunction \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_0\|shift_taps_smv:auto_generated\|altera_counter:altera_counter5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "DIRECTION DOWN " "Parameter \"DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930664035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MODULUS 29 " "Parameter \"MODULUS\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930664035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930664035 ""}  } { { "db/shift_taps_smv.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_smv.tdf" 42 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930664035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_l8b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_l8b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_l8b1 " "Found entity 1: altera_syncram_l8b1" {  } { { "db/altera_syncram_l8b1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altera_syncram_l8b1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930664129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930664129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e094.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e094.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e094 " "Found entity 1: altsyncram_e094" {  } { { "db/altsyncram_e094.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_e094.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930664218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930664218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_1 " "Elaborated megafunction instantiation \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930664475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_1 " "Instantiated megafunction \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930664476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 29 " "Parameter \"TAP_DISTANCE\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930664476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 23 " "Parameter \"WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930664476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930664476 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930664476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fov.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fov.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fov " "Found entity 1: shift_taps_fov" {  } { { "db/shift_taps_fov.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_fov.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930664576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930664576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_1\|shift_taps_fov:auto_generated\|altera_counter:altera_counter5 " "Elaborated megafunction instantiation \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_1\|shift_taps_fov:auto_generated\|altera_counter:altera_counter5\"" {  } { { "db/shift_taps_fov.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_fov.tdf" 42 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930664680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_1\|shift_taps_fov:auto_generated\|altera_counter:altera_counter5 " "Instantiated megafunction \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|altshift_taps:Delay_reg_rtl_1\|shift_taps_fov:auto_generated\|altera_counter:altera_counter5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "DIRECTION DOWN " "Parameter \"DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930664680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MODULUS 27 " "Parameter \"MODULUS\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930664680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930664680 ""}  } { { "db/shift_taps_fov.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_fov.tdf" 42 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930664680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_dbb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_dbb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_dbb1 " "Found entity 1: altera_syncram_dbb1" {  } { { "db/altera_syncram_dbb1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altera_syncram_dbb1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930664753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930664753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6394.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6394.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6394 " "Found entity 1: altsyncram_6394" {  } { { "db/altsyncram_6394.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_6394.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930664842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930664842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930665221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audioblade_system:i0\|audioblade_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665222 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930665222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1n1 " "Found entity 1: altsyncram_v1n1" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_v1n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930665444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930665444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic:u_integer_delay_DPRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic:u_integer_delay_DPRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930665736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic:u_integer_delay_DPRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic:u_integer_delay_DPRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ur_ear_fpga_sim_audioblade.ram0_ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic_4d3f63ab.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ur_ear_fpga_sim_audioblade.ram0_ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic_4d3f63ab.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930665736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930665736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vn42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vn42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vn42 " "Found entity 1: altsyncram_vn42" {  } { { "db/altsyncram_vn42.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_vn42.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930665829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930665829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930666293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930666293 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930666293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75j1 " "Found entity 1: altsyncram_75j1" {  } { { "db/altsyncram_75j1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_75j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930666487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930666487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930667117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audioblade_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 611 " "Parameter \"WIDTH_A\" = \"611\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 611 " "Parameter \"WIDTH_B\" = \"611\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667117 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930667117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_85j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_85j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_85j1 " "Found entity 1: altsyncram_85j1" {  } { { "db/altsyncram_85j1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_85j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930667322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930667322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0 " "Elaborated megafunction instantiation \"audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930667634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0 " "Instantiated megafunction \"audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ur_ear_fpga_sim_audioblade.ram0_FE_FPGA_Microphone_Encoder_Decoder_5c1e977c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ur_ear_fpga_sim_audioblade.ram0_FE_FPGA_Microphone_Encoder_Decoder_5c1e977c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930667634 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930667634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d0t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d0t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d0t1 " "Found entity 1: altsyncram_d0t1" {  } { { "db/altsyncram_d0t1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_d0t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930667737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930667737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0 " "Elaborated megafunction instantiation \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930668014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0 " "Instantiated megafunction \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930668014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 63 " "Parameter \"TAP_DISTANCE\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930668014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930668014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930668014 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930668014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dov.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dov.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dov " "Found entity 1: shift_taps_dov" {  } { { "db/shift_taps_dov.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_dov.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930668094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930668094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0\|shift_taps_dov:auto_generated\|altera_counter:altera_counter1 " "Elaborated megafunction instantiation \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0\|shift_taps_dov:auto_generated\|altera_counter:altera_counter1\"" {  } { { "db/shift_taps_dov.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_dov.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930668157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0\|shift_taps_dov:auto_generated\|altera_counter:altera_counter1 " "Instantiated megafunction \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0\|shift_taps_dov:auto_generated\|altera_counter:altera_counter1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "DIRECTION UP " "Parameter \"DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930668157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930668157 ""}  } { { "db/shift_taps_dov.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_dov.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930668157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0\|shift_taps_dov:auto_generated\|altera_counter:altera_counter5 " "Elaborated megafunction instantiation \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0\|shift_taps_dov:auto_generated\|altera_counter:altera_counter5\"" {  } { { "db/shift_taps_dov.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_dov.tdf" 42 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606930668226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0\|shift_taps_dov:auto_generated\|altera_counter:altera_counter5 " "Instantiated megafunction \"audioblade_system:i0\|ur_ear_fpga_sim_dataplane_avalon:ur_ear_fpga_sim_0\|ur_ear_fpga_sim_dataplane:u_ur_ear_fpga_sim_dataplane\|ur_ear_fpga_sim_Avalon_Data_Processing:u_Avalon_Data_Processing\|ur_ear_fpga_sim_UR_EAR_FPGA:u_UR_EAR_FPGA\|ur_ear_fpga_sim_auditory_nerve_auditory_nerve:u_Auditory_Nerve_Model\|ur_ear_fpga_sim_control_path_control_path:u_Control_Path\|ur_ear_fpga_sim_calc_tau_calc_tau:u_Model2\|altshift_taps:Delay1_reg_rtl_0\|shift_taps_dov:auto_generated\|altera_counter:altera_counter5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "DIRECTION DOWN " "Parameter \"DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930668226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MODULUS 61 " "Parameter \"MODULUS\" = \"61\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930668226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606930668226 ""}  } { { "db/shift_taps_dov.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/shift_taps_dov.tdf" 42 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606930668226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_pbb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_pbb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_pbb1 " "Found entity 1: altera_syncram_pbb1" {  } { { "db/altera_syncram_pbb1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altera_syncram_pbb1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930668304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930668304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i394.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i394.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i394 " "Found entity 1: altsyncram_i394" {  } { { "db/altsyncram_i394.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_i394.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606930668416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606930668416 ""}
{ "Warning" "WSGN_CONFLICTING_OPTION_TOP" "" "Can't move assignments due to conflicting location assignments" { { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|mem_reset_n\[0\] 1.2-V hps_memory_mem_reset_n 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|mem_reset_n\[0\]\" cannot be moved to location \"hps_memory_mem_reset_n\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv" "mem_reset_n\[0\]" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv" 1523 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1606930670188 ""} { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|mem_reset_n\[0\] 1.2-V FPGA_memory_mem1_reset_n 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|mem_reset_n\[0\]\" cannot be moved to location \"FPGA_memory_mem1_reset_n\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv" "mem_reset_n\[0\]" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv" 1523 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1606930670188 ""} { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|oct_rzqin 1.2-V FPGA_memory_oct1_rzqin 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|oct_rzqin\" cannot be moved to location \"FPGA_memory_oct1_rzqin\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv" "oct_rzqin" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv" 1511 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1606930670188 ""} { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|mem_alert_n\[0\] 1.2-V FPGA_memory_mem1_alert_n 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"audioblade_system:i0\|audioblade_system_altera_emif_180_hqphmvy:emif_0\|audioblade_system_altera_emif_arch_nf_180_6fyzjwi:arch\|mem_alert_n\[0\]\" cannot be moved to location \"FPGA_memory_mem1_alert_n\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv" "mem_alert_n\[0\]" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv" 1525 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1606930670188 ""} { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|oct_rzqin 1.2-V hps_memory_oct_rzqin 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|oct_rzqin\" cannot be moved to location \"hps_memory_oct_rzqin\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv" "oct_rzqin" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv" 1511 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1606930670188 ""} { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|mem_alert_n\[0\] 1.2-V hps_memory_mem_alert_n 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"audioblade_system:i0\|audioblade_system_altera_emif_a10_hps_180_ejzkfmy:emif_a10_hps_0\|audioblade_system_altera_emif_arch_nf_180_es4upsa:arch\|mem_alert_n\[0\]\" cannot be moved to location \"hps_memory_mem_alert_n\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv" "mem_alert_n\[0\]" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv" 1525 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1606930670188 ""}  } {  } 0 12065 "Can't move assignments due to conflicting location assignments" 0 0 "Analysis & Synthesis" 0 -1 1606930670188 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606930672515 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674054 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674054 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674055 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674055 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674056 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674056 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674057 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674057 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674058 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674059 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674059 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674060 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674060 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674061 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674062 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674062 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674063 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674063 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674064 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674064 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674065 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674068 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674068 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674069 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674069 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674070 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674070 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674071 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674071 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674072 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674072 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674073 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674073 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674073 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674074 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674074 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674075 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674075 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674075 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674076 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674076 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674077 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674077 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674078 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674078 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674079 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674079 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674080 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674080 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674080 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674081 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674081 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674082 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674082 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674083 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674083 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674084 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674084 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674084 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674085 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674085 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674086 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674086 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674087 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674087 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674087 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674088 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674088 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674089 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674089 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674090 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674090 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674090 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674091 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674091 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|cur_sdi_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674092 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|bme_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674092 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|mic_valid_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674093 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|cur_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674093 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|next_sdo_state " "State machine \"\|Audioblade\|audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1606930674093 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0\|altsyncram_d0t1:auto_generated\|ram_block1a0 " "Synthesized away node \"audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0\|altsyncram_d0t1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_d0t1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_d0t1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audioblade_system/synth/audioblade_system.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 765 0 0 } } { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606930674690 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|altsyncram:mic_data_r_rtl_0|altsyncram_d0t1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0\|altsyncram_d0t1:auto_generated\|ram_block1a1 " "Synthesized away node \"audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0\|altsyncram_d0t1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_d0t1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_d0t1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audioblade_system/synth/audioblade_system.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 765 0 0 } } { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606930674690 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|altsyncram:mic_data_r_rtl_0|altsyncram_d0t1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0\|altsyncram_d0t1:auto_generated\|ram_block1a2 " "Synthesized away node \"audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0\|altsyncram_d0t1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_d0t1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_d0t1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audioblade_system/synth/audioblade_system.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 765 0 0 } } { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606930674690 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|altsyncram:mic_data_r_rtl_0|altsyncram_d0t1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0\|altsyncram_d0t1:auto_generated\|ram_block1a3 " "Synthesized away node \"audioblade_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|altsyncram:mic_data_r_rtl_0\|altsyncram_d0t1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_d0t1.tdf" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/db/altsyncram_d0t1.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audioblade_system/synth/audioblade_system.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd" 765 0 0 } } { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606930674690 "|Audioblade|audioblade_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1|altsyncram:mic_data_r_rtl_0|altsyncram_d0t1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1606930674690 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1606930674690 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "altera_counter.sv" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_counter.sv" 74 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 2 1606931190305 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 2 1606931190305 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "altera_counter.sv" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_counter.sv" 74 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 3 1606931438516 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 3 1606931438516 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SCL " "bidirectional pin \"I2C_SCL\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 201 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDA " "bidirectional pin \"I2C_SDA\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 202 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[0\] " "bidirectional pin \"DB25_GPIO\[0\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[1\] " "bidirectional pin \"DB25_GPIO\[1\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[2\] " "bidirectional pin \"DB25_GPIO\[2\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[3\] " "bidirectional pin \"DB25_GPIO\[3\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[4\] " "bidirectional pin \"DB25_GPIO\[4\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[5\] " "bidirectional pin \"DB25_GPIO\[5\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[6\] " "bidirectional pin \"DB25_GPIO\[6\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[7\] " "bidirectional pin \"DB25_GPIO\[7\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[8\] " "bidirectional pin \"DB25_GPIO\[8\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[9\] " "bidirectional pin \"DB25_GPIO\[9\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[10\] " "bidirectional pin \"DB25_GPIO\[10\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[11\] " "bidirectional pin \"DB25_GPIO\[11\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[12\] " "bidirectional pin \"DB25_GPIO\[12\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[13\] " "bidirectional pin \"DB25_GPIO\[13\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[14\] " "bidirectional pin \"DB25_GPIO\[14\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[15\] " "bidirectional pin \"DB25_GPIO\[15\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[16\] " "bidirectional pin \"DB25_GPIO\[16\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[17\] " "bidirectional pin \"DB25_GPIO\[17\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P3_GPIO\[0\] " "bidirectional pin \"P3_GPIO\[0\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 212 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P3_GPIO\[1\] " "bidirectional pin \"P3_GPIO\[1\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 212 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P3_GPIO\[2\] " "bidirectional pin \"P3_GPIO\[2\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 212 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P3_GPIO\[3\] " "bidirectional pin \"P3_GPIO\[3\]\" has no driver" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 212 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1606931468063 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1606931468063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[1\] GND " "Pin \"AA_SDO\[1\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[2\] GND " "Pin \"AA_SDO\[2\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[3\] GND " "Pin \"AA_SDO\[3\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[4\] GND " "Pin \"AA_SDO\[4\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[5\] GND " "Pin \"AA_SDO\[5\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[6\] GND " "Pin \"AA_SDO\[6\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[7\] GND " "Pin \"AA_SDO\[7\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[8\] GND " "Pin \"AA_SDO\[8\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[10\] GND " "Pin \"AA_SDO\[10\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[11\] GND " "Pin \"AA_SDO\[11\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[9\] GND " "Pin \"AA_SDO\[9\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[12\] GND " "Pin \"AA_SDO\[12\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[13\] GND " "Pin \"AA_SDO\[13\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[15\] GND " "Pin \"AA_SDO\[15\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[0\] GND " "Pin \"AA_SDO\[0\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDO\[14\] GND " "Pin \"AA_SDO\[14\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_SDO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD4020_EN VCC " "Pin \"AD4020_EN\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD4020_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD5791_EN VCC " "Pin \"AD5791_EN\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD5791_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSA_IN_EN_N GND " "Pin \"HSA_IN_EN_N\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|HSA_IN_EN_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSA_OUT_L_CLR_N VCC " "Pin \"HSA_OUT_L_CLR_N\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|HSA_OUT_L_CLR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSA_OUT_R_CLR_N VCC " "Pin \"HSA_OUT_R_CLR_N\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|HSA_OUT_R_CLR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSA_OUT_L_RESET_N GND " "Pin \"HSA_OUT_L_RESET_N\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|HSA_OUT_L_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSA_OUT_R_RESET_N GND " "Pin \"HSA_OUT_R_RESET_N\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|HSA_OUT_R_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDPHN_PWR_OFF_N VCC " "Pin \"HDPHN_PWR_OFF_N\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|HDPHN_PWR_OFF_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEPROM_WP GND " "Pin \"EEPROM_WP\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|EEPROM_WP"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RESET GND " "Pin \"FPGA_RESET\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|FPGA_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "FULL_SPEED_N GND " "Pin \"FULL_SPEED_N\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|FULL_SPEED_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSATA_A GND " "Pin \"MSATA_A\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|MSATA_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSATA_PWR_EN GND " "Pin \"MSATA_PWR_EN\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|MSATA_PWR_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_CS_N GND " "Pin \"AD7768_CS_N\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD7768_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_DCLK GND " "Pin \"AD7768_DCLK\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD7768_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_EN GND " "Pin \"AD7768_EN\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD7768_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_MCLK GND " "Pin \"AD7768_MCLK\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD7768_MCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_RESET_N GND " "Pin \"AD7768_RESET_N\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD7768_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_SDI GND " "Pin \"AD7768_SDI\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD7768_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_SPI_SCK GND " "Pin \"AD7768_SPI_SCK\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD7768_SPI_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_SYNC_IN GND " "Pin \"AD7768_SYNC_IN\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD7768_SYNC_IN"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_TX GND " "Pin \"FPGA_TX\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|FPGA_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB25_PWR_EN GND " "Pin \"DB25_PWR_EN\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|DB25_PWR_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD1939_PWR_EN VCC " "Pin \"AD1939_PWR_EN\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD1939_PWR_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD1939_RST_CODEC_N VCC " "Pin \"AD1939_RST_CODEC_N\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AD1939_RST_CODEC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_12V0_EN\[0\] VCC " "Pin \"AA_12V0_EN\[0\]\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_12V0_EN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_12V0_EN\[1\] VCC " "Pin \"AA_12V0_EN\[1\]\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_12V0_EN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_12V0_EN\[2\] VCC " "Pin \"AA_12V0_EN\[2\]\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_12V0_EN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_12V0_EN\[3\] VCC " "Pin \"AA_12V0_EN\[3\]\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_12V0_EN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_BANK_EN\[0\] VCC " "Pin \"AA_BANK_EN\[0\]\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_BANK_EN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_BANK_EN\[1\] VCC " "Pin \"AA_BANK_EN\[1\]\" is stuck at VCC" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_BANK_EN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[0\] GND " "Pin \"AA_LVDS_EN_N\[0\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[1\] GND " "Pin \"AA_LVDS_EN_N\[1\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[2\] GND " "Pin \"AA_LVDS_EN_N\[2\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[3\] GND " "Pin \"AA_LVDS_EN_N\[3\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[4\] GND " "Pin \"AA_LVDS_EN_N\[4\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[5\] GND " "Pin \"AA_LVDS_EN_N\[5\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[6\] GND " "Pin \"AA_LVDS_EN_N\[6\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[7\] GND " "Pin \"AA_LVDS_EN_N\[7\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[8\] GND " "Pin \"AA_LVDS_EN_N\[8\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[9\] GND " "Pin \"AA_LVDS_EN_N\[9\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[10\] GND " "Pin \"AA_LVDS_EN_N\[10\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[11\] GND " "Pin \"AA_LVDS_EN_N\[11\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[12\] GND " "Pin \"AA_LVDS_EN_N\[12\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[13\] GND " "Pin \"AA_LVDS_EN_N\[13\]\" is stuck at GND" {  } { { "audioblade.vhd" "" { Text "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606931499636 "|Audioblade|AA_LVDS_EN_N[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[14\] GND " "Pin \"AA_LVDS_EN_N\[14\]\" is stuck at GND" {  } 