

================================================================
== Vitis HLS Report for 'ss_sort'
================================================================
* Date:           Sat Oct  4 15:13:01 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   444881|   444881|  4.449 ms|  4.449 ms|  444882|  444882|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- sort_1  |   444880|   444880|     27805|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 7 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 15 
13 --> 14 
14 --> 2 
15 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%exp = alloca i32 1"   --->   Operation 16 'alloca' 'exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 17 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_0"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_1"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_1"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bucket_0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bucket_1"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sum_0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sum_1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln84 = store i6 0, i6 %exp" [sort.c:84]   --->   Operation 34 'store' 'store_ln84' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%br_ln84 = br void %for.body" [sort.c:84]   --->   Operation 35 'br' 'br_ln84' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%valid_buffer = phi i1 0, void %entry, i1 %valid_buffer_1, void %for.inc"   --->   Operation 36 'phi' 'valid_buffer' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%exp_2 = load i6 %exp" [sort.c:84]   --->   Operation 37 'load' 'exp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %exp_2, i32 5" [sort.c:84]   --->   Operation 38 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %tmp, void %for.body.split, void %for.end" [sort.c:84]   --->   Operation 40 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln85 = call void @init.1, i64 %bucket_0, i64 %bucket_1" [sort.c:85]   --->   Operation 41 'call' 'call_ln85' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [sort.c:105]   --->   Operation 42 'ret' 'ret_ln105' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sort.c:79]   --->   Operation 43 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln85 = call void @init.1, i64 %bucket_0, i64 %bucket_1" [sort.c:85]   --->   Operation 44 'call' 'call_ln85' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i6 %exp_2" [sort.c:84]   --->   Operation 45 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %valid_buffer, void %if.then, void %if.else" [sort.c:86]   --->   Operation 46 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln87 = call void @hist.1, i64 %bucket_0, i64 %bucket_1, i64 %a_0, i64 %a_1, i5 %trunc_ln84" [sort.c:87]   --->   Operation 47 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln87 = call void @hist.1, i64 %bucket_0, i64 %bucket_1, i64 %a_0, i64 %a_1, i5 %trunc_ln84" [sort.c:87]   --->   Operation 48 'call' 'call_ln87' <Predicate = (!valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end" [sort.c:88]   --->   Operation 49 'br' 'br_ln88' <Predicate = (!valid_buffer)> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln89 = call void @hist.1, i64 %bucket_0, i64 %bucket_1, i64 %b_0, i64 %b_1, i5 %trunc_ln84" [sort.c:89]   --->   Operation 50 'call' 'call_ln89' <Predicate = (valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 51 'br' 'br_ln0' <Predicate = (valid_buffer)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln89 = call void @hist.1, i64 %bucket_0, i64 %bucket_1, i64 %b_0, i64 %b_1, i5 %trunc_ln84" [sort.c:89]   --->   Operation 52 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln92 = call void @local_scan.1, i64 %bucket_0, i64 %bucket_1" [sort.c:92]   --->   Operation 53 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln92 = call void @local_scan.1, i64 %bucket_0, i64 %bucket_1" [sort.c:92]   --->   Operation 54 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln93 = call void @sum_scan.1, i64 %sum_0, i64 %sum_1, i64 %bucket_0, i64 %bucket_1" [sort.c:93]   --->   Operation 55 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln93 = call void @sum_scan.1, i64 %sum_0, i64 %sum_1, i64 %bucket_0, i64 %bucket_1" [sort.c:93]   --->   Operation 56 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln94 = call void @last_step_scan.1, i64 %bucket_0, i64 %bucket_1, i64 %sum_0, i64 %sum_1" [sort.c:94]   --->   Operation 57 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln94 = call void @last_step_scan.1, i64 %bucket_0, i64 %bucket_1, i64 %sum_0, i64 %sum_1" [sort.c:94]   --->   Operation 58 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i6 %exp_2" [sort.c:84]   --->   Operation 59 'trunc' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %valid_buffer, void %if.then3, void %if.else4" [sort.c:96]   --->   Operation 60 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln97 = call void @update.1, i64 %b_0, i64 %b_1, i64 %bucket_0, i64 %bucket_1, i64 %a_0, i64 %a_1, i5 %trunc_ln84_1" [sort.c:97]   --->   Operation 61 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 2.02>
ST_14 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln97 = call void @update.1, i64 %b_0, i64 %b_1, i64 %bucket_0, i64 %bucket_1, i64 %a_0, i64 %a_1, i5 %trunc_ln84_1" [sort.c:97]   --->   Operation 62 'call' 'call_ln97' <Predicate = (!valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 63 [1/1] (0.84ns)   --->   "%br_ln99 = br void %for.inc" [sort.c:99]   --->   Operation 63 'br' 'br_ln99' <Predicate = (!valid_buffer)> <Delay = 0.84>
ST_14 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln100 = call void @update.1, i64 %a_0, i64 %a_1, i64 %bucket_0, i64 %bucket_1, i64 %b_0, i64 %b_1, i5 %trunc_ln84_1" [sort.c:100]   --->   Operation 64 'call' 'call_ln100' <Predicate = (valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 65 [1/1] (0.84ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 65 'br' 'br_ln0' <Predicate = (valid_buffer)> <Delay = 0.84>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%valid_buffer_1 = phi i1 1, void %if.then3, i1 0, void %if.else4"   --->   Operation 66 'phi' 'valid_buffer_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (1.18ns)   --->   "%exp_3 = add i6 %exp_2, i6 2" [sort.c:84]   --->   Operation 67 'add' 'exp_3' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [1/1] (0.84ns)   --->   "%store_ln84 = store i6 %exp_3, i6 %exp" [sort.c:84]   --->   Operation 68 'store' 'store_ln84' <Predicate = true> <Delay = 0.84>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.body" [sort.c:84]   --->   Operation 69 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln100 = call void @update.1, i64 %a_0, i64 %a_1, i64 %bucket_0, i64 %bucket_1, i64 %b_0, i64 %b_1, i5 %trunc_ln84_1" [sort.c:100]   --->   Operation 70 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('exp') [9]  (0 ns)
	'store' operation ('store_ln84', sort.c:84) of constant 0 on local variable 'exp' [27]  (0.844 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 2.03ns
The critical path consists of the following:
	'add' operation ('exp', sort.c:84) [60]  (1.19 ns)
	'store' operation ('store_ln84', sort.c:84) of variable 'exp', sort.c:84 on local variable 'exp' [61]  (0.844 ns)

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
