// Seed: 3326902971
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output wor id_2
);
  logic [7:0] id_4;
  specify
    (id_5 => id_6) = (id_4  : id_4  : id_6, id_6);
    if (id_4 && id_4[1]) (posedge id_7 => (id_8 +: !id_4)) = (id_4, id_7);
  endspecify
endmodule
module module_1 #(
    parameter id_1 = 32'd23
) (
    input uwire id_0,
    input supply0 _id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    input uwire id_5,
    output wand id_6
);
  logic id_8;
  logic [id_1 : -1] id_9;
  ;
  wire id_10;
  ;
  assign id_8 = id_8;
  always @(*) begin : LABEL_0
    $signed(33);
    ;
    wait (1'b0);
  end
  wire [id_1 : -1] id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3
  );
endmodule
