// Seed: 3472744113
module module_0 (
    input wand id_0,
    output supply1 id_1
);
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    output logic id_3
);
  reg   id_5;
  logic id_6;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  initial begin : LABEL_0
    id_3 <= id_2;
    if (1 || 1) #1 id_5 = -1;
  end
endmodule
module module_2 (
    input  tri0 id_0,
    input  tri  id_1,
    input  tri  id_2
    , id_5,
    output wor  id_3
);
  wire id_6;
  wire id_7;
  integer id_8;
  assign module_0.id_1 = 0;
endmodule
