<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="38" e="38"/>
<c f="1" b="39" e="38"/>
<c f="1" b="39" e="39"/>
<c f="1" b="40" e="39"/>
<c f="1" b="47" e="47"/>
<c f="1" b="48" e="48"/>
<c f="1" b="49" e="48"/>
<c f="1" b="53" e="53"/>
<c f="1" b="54" e="54"/>
<c f="1" b="55" e="54"/>
<c f="1" b="59" e="59"/>
<c f="1" b="60" e="60"/>
<c f="1" b="61" e="61"/>
<c f="1" b="62" e="61"/>
<c f="1" b="67" e="67"/>
<c f="1" b="68" e="68"/>
<c f="1" b="69" e="68"/>
<c f="1" b="73" e="73"/>
<c f="1" b="74" e="74"/>
<c f="1" b="75" e="74"/>
<c f="1" b="79" e="79"/>
<c f="1" b="80" e="80"/>
<c f="1" b="81" e="80"/>
<c f="1" b="85" e="85"/>
<c f="1" b="86" e="86"/>
<c f="1" b="87" e="86"/>
<c f="1" b="91" e="91"/>
<c f="1" b="92" e="92"/>
<c f="1" b="93" e="93"/>
<c f="1" b="94" e="93"/>
<c f="1" b="98" e="98"/>
<c f="1" b="99" e="99"/>
<c f="1" b="100" e="99"/>
<c f="1" b="104" e="104"/>
<c f="1" b="105" e="105"/>
<c f="1" b="106" e="105"/>
<c f="1" b="110" e="110"/>
<c f="1" b="111" e="111"/>
<c f="1" b="112" e="111"/>
<c f="1" b="116" e="116"/>
<c f="1" b="117" e="116"/>
<c f="1" b="121" e="121"/>
<c f="1" b="122" e="122"/>
<c f="1" b="123" e="122"/>
<c f="1" b="127" e="127"/>
<c f="1" b="128" e="128"/>
<c f="1" b="129" e="128"/>
<c f="1" b="158" e="158"/>
<c f="1" b="159" e="159"/>
<c f="1" b="160" e="159"/>
<c f="1" b="182" e="182"/>
<c f="1" b="183" e="182"/>
<c f="1" b="204" e="204"/>
<c f="1" b="206" e="204"/>
<c f="1" b="213" e="213"/>
<c f="1" b="214" e="214"/>
<c f="1" b="215" e="214"/>
<c f="1" b="245" e="245"/>
<c f="1" b="246" e="246"/>
<c f="1" b="247" e="246"/>
<c f="1" b="253" e="253"/>
<c f="1" b="254" e="253"/>
<c f="1" b="266" e="266"/>
<c f="1" b="267" e="266"/>
<c f="1" b="270" e="270"/>
<c f="1" b="271" e="271"/>
<c f="1" b="272" e="272"/>
<c f="1" b="273" e="272"/>
<c f="1" b="277" e="277"/>
<c f="1" b="278" e="277"/>
<c f="1" b="290" e="290"/>
<c f="1" b="291" e="290"/>
<c f="1" b="299" e="299"/>
<c f="1" b="300" e="300"/>
<c f="1" b="301" e="300"/>
<c f="1" b="306" e="306"/>
<c f="1" b="307" e="306"/>
<c f="1" b="316" e="316"/>
<c f="1" b="317" e="316"/>
<c f="1" b="320" e="320"/>
<c f="1" b="321" e="321"/>
<c f="1" b="322" e="321"/>
<c f="1" b="328" e="328"/>
<c f="1" b="329" e="328"/>
<c f="1" b="338" e="338"/>
<c f="1" b="339" e="338"/>
<c f="1" b="369" e="369"/>
<c f="1" b="370" e="370"/>
<c f="1" b="371" e="370"/>
<c f="1" b="376" e="376"/>
<c f="1" b="377" e="376"/>
<c f="1" b="386" e="386"/>
<c f="1" b="387" e="386"/>
<c f="1" b="390" e="390"/>
<c f="1" b="391" e="391"/>
<c f="1" b="392" e="391"/>
<c f="1" b="398" e="398"/>
<c f="1" b="399" e="398"/>
<c f="1" b="410" e="410"/>
<c f="1" b="411" e="410"/>
<c f="1" b="414" e="414"/>
<c f="1" b="415" e="415"/>
<c f="1" b="416" e="416"/>
<c f="1" b="417" e="417"/>
<c f="1" b="418" e="418"/>
<c f="1" b="419" e="419"/>
<c f="1" b="420" e="419"/>
<c f="1" b="479" e="479"/>
<c f="1" b="480" e="480"/>
<c f="1" b="481" e="480"/>
<c f="1" b="561" e="561"/>
<c f="1" b="562" e="562"/>
<c f="1" b="563" e="562"/>
<c f="1" b="576" e="576"/>
<c f="1" b="577" e="577"/>
<c f="1" b="578" e="578"/>
<c f="1" b="579" e="579"/>
<c f="1" b="580" e="579"/>
<c f="1" b="582" e="582"/>
<c f="1" b="583" e="582"/>
<c f="1" b="597" e="597"/>
<c f="1" b="598" e="597"/>
<c f="1" b="609" e="609"/>
<c f="1" b="610" e="610"/>
<c f="1" b="611" e="611"/>
<c f="1" b="612" e="611"/>
<c f="1" b="619" e="619"/>
<c f="1" b="620" e="619"/>
<c f="1" b="626" e="626"/>
<c f="1" b="627" e="627"/>
<c f="1" b="628" e="627"/>
<c f="1" b="644" e="644"/>
<c f="1" b="645" e="645"/>
<c f="1" b="646" e="645"/>
</Comments>
<Macros>
<m f="1" bl="30" bc="1" el="30" ec="61"/>
<m f="1" bl="31" bc="1" el="31" ec="54"/>
<m f="1" bl="222" bc="3" el="222" ec="61"/>
<m f="1" bl="236" bc="5" el="236" ec="68"/>
<m f="1" bl="256" bc="3" el="256" ec="50"/>
<m f="1" bl="280" bc="3" el="281" ec="55"/>
<m f="1" bl="283" bc="3" el="284" ec="56"/>
<m f="1" bl="287" bc="3" el="287" ec="54"/>
<m f="1" bl="309" bc="3" el="309" ec="50"/>
<m f="1" bl="331" bc="3" el="331" ec="50"/>
<m f="1" bl="359" bc="3" el="359" ec="57"/>
<m f="1" bl="379" bc="3" el="379" ec="54"/>
<m f="1" bl="401" bc="3" el="401" ec="54"/>
<m f="1" bl="425" bc="3" el="425" ec="75"/>
<m f="1" bl="440" bc="3" el="440" ec="59"/>
<m f="1" bl="449" bc="3" el="449" ec="75"/>
<m f="1" bl="457" bc="3" el="457" ec="75"/>
<m f="1" bl="466" bc="3" el="466" ec="75"/>
<m f="1" bl="475" bc="3" el="475" ec="75"/>
<m f="1" bl="485" bc="3" el="485" ec="75"/>
<m f="1" bl="494" bc="3" el="494" ec="75"/>
<m f="1" bl="503" bc="3" el="503" ec="75"/>
<m f="1" bl="512" bc="3" el="512" ec="75"/>
<m f="1" bl="521" bc="3" el="521" ec="75"/>
<m f="1" bl="530" bc="3" el="530" ec="75"/>
<m f="1" bl="539" bc="3" el="539" ec="75"/>
<m f="1" bl="548" bc="3" el="548" ec="75"/>
<m f="1" bl="557" bc="3" el="557" ec="75"/>
<m f="1" bl="567" bc="3" el="568" ec="66"/>
<m f="1" bl="570" bc="3" el="570" ec="70"/>
</Macros>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="38" e="38"/>
<c f="1" b="39" e="38"/>
<c f="1" b="39" e="39"/>
<c f="1" b="40" e="39"/>
<c f="1" b="47" e="47"/>
<c f="1" b="48" e="48"/>
<c f="1" b="49" e="48"/>
<c f="1" b="53" e="53"/>
<c f="1" b="54" e="54"/>
<c f="1" b="55" e="54"/>
<c f="1" b="59" e="59"/>
<c f="1" b="60" e="60"/>
<c f="1" b="61" e="61"/>
<c f="1" b="62" e="61"/>
<c f="1" b="67" e="67"/>
<c f="1" b="68" e="68"/>
<c f="1" b="69" e="68"/>
<c f="1" b="73" e="73"/>
<c f="1" b="74" e="74"/>
<c f="1" b="75" e="74"/>
<c f="1" b="79" e="79"/>
<c f="1" b="80" e="80"/>
<c f="1" b="81" e="80"/>
<c f="1" b="85" e="85"/>
<c f="1" b="86" e="86"/>
<c f="1" b="87" e="86"/>
<c f="1" b="91" e="91"/>
<c f="1" b="92" e="92"/>
<c f="1" b="93" e="93"/>
<c f="1" b="94" e="93"/>
<c f="1" b="98" e="98"/>
<c f="1" b="99" e="99"/>
<c f="1" b="100" e="99"/>
<c f="1" b="104" e="104"/>
<c f="1" b="105" e="105"/>
<c f="1" b="106" e="105"/>
<c f="1" b="110" e="110"/>
<c f="1" b="111" e="111"/>
<c f="1" b="112" e="111"/>
<c f="1" b="116" e="116"/>
<c f="1" b="117" e="116"/>
<c f="1" b="121" e="121"/>
<c f="1" b="122" e="122"/>
<c f="1" b="123" e="122"/>
<c f="1" b="127" e="127"/>
<c f="1" b="128" e="128"/>
<c f="1" b="129" e="128"/>
<c f="1" b="158" e="158"/>
<c f="1" b="159" e="159"/>
<c f="1" b="160" e="159"/>
<c f="1" b="182" e="182"/>
<c f="1" b="183" e="182"/>
<c f="1" b="204" e="204"/>
<c f="1" b="206" e="204"/>
<c f="1" b="213" e="213"/>
<c f="1" b="214" e="214"/>
<c f="1" b="215" e="214"/>
<c f="1" b="245" e="245"/>
<c f="1" b="246" e="246"/>
<c f="1" b="247" e="246"/>
<c f="1" b="253" e="253"/>
<c f="1" b="254" e="253"/>
<c f="1" b="266" e="266"/>
<c f="1" b="267" e="266"/>
<c f="1" b="270" e="270"/>
<c f="1" b="271" e="271"/>
<c f="1" b="272" e="272"/>
<c f="1" b="273" e="272"/>
<c f="1" b="277" e="277"/>
<c f="1" b="278" e="277"/>
<c f="1" b="290" e="290"/>
<c f="1" b="291" e="290"/>
<c f="1" b="299" e="299"/>
<c f="1" b="300" e="300"/>
<c f="1" b="301" e="300"/>
<c f="1" b="306" e="306"/>
<c f="1" b="307" e="306"/>
<c f="1" b="316" e="316"/>
<c f="1" b="317" e="316"/>
<c f="1" b="320" e="320"/>
<c f="1" b="321" e="321"/>
<c f="1" b="322" e="321"/>
<c f="1" b="328" e="328"/>
<c f="1" b="329" e="328"/>
<c f="1" b="338" e="338"/>
<c f="1" b="339" e="338"/>
<c f="1" b="369" e="369"/>
<c f="1" b="370" e="370"/>
<c f="1" b="371" e="370"/>
<c f="1" b="376" e="376"/>
<c f="1" b="377" e="376"/>
<c f="1" b="386" e="386"/>
<c f="1" b="387" e="386"/>
<c f="1" b="390" e="390"/>
<c f="1" b="391" e="391"/>
<c f="1" b="392" e="391"/>
<c f="1" b="398" e="398"/>
<c f="1" b="399" e="398"/>
<c f="1" b="410" e="410"/>
<c f="1" b="411" e="410"/>
<c f="1" b="414" e="414"/>
<c f="1" b="415" e="415"/>
<c f="1" b="416" e="416"/>
<c f="1" b="417" e="417"/>
<c f="1" b="418" e="418"/>
<c f="1" b="419" e="419"/>
<c f="1" b="420" e="419"/>
<c f="1" b="479" e="479"/>
<c f="1" b="480" e="480"/>
<c f="1" b="481" e="480"/>
<c f="1" b="561" e="561"/>
<c f="1" b="562" e="562"/>
<c f="1" b="563" e="562"/>
<c f="1" b="576" e="576"/>
<c f="1" b="577" e="577"/>
<c f="1" b="578" e="578"/>
<c f="1" b="579" e="579"/>
<c f="1" b="580" e="579"/>
<c f="1" b="582" e="582"/>
<c f="1" b="583" e="582"/>
<c f="1" b="597" e="597"/>
<c f="1" b="598" e="597"/>
<c f="1" b="609" e="609"/>
<c f="1" b="610" e="610"/>
<c f="1" b="611" e="611"/>
<c f="1" b="612" e="611"/>
<c f="1" b="619" e="619"/>
<c f="1" b="620" e="619"/>
<c f="1" b="626" e="626"/>
<c f="1" b="627" e="627"/>
<c f="1" b="628" e="627"/>
<c f="1" b="644" e="644"/>
<c f="1" b="645" e="645"/>
<c f="1" b="646" e="645"/>
</Comments>
<Macros>
<m f="1" bl="30" bc="1" el="30" ec="61"/>
<m f="1" bl="31" bc="1" el="31" ec="54"/>
<m f="1" bl="222" bc="3" el="222" ec="61"/>
<m f="1" bl="236" bc="5" el="236" ec="68"/>
<m f="1" bl="256" bc="3" el="256" ec="50"/>
<m f="1" bl="280" bc="3" el="281" ec="55"/>
<m f="1" bl="283" bc="3" el="284" ec="56"/>
<m f="1" bl="287" bc="3" el="287" ec="54"/>
<m f="1" bl="309" bc="3" el="309" ec="50"/>
<m f="1" bl="331" bc="3" el="331" ec="50"/>
<m f="1" bl="359" bc="3" el="359" ec="57"/>
<m f="1" bl="379" bc="3" el="379" ec="54"/>
<m f="1" bl="401" bc="3" el="401" ec="54"/>
<m f="1" bl="425" bc="3" el="425" ec="75"/>
<m f="1" bl="440" bc="3" el="440" ec="59"/>
<m f="1" bl="449" bc="3" el="449" ec="75"/>
<m f="1" bl="457" bc="3" el="457" ec="75"/>
<m f="1" bl="466" bc="3" el="466" ec="75"/>
<m f="1" bl="475" bc="3" el="475" ec="75"/>
<m f="1" bl="485" bc="3" el="485" ec="75"/>
<m f="1" bl="494" bc="3" el="494" ec="75"/>
<m f="1" bl="503" bc="3" el="503" ec="75"/>
<m f="1" bl="512" bc="3" el="512" ec="75"/>
<m f="1" bl="521" bc="3" el="521" ec="75"/>
<m f="1" bl="530" bc="3" el="530" ec="75"/>
<m f="1" bl="539" bc="3" el="539" ec="75"/>
<m f="1" bl="548" bc="3" el="548" ec="75"/>
<m f="1" bl="557" bc="3" el="557" ec="75"/>
<m f="1" bl="567" bc="3" el="568" ec="66"/>
<m f="1" bl="570" bc="3" el="570" ec="70"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="53" e="53"/>
<c f="2" b="55" e="55"/>
<c f="2" b="56" e="56"/>
<c f="2" b="57" e="57"/>
<c f="2" b="58" e="57"/>
<c f="2" b="61" e="61"/>
<c f="2" b="62" e="62"/>
<c f="2" b="63" e="62"/>
</Comments>
<Macros/>
<tun>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="14" e="12"/>
<c f="3" b="25" e="25"/>
<c f="3" b="26" e="25"/>
<c f="3" b="28" e="28"/>
<c f="3" b="29" e="29"/>
<c f="3" b="30" e="30"/>
<c f="3" b="32" e="30"/>
<c f="3" b="51" e="51"/>
<c f="3" b="52" e="51"/>
<c f="3" b="72" e="72"/>
<c f="3" b="73" e="72"/>
<c f="3" b="84" e="84"/>
<c f="3" b="85" e="84"/>
<c f="3" b="89" e="89"/>
<c f="3" b="90" e="90"/>
<c f="3" b="91" e="91"/>
<c f="3" b="92" e="92"/>
<c f="3" b="93" e="93"/>
<c f="3" b="94" e="94"/>
<c f="3" b="95" e="95"/>
<c f="3" b="96" e="96"/>
<c f="3" b="97" e="97"/>
<c f="3" b="98" e="97"/>
<c f="3" b="113" e="113"/>
<c f="3" b="114" e="114"/>
<c f="3" b="115" e="115"/>
<c f="3" b="117" e="117"/>
<c f="3" b="118" e="117"/>
<c f="3" b="122" e="122"/>
<c f="3" b="123" e="122"/>
<c f="3" b="142" e="142"/>
<c f="3" b="143" e="143"/>
<c f="3" b="144" e="144"/>
<c f="3" b="145" e="145"/>
<c f="3" b="146" e="146"/>
<c f="3" b="147" e="147"/>
<c f="3" b="148" e="148"/>
<c f="3" b="149" e="149"/>
<c f="3" b="150" e="150"/>
<c f="3" b="151" e="150"/>
<c f="3" b="165" e="165"/>
<c f="3" b="166" e="166"/>
<c f="3" b="167" e="167"/>
<c f="3" b="168" e="168"/>
<c f="3" b="169" e="169"/>
<c f="3" b="170" e="169"/>
<c f="3" b="176" e="176"/>
<c f="3" b="177" e="177"/>
<c f="3" b="178" e="177"/>
<c f="3" b="182" e="182"/>
<c f="3" b="183" e="183"/>
<c f="3" b="184" e="183"/>
<c f="3" b="188" e="188"/>
<c f="3" b="189" e="189"/>
<c f="3" b="190" e="190"/>
<c f="3" b="191" e="191"/>
<c f="3" b="192" e="192"/>
<c f="3" b="193" e="193"/>
<c f="3" b="194" e="194"/>
<c f="3" b="195" e="195"/>
<c f="3" b="196" e="196"/>
<c f="3" b="197" e="197"/>
<c f="3" b="198" e="198"/>
<c f="3" b="199" e="199"/>
<c f="3" b="200" e="199"/>
<c f="3" b="209" e="209"/>
<c f="3" b="210" e="210"/>
<c f="3" b="211" e="211"/>
<c f="3" b="212" e="212"/>
<c f="3" b="213" e="212"/>
<c f="3" b="222" e="222"/>
<c f="3" b="223" e="222"/>
<c f="3" b="245" e="245"/>
<c f="3" b="246" e="245"/>
<c f="3" b="252" e="252"/>
<c f="3" b="253" e="253"/>
<c f="3" b="254" e="254"/>
<c f="3" b="255" e="254"/>
<c f="3" b="257" e="257"/>
<c f="3" b="258" e="258"/>
<c f="3" b="259" e="258"/>
<c f="3" b="261" e="261"/>
<c f="3" b="262" e="262"/>
<c f="3" b="263" e="262"/>
<c f="3" b="265" e="265"/>
<c f="3" b="266" e="265"/>
<c f="3" b="276" e="276"/>
<c f="3" b="277" e="277"/>
<c f="3" b="278" e="277"/>
<c f="3" b="283" e="283"/>
<c f="3" b="284" e="284"/>
<c f="3" b="285" e="284"/>
<c f="3" b="293" e="293"/>
<c f="3" b="294" e="294"/>
<c f="3" b="295" e="295"/>
<c f="3" b="296" e="295"/>
<c f="3" b="297" e="297"/>
<c f="3" b="298" e="297"/>
<c f="3" b="313" e="313"/>
<c f="3" b="314" e="313"/>
<c f="3" b="321" e="321"/>
<c f="3" b="322" e="322"/>
<c f="3" b="323" e="323"/>
<c f="3" b="324" e="323"/>
<c f="3" b="326" e="326"/>
<c f="3" b="327" e="326"/>
<c f="3" b="330" e="330"/>
<c f="3" b="331" e="330"/>
<c f="3" b="333" e="333"/>
<c f="3" b="334" e="333"/>
<c f="3" b="337" e="337"/>
<c f="3" b="338" e="337"/>
<c f="3" b="343" e="343"/>
<c f="3" b="344" e="344"/>
<c f="3" b="345" e="345"/>
<c f="3" b="346" e="345"/>
<c f="3" b="347" e="347"/>
<c f="3" b="348" e="347"/>
<c f="3" b="357" e="357"/>
<c f="3" b="358" e="358"/>
<c f="3" b="359" e="359"/>
<c f="3" b="360" e="360"/>
<c f="3" b="362" e="360"/>
<c f="3" b="371" e="371"/>
<c f="3" b="372" e="372"/>
<c f="3" b="373" e="373"/>
<c f="3" b="374" e="373"/>
<c f="3" b="376" e="376"/>
<c f="3" b="377" e="376"/>
<c f="3" b="377" e="377"/>
<c f="3" b="379" e="379"/>
<c f="3" b="380" e="380"/>
<c f="3" b="381" e="380"/>
<c f="3" b="387" e="387"/>
<c f="3" b="388" e="387"/>
<c f="3" b="399" e="399"/>
<c f="3" b="400" e="400"/>
<c f="3" b="401" e="401"/>
<c f="3" b="402" e="401"/>
<c f="3" b="404" e="404"/>
<c f="3" b="405" e="404"/>
<c f="3" b="407" e="407"/>
<c f="3" b="408" e="408"/>
<c f="3" b="409" e="408"/>
<c f="3" b="415" e="415"/>
<c f="3" b="416" e="415"/>
<c f="3" b="427" e="427"/>
<c f="3" b="428" e="428"/>
<c f="3" b="429" e="429"/>
<c f="3" b="431" e="431"/>
<c f="3" b="432" e="431"/>
<c f="3" b="446" e="446"/>
<c f="3" b="447" e="446"/>
<c f="3" b="461" e="461"/>
<c f="3" b="462" e="461"/>
<c f="3" b="476" e="476"/>
<c f="3" b="477" e="476"/>
<c f="3" b="491" e="491"/>
<c f="3" b="492" e="491"/>
<c f="3" b="507" e="507"/>
<c f="3" b="508" e="507"/>
<c f="3" b="523" e="523"/>
<c f="3" b="524" e="523"/>
<c f="3" b="538" e="538"/>
<c f="3" b="539" e="538"/>
<c f="3" b="553" e="553"/>
<c f="3" b="554" e="553"/>
<c f="3" b="572" e="572"/>
<c f="3" b="573" e="573"/>
<c f="3" b="574" e="573"/>
<c f="3" b="635" e="635"/>
<c f="3" b="636" e="635"/>
<c f="3" b="685" e="685"/>
<c f="3" b="686" e="685"/>
<c f="3" b="734" e="734"/>
<c f="3" b="736" e="734"/>
<c f="3" b="736" e="736"/>
<c f="3" b="738" e="736"/>
</Comments>
<Macros>
<m f="3" bl="54" bc="12" el="54" ec="51"/>
<m f="3" bl="100" bc="3" el="100" ec="66"/>
<m f="3" bl="103" bc="13" el="103" ec="55"/>
<m f="3" bl="124" bc="3" el="124" ec="52"/>
<m f="3" bl="126" bc="12" el="126" ec="44"/>
<m f="3" bl="153" bc="12" el="153" ec="60"/>
<m f="3" bl="172" bc="3" el="172" ec="65"/>
<m f="3" bl="288" bc="3" el="288" ec="44"/>
<m f="3" bl="302" bc="3" el="302" ec="77"/>
<m f="3" bl="304" bc="3" el="304" ec="60"/>
<m f="3" bl="308" bc="3" el="308" ec="65"/>
</Macros>
<ns name="llvm" id="864223d452b25e8af751853e029bbe7d_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="23" lineend="736" original="">
<ns name="AArch64_AM" id="864223d452b25e8af751853e029bbe7d_6a7d7f63e4875cb047c35ba7180bec0d" file="3" linestart="26" lineend="734">
<e namespace="llvm.AArch64_AM" access="none" name="ShiftExtendType" id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb" file="3" linestart="32" lineend="49" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="InvalidShiftExtend" id="864223d452b25e8af751853e029bbe7d_80b369976d615bdb8e72e748dc63fffa" file="3" linestart="33" lineend="33">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
<Stmt>
<uo lb="33" cb="24" le="33" ce="25" kind="-">
<n45 lb="33" cb="25">
<flit/>
</n45>
</uo>

</Stmt>
</ec>
<ec name="LSL" id="864223d452b25e8af751853e029bbe7d_12e50e7cfd004faeaf359b28bc6c30c1" file="3" linestart="34" lineend="34">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
<Stmt>
<n45 lb="34" cb="9">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="LSR" id="864223d452b25e8af751853e029bbe7d_1f7a4aef1960e14b01b39c055a7b0bfc" file="3" linestart="35" lineend="35">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
<ec name="ASR" id="864223d452b25e8af751853e029bbe7d_51c410308899250ee725d0bad86b054b" file="3" linestart="36" lineend="36">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
<ec name="ROR" id="864223d452b25e8af751853e029bbe7d_a5da7ea1c11e43919e642d201499b994" file="3" linestart="37" lineend="37">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
<ec name="MSL" id="864223d452b25e8af751853e029bbe7d_7a97f533a81dcc6c9c886e2f1d29b72d" file="3" linestart="38" lineend="38">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
<ec name="UXTB" id="864223d452b25e8af751853e029bbe7d_b4c6c0fd010ce4d97a0f05f6200b29e2" file="3" linestart="40" lineend="40">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
<ec name="UXTH" id="864223d452b25e8af751853e029bbe7d_2ef1bc6946252bc010821f5caabace28" file="3" linestart="41" lineend="41">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
<ec name="UXTW" id="864223d452b25e8af751853e029bbe7d_dc46a4ec094eb26ee4364c6133e06d25" file="3" linestart="42" lineend="42">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
<ec name="UXTX" id="864223d452b25e8af751853e029bbe7d_52939fc44eaf4a71b3337744adead331" file="3" linestart="43" lineend="43">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
<ec name="SXTB" id="864223d452b25e8af751853e029bbe7d_8b89cbc4a70c41b54e6a482096183745" file="3" linestart="45" lineend="45">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
<ec name="SXTH" id="864223d452b25e8af751853e029bbe7d_9025b1fadb87894b1a6960f76a83446b" file="3" linestart="46" lineend="46">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
<ec name="SXTW" id="864223d452b25e8af751853e029bbe7d_a56aa155f8de7db6990f17f5f8118371" file="3" linestart="47" lineend="47">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
<ec name="SXTX" id="864223d452b25e8af751853e029bbe7d_9ac4d66ef2c358e3c3fee99532307dfa" file="3" linestart="48" lineend="48">
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ec>
</e>
<f namespace="llvm.AArch64_AM" name="getShiftExtendName" id="864223d452b25e8af751853e029bbe7d_95a5d33db73c04ceef34ec8319e7225c" file="3" linestart="52" lineend="70" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<p name="ST" proto="AArch64_AM::ShiftExtendType" isLiteral="true" access2="none">
<ety>
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="52" cb="78" le="70" ce="1">
<sy lb="53" cb="3" le="68" ce="3">
<n32 lb="53" cb="11">
<n32 lb="53" cb="11">
<drx lb="53" cb="11" kind="lvalue" nm="ST"/>
</n32>
</n32>
<u lb="53" cb="15" le="68" ce="3">
<dx lb="54" cb="3" le="54" ce="12">
<ocast lb="54" cb="12" le="54" ce="12">
<bt name="void"/>
<n46 lb="54" cb="12" le="54" ce="12">
<exp pvirg="true"/>
<xop lb="54" cb="12" le="54" ce="12" kind="||">
<n46 lb="54" cb="12" le="54" ce="12">
<exp pvirg="true"/>
<uo lb="54" cb="12" le="54" ce="12" kind="!">
<uo lb="54" cb="12" le="54" ce="12" kind="!">
<n46 lb="54" cb="12" le="54" ce="12">
<exp pvirg="true"/>
<xop lb="54" cb="12" le="54" ce="12" kind="&amp;&amp;">
<n9 lb="54" cb="12"/>
<n32 lb="54" cb="12">
<n32 lb="54" cb="12">
<n52 lb="54" cb="12">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="54" cb="12" le="54" ce="12">
<n46 lb="54" cb="12" le="54" ce="12">
<exp pvirg="true"/>
<xop lb="54" cb="12" le="54" ce="12" kind=",">
<ce lb="54" cb="12" le="54" ce="12" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="54" cb="12">
<drx lb="54" cb="12" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="54" cb="12">
<n52 lb="54" cb="12">
<slit/>
</n52>
</n32>
<n32 lb="54" cb="12">
<n52 lb="54" cb="12">
<slit/>
</n52>
</n32>
<n32 lb="54" cb="12">
<n45 lb="54" cb="12">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="54" cb="12">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</dx>
<cax lb="55" cb="3" le="55" ce="32">
<n32 lb="55" cb="8" le="55" ce="20">
<drx lb="55" cb="8" le="55" ce="20" id="864223d452b25e8af751853e029bbe7d_12e50e7cfd004faeaf359b28bc6c30c1" nm="LSL"/>
</n32>
<rx lb="55" cb="25" le="55" ce="32" pvirg="true">
<n32 lb="55" cb="32">
<n52 lb="55" cb="32">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="56" cb="3" le="56" ce="32">
<n32 lb="56" cb="8" le="56" ce="20">
<drx lb="56" cb="8" le="56" ce="20" id="864223d452b25e8af751853e029bbe7d_1f7a4aef1960e14b01b39c055a7b0bfc" nm="LSR"/>
</n32>
<rx lb="56" cb="25" le="56" ce="32" pvirg="true">
<n32 lb="56" cb="32">
<n52 lb="56" cb="32">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="57" cb="3" le="57" ce="32">
<n32 lb="57" cb="8" le="57" ce="20">
<drx lb="57" cb="8" le="57" ce="20" id="864223d452b25e8af751853e029bbe7d_51c410308899250ee725d0bad86b054b" nm="ASR"/>
</n32>
<rx lb="57" cb="25" le="57" ce="32" pvirg="true">
<n32 lb="57" cb="32">
<n52 lb="57" cb="32">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="58" cb="3" le="58" ce="32">
<n32 lb="58" cb="8" le="58" ce="20">
<drx lb="58" cb="8" le="58" ce="20" id="864223d452b25e8af751853e029bbe7d_a5da7ea1c11e43919e642d201499b994" nm="ROR"/>
</n32>
<rx lb="58" cb="25" le="58" ce="32" pvirg="true">
<n32 lb="58" cb="32">
<n52 lb="58" cb="32">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="59" cb="3" le="59" ce="32">
<n32 lb="59" cb="8" le="59" ce="20">
<drx lb="59" cb="8" le="59" ce="20" id="864223d452b25e8af751853e029bbe7d_7a97f533a81dcc6c9c886e2f1d29b72d" nm="MSL"/>
</n32>
<rx lb="59" cb="25" le="59" ce="32" pvirg="true">
<n32 lb="59" cb="32">
<n52 lb="59" cb="32">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="60" cb="3" le="60" ce="33">
<n32 lb="60" cb="8" le="60" ce="20">
<drx lb="60" cb="8" le="60" ce="20" id="864223d452b25e8af751853e029bbe7d_b4c6c0fd010ce4d97a0f05f6200b29e2" nm="UXTB"/>
</n32>
<rx lb="60" cb="26" le="60" ce="33" pvirg="true">
<n32 lb="60" cb="33">
<n52 lb="60" cb="33">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="61" cb="3" le="61" ce="33">
<n32 lb="61" cb="8" le="61" ce="20">
<drx lb="61" cb="8" le="61" ce="20" id="864223d452b25e8af751853e029bbe7d_2ef1bc6946252bc010821f5caabace28" nm="UXTH"/>
</n32>
<rx lb="61" cb="26" le="61" ce="33" pvirg="true">
<n32 lb="61" cb="33">
<n52 lb="61" cb="33">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="62" cb="3" le="62" ce="33">
<n32 lb="62" cb="8" le="62" ce="20">
<drx lb="62" cb="8" le="62" ce="20" id="864223d452b25e8af751853e029bbe7d_dc46a4ec094eb26ee4364c6133e06d25" nm="UXTW"/>
</n32>
<rx lb="62" cb="26" le="62" ce="33" pvirg="true">
<n32 lb="62" cb="33">
<n52 lb="62" cb="33">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="63" cb="3" le="63" ce="33">
<n32 lb="63" cb="8" le="63" ce="20">
<drx lb="63" cb="8" le="63" ce="20" id="864223d452b25e8af751853e029bbe7d_52939fc44eaf4a71b3337744adead331" nm="UXTX"/>
</n32>
<rx lb="63" cb="26" le="63" ce="33" pvirg="true">
<n32 lb="63" cb="33">
<n52 lb="63" cb="33">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="64" cb="3" le="64" ce="33">
<n32 lb="64" cb="8" le="64" ce="20">
<drx lb="64" cb="8" le="64" ce="20" id="864223d452b25e8af751853e029bbe7d_8b89cbc4a70c41b54e6a482096183745" nm="SXTB"/>
</n32>
<rx lb="64" cb="26" le="64" ce="33" pvirg="true">
<n32 lb="64" cb="33">
<n52 lb="64" cb="33">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="65" cb="3" le="65" ce="33">
<n32 lb="65" cb="8" le="65" ce="20">
<drx lb="65" cb="8" le="65" ce="20" id="864223d452b25e8af751853e029bbe7d_9025b1fadb87894b1a6960f76a83446b" nm="SXTH"/>
</n32>
<rx lb="65" cb="26" le="65" ce="33" pvirg="true">
<n32 lb="65" cb="33">
<n52 lb="65" cb="33">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="66" cb="3" le="66" ce="33">
<n32 lb="66" cb="8" le="66" ce="20">
<drx lb="66" cb="8" le="66" ce="20" id="864223d452b25e8af751853e029bbe7d_a56aa155f8de7db6990f17f5f8118371" nm="SXTW"/>
</n32>
<rx lb="66" cb="26" le="66" ce="33" pvirg="true">
<n32 lb="66" cb="33">
<n52 lb="66" cb="33">
<slit/>
</n52>
</n32>
</rx>
</cax>
<cax lb="67" cb="3" le="67" ce="33">
<n32 lb="67" cb="8" le="67" ce="20">
<drx lb="67" cb="8" le="67" ce="20" id="864223d452b25e8af751853e029bbe7d_9ac4d66ef2c358e3c3fee99532307dfa" nm="SXTX"/>
</n32>
<rx lb="67" cb="26" le="67" ce="33" pvirg="true">
<n32 lb="67" cb="33">
<n52 lb="67" cb="33">
<slit/>
</n52>
</n32>
</rx>
</cax>
</u>
</sy>
<rx lb="69" cb="3" le="69" ce="10" pvirg="true">
<n32 lb="69" cb="10">
<n16 lb="69" cb="10">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getShiftType" id="864223d452b25e8af751853e029bbe7d_0901fd215348f3d42426c412907e1b2f" file="3" linestart="73" lineend="82" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="AArch64_AM::ShiftExtendType">
<ety>
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ety>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="73" cb="70" le="82" ce="1">
<sy lb="74" cb="3" le="81" ce="3">
<xop lb="74" cb="11" le="74" ce="24" kind="&amp;">
<n46 lb="74" cb="11" le="74" ce="20">
<exp pvirg="true"/>
<xop lb="74" cb="12" le="74" ce="19" kind="&gt;&gt;">
<n32 lb="74" cb="12">
<drx lb="74" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="74" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="74" cb="24">
<n45 lb="74" cb="24">
<flit/>
</n45>
</n32>
</xop>
<u lb="74" cb="29" le="81" ce="3">
<dx lb="75" cb="3" le="75" ce="31">
<rx lb="75" cb="12" le="75" ce="31" pvirg="true">
<drx lb="75" cb="19" le="75" ce="31" id="864223d452b25e8af751853e029bbe7d_80b369976d615bdb8e72e748dc63fffa" nm="InvalidShiftExtend"/>
</rx>
</dx>
<cax lb="76" cb="3" le="76" ce="30">
<n32 lb="76" cb="8">
<n45 lb="76" cb="8">
<flit/>
</n45>
</n32>
<rx lb="76" cb="11" le="76" ce="30" pvirg="true">
<drx lb="76" cb="18" le="76" ce="30" id="864223d452b25e8af751853e029bbe7d_12e50e7cfd004faeaf359b28bc6c30c1" nm="LSL"/>
</rx>
</cax>
<cax lb="77" cb="3" le="77" ce="30">
<n32 lb="77" cb="8">
<n45 lb="77" cb="8">
<flit/>
</n45>
</n32>
<rx lb="77" cb="11" le="77" ce="30" pvirg="true">
<drx lb="77" cb="18" le="77" ce="30" id="864223d452b25e8af751853e029bbe7d_1f7a4aef1960e14b01b39c055a7b0bfc" nm="LSR"/>
</rx>
</cax>
<cax lb="78" cb="3" le="78" ce="30">
<n32 lb="78" cb="8">
<n45 lb="78" cb="8">
<flit/>
</n45>
</n32>
<rx lb="78" cb="11" le="78" ce="30" pvirg="true">
<drx lb="78" cb="18" le="78" ce="30" id="864223d452b25e8af751853e029bbe7d_51c410308899250ee725d0bad86b054b" nm="ASR"/>
</rx>
</cax>
<cax lb="79" cb="3" le="79" ce="30">
<n32 lb="79" cb="8">
<n45 lb="79" cb="8">
<flit/>
</n45>
</n32>
<rx lb="79" cb="11" le="79" ce="30" pvirg="true">
<drx lb="79" cb="18" le="79" ce="30" id="864223d452b25e8af751853e029bbe7d_a5da7ea1c11e43919e642d201499b994" nm="ROR"/>
</rx>
</cax>
<cax lb="80" cb="3" le="80" ce="30">
<n32 lb="80" cb="8">
<n45 lb="80" cb="8">
<flit/>
</n45>
</n32>
<rx lb="80" cb="11" le="80" ce="30" pvirg="true">
<drx lb="80" cb="18" le="80" ce="30" id="864223d452b25e8af751853e029bbe7d_7a97f533a81dcc6c9c886e2f1d29b72d" nm="MSL"/>
</rx>
</cax>
</u>
</sy>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getShiftValue" id="864223d452b25e8af751853e029bbe7d_f430f91e9c926575e8daf474cf390cfd" file="3" linestart="85" lineend="87" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="85" cb="52" le="87" ce="1">
<rx lb="86" cb="3" le="86" ce="16" pvirg="true">
<xop lb="86" cb="10" le="86" ce="16" kind="&amp;">
<n32 lb="86" cb="10">
<drx lb="86" cb="10" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="86" cb="16">
<n45 lb="86" cb="16">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getShifterImm" id="864223d452b25e8af751853e029bbe7d_4264c474a2201f9b745f0bb0a340811c" file="3" linestart="98" lineend="111" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ST" proto="AArch64_AM::ShiftExtendType" isLiteral="true" access2="none">
<ety>
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="99" cb="52" le="111" ce="1">
<ocast lb="100" cb="3" le="100" ce="3">
<bt name="void"/>
<n46 lb="100" cb="3" le="100" ce="3">
<exp pvirg="true"/>
<xop lb="100" cb="3" le="100" ce="3" kind="||">
<n46 lb="100" cb="3" le="100" ce="3">
<exp pvirg="true"/>
<uo lb="100" cb="3" le="100" ce="3" kind="!">
<uo lb="100" cb="3" le="100" ce="3" kind="!">
<n46 lb="100" cb="3" le="100" ce="3">
<exp pvirg="true"/>
<xop lb="100" cb="3" le="100" ce="3" kind="&amp;&amp;">
<xop lb="100" cb="3" le="100" ce="3" kind="==">
<n46 lb="100" cb="3" le="100" ce="3">
<exp pvirg="true"/>
<xop lb="100" cb="3" le="100" ce="3" kind="&amp;">
<n32 lb="100" cb="3">
<drx lb="100" cb="3" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="100" cb="3">
<n45 lb="100" cb="3">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="100" cb="3">
<drx lb="100" cb="3" kind="lvalue" nm="Imm"/>
</n32>
</xop>
<n32 lb="100" cb="3">
<n32 lb="100" cb="3">
<n52 lb="100" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="100" cb="3" le="100" ce="3">
<n46 lb="100" cb="3" le="100" ce="3">
<exp pvirg="true"/>
<xop lb="100" cb="3" le="100" ce="3" kind=",">
<ce lb="100" cb="3" le="100" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="100" cb="3">
<drx lb="100" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="100" cb="3">
<n52 lb="100" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="100" cb="3">
<n52 lb="100" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="100" cb="3">
<n45 lb="100" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="100" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="101" cb="3" le="101" ce="21">
<exp pvirg="true"/>
<Var nm="STEnc" value="true">
<bt name="unsigned int"/>
<n32 lb="101" cb="20">
<n45 lb="101" cb="20"/>
</n32>
</Var>
</dst>
<sy lb="102" cb="3" le="109" ce="3">
<n32 lb="102" cb="11">
<n32 lb="102" cb="11">
<drx lb="102" cb="11" kind="lvalue" nm="ST"/>
</n32>
</n32>
<u lb="102" cb="15" le="109" ce="3">
<dx lb="103" cb="3" le="103" ce="13">
<ce lb="103" cb="13" le="103" ce="13" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="103" cb="13" le="103" ce="13">
<drx lb="103" cb="13" le="103" ce="13" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="103" cb="13">
<n52 lb="103" cb="13">
<slit/>
</n52>
</n32>
<n32 lb="103" cb="13">
<n52 lb="103" cb="13">
<slit/>
</n52>
</n32>
<n32 lb="103" cb="13">
<n45 lb="103" cb="13">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="104" cb="3" le="104" ce="33">
<n32 lb="104" cb="8" le="104" ce="20">
<drx lb="104" cb="8" le="104" ce="20" id="864223d452b25e8af751853e029bbe7d_12e50e7cfd004faeaf359b28bc6c30c1" nm="LSL"/>
</n32>
<xop lb="104" cb="25" le="104" ce="33" kind="=">
<drx lb="104" cb="25" kind="lvalue" nm="STEnc"/>
<n32 lb="104" cb="33">
<n45 lb="104" cb="33"/>
</n32>
</xop>
</cax>
<bks lb="104" cb="36"/>
<cax lb="105" cb="3" le="105" ce="33">
<n32 lb="105" cb="8" le="105" ce="20">
<drx lb="105" cb="8" le="105" ce="20" id="864223d452b25e8af751853e029bbe7d_1f7a4aef1960e14b01b39c055a7b0bfc" nm="LSR"/>
</n32>
<xop lb="105" cb="25" le="105" ce="33" kind="=">
<drx lb="105" cb="25" kind="lvalue" nm="STEnc"/>
<n32 lb="105" cb="33">
<n45 lb="105" cb="33">
<flit/>
</n45>
</n32>
</xop>
</cax>
<bks lb="105" cb="36"/>
<cax lb="106" cb="3" le="106" ce="33">
<n32 lb="106" cb="8" le="106" ce="20">
<drx lb="106" cb="8" le="106" ce="20" id="864223d452b25e8af751853e029bbe7d_51c410308899250ee725d0bad86b054b" nm="ASR"/>
</n32>
<xop lb="106" cb="25" le="106" ce="33" kind="=">
<drx lb="106" cb="25" kind="lvalue" nm="STEnc"/>
<n32 lb="106" cb="33">
<n45 lb="106" cb="33">
<flit/>
</n45>
</n32>
</xop>
</cax>
<bks lb="106" cb="36"/>
<cax lb="107" cb="3" le="107" ce="33">
<n32 lb="107" cb="8" le="107" ce="20">
<drx lb="107" cb="8" le="107" ce="20" id="864223d452b25e8af751853e029bbe7d_a5da7ea1c11e43919e642d201499b994" nm="ROR"/>
</n32>
<xop lb="107" cb="25" le="107" ce="33" kind="=">
<drx lb="107" cb="25" kind="lvalue" nm="STEnc"/>
<n32 lb="107" cb="33">
<n45 lb="107" cb="33">
<flit/>
</n45>
</n32>
</xop>
</cax>
<bks lb="107" cb="36"/>
<cax lb="108" cb="3" le="108" ce="33">
<n32 lb="108" cb="8" le="108" ce="20">
<drx lb="108" cb="8" le="108" ce="20" id="864223d452b25e8af751853e029bbe7d_7a97f533a81dcc6c9c886e2f1d29b72d" nm="MSL"/>
</n32>
<xop lb="108" cb="25" le="108" ce="33" kind="=">
<drx lb="108" cb="25" kind="lvalue" nm="STEnc"/>
<n32 lb="108" cb="33">
<n45 lb="108" cb="33">
<flit/>
</n45>
</n32>
</xop>
</cax>
<bks lb="108" cb="36"/>
</u>
</sy>
<rx lb="110" cb="3" le="110" ce="36" pvirg="true">
<xop lb="110" cb="10" le="110" ce="36" kind="|">
<n46 lb="110" cb="10" le="110" ce="21">
<exp pvirg="true"/>
<xop lb="110" cb="11" le="110" ce="20" kind="&lt;&lt;">
<n32 lb="110" cb="11">
<drx lb="110" cb="11" kind="lvalue" nm="STEnc"/>
</n32>
<n45 lb="110" cb="20">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="110" cb="25" le="110" ce="36">
<exp pvirg="true"/>
<xop lb="110" cb="26" le="110" ce="32" kind="&amp;">
<n32 lb="110" cb="26">
<drx lb="110" cb="26" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="110" cb="32">
<n45 lb="110" cb="32"/>
</n32>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getArithShiftValue" id="864223d452b25e8af751853e029bbe7d_09d136c967e00e6cdfd319543b77783e" file="3" linestart="118" lineend="120" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="118" cb="57" le="120" ce="1">
<rx lb="119" cb="3" le="119" ce="16" pvirg="true">
<xop lb="119" cb="10" le="119" ce="16" kind="&amp;">
<n32 lb="119" cb="10">
<drx lb="119" cb="10" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="119" cb="16">
<n45 lb="119" cb="16">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getExtendType" id="864223d452b25e8af751853e029bbe7d_23e4fcaeea2041926df84a7792348a3c" file="3" linestart="123" lineend="136" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="AArch64_AM::ShiftExtendType">
<ety>
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ety>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="123" cb="71" le="136" ce="1">
<ocast lb="124" cb="3" le="124" ce="3">
<bt name="void"/>
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<xop lb="124" cb="3" le="124" ce="3" kind="||">
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<uo lb="124" cb="3" le="124" ce="3" kind="!">
<uo lb="124" cb="3" le="124" ce="3" kind="!">
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<xop lb="124" cb="3" le="124" ce="3" kind="&amp;&amp;">
<xop lb="124" cb="3" le="124" ce="3" kind="==">
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<xop lb="124" cb="3" le="124" ce="3" kind="&amp;">
<n32 lb="124" cb="3">
<drx lb="124" cb="3" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="124" cb="3">
<n45 lb="124" cb="3">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="124" cb="3">
<drx lb="124" cb="3" kind="lvalue" nm="Imm"/>
</n32>
</xop>
<n32 lb="124" cb="3">
<n32 lb="124" cb="3">
<n52 lb="124" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="124" cb="3" le="124" ce="3">
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<xop lb="124" cb="3" le="124" ce="3" kind=",">
<ce lb="124" cb="3" le="124" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="124" cb="3">
<drx lb="124" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="124" cb="3">
<n52 lb="124" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="124" cb="3">
<n52 lb="124" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="124" cb="3">
<n45 lb="124" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="124" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<sy lb="125" cb="3" le="135" ce="3">
<n32 lb="125" cb="11">
<drx lb="125" cb="11" kind="lvalue" nm="Imm"/>
</n32>
<u lb="125" cb="16" le="135" ce="3">
<dx lb="126" cb="3" le="126" ce="12">
<ce lb="126" cb="12" le="126" ce="12" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="126" cb="12" le="126" ce="12">
<drx lb="126" cb="12" le="126" ce="12" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="126" cb="12">
<n52 lb="126" cb="12">
<slit/>
</n52>
</n32>
<n32 lb="126" cb="12">
<n52 lb="126" cb="12">
<slit/>
</n52>
</n32>
<n32 lb="126" cb="12">
<n45 lb="126" cb="12">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="127" cb="3" le="127" ce="30">
<n32 lb="127" cb="8">
<n45 lb="127" cb="8"/>
</n32>
<rx lb="127" cb="11" le="127" ce="30" pvirg="true">
<drx lb="127" cb="18" le="127" ce="30" id="864223d452b25e8af751853e029bbe7d_b4c6c0fd010ce4d97a0f05f6200b29e2" nm="UXTB"/>
</rx>
</cax>
<cax lb="128" cb="3" le="128" ce="30">
<n32 lb="128" cb="8">
<n45 lb="128" cb="8">
<flit/>
</n45>
</n32>
<rx lb="128" cb="11" le="128" ce="30" pvirg="true">
<drx lb="128" cb="18" le="128" ce="30" id="864223d452b25e8af751853e029bbe7d_2ef1bc6946252bc010821f5caabace28" nm="UXTH"/>
</rx>
</cax>
<cax lb="129" cb="3" le="129" ce="30">
<n32 lb="129" cb="8">
<n45 lb="129" cb="8">
<flit/>
</n45>
</n32>
<rx lb="129" cb="11" le="129" ce="30" pvirg="true">
<drx lb="129" cb="18" le="129" ce="30" id="864223d452b25e8af751853e029bbe7d_dc46a4ec094eb26ee4364c6133e06d25" nm="UXTW"/>
</rx>
</cax>
<cax lb="130" cb="3" le="130" ce="30">
<n32 lb="130" cb="8">
<n45 lb="130" cb="8">
<flit/>
</n45>
</n32>
<rx lb="130" cb="11" le="130" ce="30" pvirg="true">
<drx lb="130" cb="18" le="130" ce="30" id="864223d452b25e8af751853e029bbe7d_52939fc44eaf4a71b3337744adead331" nm="UXTX"/>
</rx>
</cax>
<cax lb="131" cb="3" le="131" ce="30">
<n32 lb="131" cb="8">
<n45 lb="131" cb="8">
<flit/>
</n45>
</n32>
<rx lb="131" cb="11" le="131" ce="30" pvirg="true">
<drx lb="131" cb="18" le="131" ce="30" id="864223d452b25e8af751853e029bbe7d_8b89cbc4a70c41b54e6a482096183745" nm="SXTB"/>
</rx>
</cax>
<cax lb="132" cb="3" le="132" ce="30">
<n32 lb="132" cb="8">
<n45 lb="132" cb="8">
<flit/>
</n45>
</n32>
<rx lb="132" cb="11" le="132" ce="30" pvirg="true">
<drx lb="132" cb="18" le="132" ce="30" id="864223d452b25e8af751853e029bbe7d_9025b1fadb87894b1a6960f76a83446b" nm="SXTH"/>
</rx>
</cax>
<cax lb="133" cb="3" le="133" ce="30">
<n32 lb="133" cb="8">
<n45 lb="133" cb="8">
<flit/>
</n45>
</n32>
<rx lb="133" cb="11" le="133" ce="30" pvirg="true">
<drx lb="133" cb="18" le="133" ce="30" id="864223d452b25e8af751853e029bbe7d_a56aa155f8de7db6990f17f5f8118371" nm="SXTW"/>
</rx>
</cax>
<cax lb="134" cb="3" le="134" ce="30">
<n32 lb="134" cb="8">
<n45 lb="134" cb="8"/>
</n32>
<rx lb="134" cb="11" le="134" ce="30" pvirg="true">
<drx lb="134" cb="18" le="134" ce="30" id="864223d452b25e8af751853e029bbe7d_9ac4d66ef2c358e3c3fee99532307dfa" nm="SXTX"/>
</rx>
</cax>
</u>
</sy>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getArithExtendType" id="864223d452b25e8af751853e029bbe7d_44b7452f0628ff4ba834e9d1c4487bf0" file="3" linestart="138" lineend="140" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="AArch64_AM::ShiftExtendType">
<ety>
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ety>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="138" cb="76" le="140" ce="1">
<rx lb="139" cb="3" le="139" ce="40" pvirg="true">
<ce lb="139" cb="10" le="139" ce="40" nbparm="1" id="864223d452b25e8af751853e029bbe7d_23e4fcaeea2041926df84a7792348a3c">
<exp pvirg="true"/>
<n32 lb="139" cb="10">
<drx lb="139" cb="10" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_23e4fcaeea2041926df84a7792348a3c" nm="getExtendType"/>
</n32>
<xop lb="139" cb="24" le="139" ce="37" kind="&amp;">
<n46 lb="139" cb="24" le="139" ce="33">
<exp pvirg="true"/>
<xop lb="139" cb="25" le="139" ce="32" kind="&gt;&gt;">
<n32 lb="139" cb="25">
<drx lb="139" cb="25" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="139" cb="32">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="139" cb="37">
<n45 lb="139" cb="37">
<flit/>
</n45>
</n32>
</xop>
</ce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getExtendEncoding" id="864223d452b25e8af751853e029bbe7d_89a8e40ece4b5a2547d67f6f2ce7ba91" file="3" linestart="151" lineend="163" access="none" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ET" proto="AArch64_AM::ShiftExtendType" isLiteral="true" access2="none">
<ety>
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="151" cb="67" le="163" ce="1">
<sy lb="152" cb="3" le="162" ce="3">
<n32 lb="152" cb="11">
<n32 lb="152" cb="11">
<drx lb="152" cb="11" kind="lvalue" nm="ET"/>
</n32>
</n32>
<u lb="152" cb="15" le="162" ce="3">
<dx lb="153" cb="3" le="153" ce="12">
<ce lb="153" cb="12" le="153" ce="12" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="153" cb="12" le="153" ce="12">
<drx lb="153" cb="12" le="153" ce="12" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="153" cb="12">
<n52 lb="153" cb="12">
<slit/>
</n52>
</n32>
<n32 lb="153" cb="12">
<n52 lb="153" cb="12">
<slit/>
</n52>
</n32>
<n32 lb="153" cb="12">
<n45 lb="153" cb="12">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="154" cb="3" le="154" ce="33">
<n32 lb="154" cb="8" le="154" ce="20">
<drx lb="154" cb="8" le="154" ce="20" id="864223d452b25e8af751853e029bbe7d_b4c6c0fd010ce4d97a0f05f6200b29e2" nm="UXTB"/>
</n32>
<rx lb="154" cb="26" le="154" ce="33" pvirg="true">
<n32 lb="154" cb="33">
<n45 lb="154" cb="33">
<flit/>
</n45>
</n32>
</rx>
</cax>
<bks lb="154" cb="36"/>
<cax lb="155" cb="3" le="155" ce="33">
<n32 lb="155" cb="8" le="155" ce="20">
<drx lb="155" cb="8" le="155" ce="20" id="864223d452b25e8af751853e029bbe7d_2ef1bc6946252bc010821f5caabace28" nm="UXTH"/>
</n32>
<rx lb="155" cb="26" le="155" ce="33" pvirg="true">
<n32 lb="155" cb="33">
<n45 lb="155" cb="33">
<flit/>
</n45>
</n32>
</rx>
</cax>
<bks lb="155" cb="36"/>
<cax lb="156" cb="3" le="156" ce="33">
<n32 lb="156" cb="8" le="156" ce="20">
<drx lb="156" cb="8" le="156" ce="20" id="864223d452b25e8af751853e029bbe7d_dc46a4ec094eb26ee4364c6133e06d25" nm="UXTW"/>
</n32>
<rx lb="156" cb="26" le="156" ce="33" pvirg="true">
<n32 lb="156" cb="33">
<n45 lb="156" cb="33">
<flit/>
</n45>
</n32>
</rx>
</cax>
<bks lb="156" cb="36"/>
<cax lb="157" cb="3" le="157" ce="33">
<n32 lb="157" cb="8" le="157" ce="20">
<drx lb="157" cb="8" le="157" ce="20" id="864223d452b25e8af751853e029bbe7d_52939fc44eaf4a71b3337744adead331" nm="UXTX"/>
</n32>
<rx lb="157" cb="26" le="157" ce="33" pvirg="true">
<n32 lb="157" cb="33">
<n45 lb="157" cb="33">
<flit/>
</n45>
</n32>
</rx>
</cax>
<bks lb="157" cb="36"/>
<cax lb="158" cb="3" le="158" ce="33">
<n32 lb="158" cb="8" le="158" ce="20">
<drx lb="158" cb="8" le="158" ce="20" id="864223d452b25e8af751853e029bbe7d_8b89cbc4a70c41b54e6a482096183745" nm="SXTB"/>
</n32>
<rx lb="158" cb="26" le="158" ce="33" pvirg="true">
<n32 lb="158" cb="33">
<n45 lb="158" cb="33">
<flit/>
</n45>
</n32>
</rx>
</cax>
<bks lb="158" cb="36"/>
<cax lb="159" cb="3" le="159" ce="33">
<n32 lb="159" cb="8" le="159" ce="20">
<drx lb="159" cb="8" le="159" ce="20" id="864223d452b25e8af751853e029bbe7d_9025b1fadb87894b1a6960f76a83446b" nm="SXTH"/>
</n32>
<rx lb="159" cb="26" le="159" ce="33" pvirg="true">
<n32 lb="159" cb="33">
<n45 lb="159" cb="33">
<flit/>
</n45>
</n32>
</rx>
</cax>
<bks lb="159" cb="36"/>
<cax lb="160" cb="3" le="160" ce="33">
<n32 lb="160" cb="8" le="160" ce="20">
<drx lb="160" cb="8" le="160" ce="20" id="864223d452b25e8af751853e029bbe7d_a56aa155f8de7db6990f17f5f8118371" nm="SXTW"/>
</n32>
<rx lb="160" cb="26" le="160" ce="33" pvirg="true">
<n32 lb="160" cb="33">
<n45 lb="160" cb="33">
<flit/>
</n45>
</n32>
</rx>
</cax>
<bks lb="160" cb="36"/>
<cax lb="161" cb="3" le="161" ce="33">
<n32 lb="161" cb="8" le="161" ce="20">
<drx lb="161" cb="8" le="161" ce="20" id="864223d452b25e8af751853e029bbe7d_9ac4d66ef2c358e3c3fee99532307dfa" nm="SXTX"/>
</n32>
<rx lb="161" cb="26" le="161" ce="33" pvirg="true">
<n32 lb="161" cb="33">
<n45 lb="161" cb="33">
<flit/>
</n45>
</n32>
</rx>
</cax>
<bks lb="161" cb="36"/>
</u>
</sy>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getArithExtendImm" id="864223d452b25e8af751853e029bbe7d_d79baa6749e16a41c443a9e771085644" file="3" linestart="170" lineend="174" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ET" proto="AArch64_AM::ShiftExtendType" isLiteral="true" access2="none">
<ety>
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="171" cb="56" le="174" ce="1">
<ocast lb="172" cb="3" le="172" ce="3">
<bt name="void"/>
<n46 lb="172" cb="3" le="172" ce="3">
<exp pvirg="true"/>
<xop lb="172" cb="3" le="172" ce="3" kind="||">
<n46 lb="172" cb="3" le="172" ce="3">
<exp pvirg="true"/>
<uo lb="172" cb="3" le="172" ce="3" kind="!">
<uo lb="172" cb="3" le="172" ce="3" kind="!">
<n46 lb="172" cb="3" le="172" ce="3">
<exp pvirg="true"/>
<xop lb="172" cb="3" le="172" ce="3" kind="&amp;&amp;">
<xop lb="172" cb="3" le="172" ce="3" kind="==">
<n46 lb="172" cb="3" le="172" ce="3">
<exp pvirg="true"/>
<xop lb="172" cb="3" le="172" ce="3" kind="&amp;">
<n32 lb="172" cb="3">
<drx lb="172" cb="3" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="172" cb="3">
<n45 lb="172" cb="3">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="172" cb="3">
<drx lb="172" cb="3" kind="lvalue" nm="Imm"/>
</n32>
</xop>
<n32 lb="172" cb="3">
<n32 lb="172" cb="3">
<n52 lb="172" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="172" cb="3" le="172" ce="3">
<n46 lb="172" cb="3" le="172" ce="3">
<exp pvirg="true"/>
<xop lb="172" cb="3" le="172" ce="3" kind=",">
<ce lb="172" cb="3" le="172" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="172" cb="3">
<drx lb="172" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="172" cb="3">
<n52 lb="172" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="172" cb="3">
<n52 lb="172" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="172" cb="3">
<n45 lb="172" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="172" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="173" cb="3" le="173" ce="51" pvirg="true">
<xop lb="173" cb="10" le="173" ce="51" kind="|">
<n46 lb="173" cb="10" le="173" ce="37">
<exp pvirg="true"/>
<xop lb="173" cb="11" le="173" ce="36" kind="&lt;&lt;">
<ce lb="173" cb="11" le="173" ce="31" nbparm="1" id="864223d452b25e8af751853e029bbe7d_89a8e40ece4b5a2547d67f6f2ce7ba91">
<exp pvirg="true"/>
<n32 lb="173" cb="11">
<drx lb="173" cb="11" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_89a8e40ece4b5a2547d67f6f2ce7ba91" nm="getExtendEncoding"/>
</n32>
<n32 lb="173" cb="29">
<drx lb="173" cb="29" kind="lvalue" nm="ET"/>
</n32>
</ce>
<n45 lb="173" cb="36">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="173" cb="41" le="173" ce="51">
<exp pvirg="true"/>
<xop lb="173" cb="42" le="173" ce="48" kind="&amp;">
<n32 lb="173" cb="42">
<drx lb="173" cb="42" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="173" cb="48">
<n45 lb="173" cb="48"/>
</n32>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getMemDoShift" id="864223d452b25e8af751853e029bbe7d_8e56ec3c944d8e3629e0fee1ccc5d19a" file="3" linestart="178" lineend="180" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="178" cb="48" le="180" ce="1">
<rx lb="179" cb="3" le="179" ce="25" pvirg="true">
<xop lb="179" cb="10" le="179" ce="25" kind="!=">
<n46 lb="179" cb="10" le="179" ce="20">
<exp pvirg="true"/>
<xop lb="179" cb="11" le="179" ce="17" kind="&amp;">
<n32 lb="179" cb="11">
<drx lb="179" cb="11" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="179" cb="17">
<n45 lb="179" cb="17">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="179" cb="25">
<n45 lb="179" cb="25">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getMemExtendType" id="864223d452b25e8af751853e029bbe7d_9d28be89511f1b828bc6a76ad468b158" file="3" linestart="184" lineend="186" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="AArch64_AM::ShiftExtendType">
<ety>
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ety>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="184" cb="74" le="186" ce="1">
<rx lb="185" cb="3" le="185" ce="40" pvirg="true">
<ce lb="185" cb="10" le="185" ce="40" nbparm="1" id="864223d452b25e8af751853e029bbe7d_23e4fcaeea2041926df84a7792348a3c">
<exp pvirg="true"/>
<n32 lb="185" cb="10">
<drx lb="185" cb="10" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_23e4fcaeea2041926df84a7792348a3c" nm="getExtendType"/>
</n32>
<xop lb="185" cb="24" le="185" ce="37" kind="&amp;">
<n46 lb="185" cb="24" le="185" ce="33">
<exp pvirg="true"/>
<xop lb="185" cb="25" le="185" ce="32" kind="&gt;&gt;">
<n32 lb="185" cb="25">
<drx lb="185" cb="25" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="185" cb="32">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="185" cb="37">
<n45 lb="185" cb="37">
<flit/>
</n45>
</n32>
</xop>
</ce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getMemExtendImm" id="864223d452b25e8af751853e029bbe7d_2a62c7e3df1c1ef70cea1c9331ff9469" file="3" linestart="200" lineend="203" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ET" proto="AArch64_AM::ShiftExtendType" isLiteral="true" access2="none">
<ety>
<et>
<e id="864223d452b25e8af751853e029bbe7d_f4e6407a7e52baa808180b6bda9704fb"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DoShift" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="201" cb="54" le="203" ce="1">
<rx lb="202" cb="3" le="202" ce="57" pvirg="true">
<xop lb="202" cb="10" le="202" ce="57" kind="|">
<n46 lb="202" cb="10" le="202" ce="37">
<exp pvirg="true"/>
<xop lb="202" cb="11" le="202" ce="36" kind="&lt;&lt;">
<ce lb="202" cb="11" le="202" ce="31" nbparm="1" id="864223d452b25e8af751853e029bbe7d_89a8e40ece4b5a2547d67f6f2ce7ba91">
<exp pvirg="true"/>
<n32 lb="202" cb="11">
<drx lb="202" cb="11" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_89a8e40ece4b5a2547d67f6f2ce7ba91" nm="getExtendEncoding"/>
</n32>
<n32 lb="202" cb="29">
<drx lb="202" cb="29" kind="lvalue" nm="ET"/>
</n32>
</ce>
<n45 lb="202" cb="36">
<flit/>
</n45>
</xop>
</n46>
<n26 lb="202" cb="41" le="202" ce="57">
<n32 lb="202" cb="50">
<n32 lb="202" cb="50">
<drx lb="202" cb="50" kind="lvalue" nm="DoShift"/>
</n32>
</n32>
</n26>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="ror" id="864223d452b25e8af751853e029bbe7d_54590597018c9afd7596e3f94a02d9c2" file="3" linestart="205" lineend="207" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="elt" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="size" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="205" cb="57" le="207" ce="1">
<rx lb="206" cb="3" le="206" ce="45" pvirg="true">
<xop lb="206" cb="10" le="206" ce="45" kind="|">
<n46 lb="206" cb="10" le="206" ce="32">
<exp pvirg="true"/>
<xop lb="206" cb="11" le="206" ce="31" kind="&lt;&lt;">
<n46 lb="206" cb="11" le="206" ce="19">
<exp pvirg="true"/>
<xop lb="206" cb="12" le="206" ce="18" kind="&amp;">
<n32 lb="206" cb="12">
<drx lb="206" cb="12" kind="lvalue" nm="elt"/>
</n32>
<n32 lb="206" cb="18">
<n45 lb="206" cb="18">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n46 lb="206" cb="24" le="206" ce="31">
<exp pvirg="true"/>
<xop lb="206" cb="25" le="206" ce="30" kind="-">
<n32 lb="206" cb="25">
<drx lb="206" cb="25" kind="lvalue" nm="size"/>
</n32>
<n32 lb="206" cb="30">
<n45 lb="206" cb="30"/>
</n32>
</xop>
</n46>
</xop>
</n46>
<n46 lb="206" cb="36" le="206" ce="45">
<exp pvirg="true"/>
<xop lb="206" cb="37" le="206" ce="44" kind="&gt;&gt;">
<n32 lb="206" cb="37">
<drx lb="206" cb="37" kind="lvalue" nm="elt"/>
</n32>
<n45 lb="206" cb="44"/>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="processLogicalImmediate" id="864223d452b25e8af751853e029bbe7d_10b0b580c96ad5823392f71c1067936e" file="3" linestart="213" lineend="274" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="regSize" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="encoding" proto="uint64_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="214" cb="64" le="274" ce="1">
<if lb="215" cb="3" le="217" ce="12">
<xop lb="215" cb="7" le="216" ce="60" kind="||">
<xop lb="215" cb="7" le="215" ce="30" kind="||">
<xop lb="215" cb="7" le="215" ce="14" kind="==">
<n32 lb="215" cb="7">
<drx lb="215" cb="7" kind="lvalue" nm="imm"/>
</n32>
<n45 lb="215" cb="14">
<flit/>
</n45>
</xop>
<xop lb="215" cb="22" le="215" ce="30" kind="==">
<n32 lb="215" cb="22">
<drx lb="215" cb="22" kind="lvalue" nm="imm"/>
</n32>
<uo lb="215" cb="29" le="215" ce="30" kind="~">
<n45 lb="215" cb="30"/>
</uo>
</xop>
</xop>
<n46 lb="216" cb="7" le="216" ce="60">
<exp pvirg="true"/>
<xop lb="216" cb="8" le="216" ce="59" kind="&amp;&amp;">
<xop lb="216" cb="8" le="216" ce="19" kind="!=">
<n32 lb="216" cb="8">
<drx lb="216" cb="8" kind="lvalue" nm="regSize"/>
</n32>
<n32 lb="216" cb="19">
<n45 lb="216" cb="19">
<flit/>
</n45>
</n32>
</xop>
<n46 lb="216" cb="25" le="216" ce="59">
<exp pvirg="true"/>
<xop lb="216" cb="26" le="216" ce="57" kind="||">
<xop lb="216" cb="26" le="216" ce="44" kind="!=">
<xop lb="216" cb="26" le="216" ce="33" kind="&gt;&gt;">
<n32 lb="216" cb="26">
<drx lb="216" cb="26" kind="lvalue" nm="imm"/>
</n32>
<n32 lb="216" cb="33">
<drx lb="216" cb="33" kind="lvalue" nm="regSize"/>
</n32>
</xop>
<n32 lb="216" cb="44">
<n45 lb="216" cb="44"/>
</n32>
</xop>
<xop lb="216" cb="49" le="216" ce="57" kind="==">
<n32 lb="216" cb="49">
<drx lb="216" cb="49" kind="lvalue" nm="imm"/>
</n32>
<n32 lb="216" cb="56" le="216" ce="57">
<uo lb="216" cb="56" le="216" ce="57" kind="~">
<n45 lb="216" cb="57"/>
</uo>
</n32>
</xop>
</xop>
</n46>
</xop>
</n46>
</xop>
<rx lb="217" cb="5" le="217" ce="12" pvirg="true">
<n9 lb="217" cb="12"/>
</rx>
</if>
<dst lb="219" cb="3" le="219" ce="20">
<exp pvirg="true"/>
<Var nm="size" value="true">
<bt name="unsigned int"/>
<n32 lb="219" cb="19">
<n45 lb="219" cb="19">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="220" cb="3" le="220" ce="24">
<exp pvirg="true"/>
<Var nm="eltVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="220" cb="21">
<drx lb="220" cb="21" kind="lvalue" nm="imm"/>
</n32>
</Var>
</dst>
<wy lb="223" cb="3" le="243" ce="3">
<xop lb="223" cb="10" le="223" ce="17" kind="&lt;">
<n32 lb="223" cb="10">
<drx lb="223" cb="10" kind="lvalue" nm="size"/>
</n32>
<n32 lb="223" cb="17">
<drx lb="223" cb="17" kind="lvalue" nm="regSize"/>
</n32>
</xop>
<u lb="223" cb="26" le="243" ce="3">
<dst lb="224" cb="5" le="224" ce="38">
<exp pvirg="true"/>
<Var nm="numElts" value="true">
<bt name="unsigned int"/>
<xop lb="224" cb="24" le="224" ce="34" kind="/">
<n32 lb="224" cb="24">
<drx lb="224" cb="24" kind="lvalue" nm="regSize"/>
</n32>
<n32 lb="224" cb="34">
<drx lb="224" cb="34" kind="lvalue" nm="size"/>
</n32>
</xop>
</Var>
</dst>
<dst lb="225" cb="5" le="225" ce="39">
<exp pvirg="true"/>
<Var nm="mask" value="true">
<bt name="unsigned int"/>
<n32 lb="225" cb="21" le="225" ce="38">
<xop lb="225" cb="21" le="225" ce="38" kind="-">
<n46 lb="225" cb="21" le="225" ce="34">
<exp pvirg="true"/>
<xop lb="225" cb="22" le="225" ce="30" kind="&lt;&lt;">
<n45 lb="225" cb="22">
<flit/>
</n45>
<n32 lb="225" cb="30">
<drx lb="225" cb="30" kind="lvalue" nm="size"/>
</n32>
</xop>
</n46>
<n32 lb="225" cb="38">
<n45 lb="225" cb="38"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="226" cb="5" le="226" ce="39">
<exp pvirg="true"/>
<Var nm="lowestEltVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="226" cb="29" le="226" ce="35" kind="&amp;">
<n32 lb="226" cb="29">
<drx lb="226" cb="29" kind="lvalue" nm="imm"/>
</n32>
<n32 lb="226" cb="35">
<n32 lb="226" cb="35">
<drx lb="226" cb="35" kind="lvalue" nm="mask"/>
</n32>
</n32>
</xop>
</Var>
</dst>
<dst lb="228" cb="5" le="228" ce="27">
<exp pvirg="true"/>
<Var nm="allMatched" value="true">
<bt name="bool"/>
<n9 lb="228" cb="23"/>
</Var>
</dst>
<fx lb="229" cb="5" le="235" ce="5">
<dst lb="229" cb="10" le="229" ce="24">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="229" cb="23">
<n45 lb="229" cb="23"/>
</n32>
</Var>
</dst>
<xop lb="229" cb="26" le="229" ce="30" kind="&lt;">
<n32 lb="229" cb="26">
<drx lb="229" cb="26" kind="lvalue" nm="i"/>
</n32>
<n32 lb="229" cb="30">
<drx lb="229" cb="30" kind="lvalue" nm="numElts"/>
</n32>
</xop>
<uo lb="229" cb="39" le="229" ce="41" kind="++">
<drx lb="229" cb="41" kind="lvalue" nm="i"/>
</uo>
<u lb="229" cb="44" le="235" ce="5">
<dst lb="230" cb="6" le="230" ce="52">
<exp pvirg="true"/>
<Var nm="currEltVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="230" cb="28" le="230" ce="48" kind="&amp;">
<n46 lb="230" cb="28" le="230" ce="44">
<exp pvirg="true"/>
<xop lb="230" cb="29" le="230" ce="43" kind="&gt;&gt;">
<n32 lb="230" cb="29">
<drx lb="230" cb="29" kind="lvalue" nm="imm"/>
</n32>
<n46 lb="230" cb="36" le="230" ce="43">
<exp pvirg="true"/>
<xop lb="230" cb="37" le="230" ce="39" kind="*">
<n32 lb="230" cb="37">
<drx lb="230" cb="37" kind="lvalue" nm="i"/>
</n32>
<n32 lb="230" cb="39">
<drx lb="230" cb="39" kind="lvalue" nm="size"/>
</n32>
</xop>
</n46>
</xop>
</n46>
<n32 lb="230" cb="48">
<n32 lb="230" cb="48">
<drx lb="230" cb="48" kind="lvalue" nm="mask"/>
</n32>
</n32>
</xop>
</Var>
</dst>
<if lb="231" cb="7" le="234" ce="7">
<xop lb="231" cb="11" le="231" ce="25" kind="!=">
<n32 lb="231" cb="11">
<drx lb="231" cb="11" kind="lvalue" nm="currEltVal"/>
</n32>
<n32 lb="231" cb="25">
<drx lb="231" cb="25" kind="lvalue" nm="lowestEltVal"/>
</n32>
</xop>
<u lb="231" cb="39" le="234" ce="7">
<xop lb="232" cb="9" le="232" ce="22" kind="=">
<drx lb="232" cb="9" kind="lvalue" nm="allMatched"/>
<n9 lb="232" cb="22"/>
</xop>
<bks lb="233" cb="9"/>
</u>
</if>
</u>
</fx>
<if lb="237" cb="5" le="240" ce="5">
<n32 lb="237" cb="9">
<drx lb="237" cb="9" kind="lvalue" nm="allMatched"/>
</n32>
<u lb="237" cb="21" le="240" ce="5">
<xop lb="238" cb="7" le="238" ce="16" kind="=">
<drx lb="238" cb="7" kind="lvalue" nm="eltVal"/>
<n32 lb="238" cb="16">
<drx lb="238" cb="16" kind="lvalue" nm="lowestEltVal"/>
</n32>
</xop>
<bks lb="239" cb="7"/>
</u>
</if>
<cao lb="242" cb="5" le="242" ce="13" kind="*=">
<drx lb="242" cb="5" kind="lvalue" nm="size"/>
<n32 lb="242" cb="13">
<n45 lb="242" cb="13"/>
</n32>
</cao>
</u>
</wy>
<fx lb="246" cb="3" le="271" ce="3">
<dst lb="246" cb="8" le="246" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="246" cb="21">
<n45 lb="246" cb="21"/>
</n32>
</Var>
</dst>
<xop lb="246" cb="24" le="246" ce="28" kind="&lt;">
<n32 lb="246" cb="24">
<drx lb="246" cb="24" kind="lvalue" nm="i"/>
</n32>
<n32 lb="246" cb="28">
<drx lb="246" cb="28" kind="lvalue" nm="size"/>
</n32>
</xop>
<uo lb="246" cb="34" le="246" ce="36" kind="++">
<drx lb="246" cb="36" kind="lvalue" nm="i"/>
</uo>
<u lb="246" cb="39" le="271" ce="3">
<xop lb="247" cb="5" le="247" ce="30" kind="=">
<drx lb="247" cb="5" kind="lvalue" nm="eltVal"/>
<ce lb="247" cb="14" le="247" ce="30" nbparm="2" id="864223d452b25e8af751853e029bbe7d_54590597018c9afd7596e3f94a02d9c2">
<exp pvirg="true"/>
<n32 lb="247" cb="14">
<drx lb="247" cb="14" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_54590597018c9afd7596e3f94a02d9c2" nm="ror"/>
</n32>
<n32 lb="247" cb="18">
<drx lb="247" cb="18" kind="lvalue" nm="eltVal"/>
</n32>
<n32 lb="247" cb="26">
<drx lb="247" cb="26" kind="lvalue" nm="size"/>
</n32>
</ce>
</xop>
<dst lb="248" cb="5" le="248" ce="59">
<exp pvirg="true"/>
<Var nm="clz" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="248" cb="20" le="248" ce="58" kind="-">
<ce lb="248" cb="20" le="248" ce="44" nbparm="2" id="6b4844737b7f76e51421b68d6e6c83cd_f8e8a86511a241d24583e78a0b997227">
<exp pvirg="true"/>
<n32 lb="248" cb="20">
<drx lb="248" cb="20" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f8e8a86511a241d24583e78a0b997227" nm="countLeadingZeros">
<template_arguments>
<bt name="unsigned long long"/>
</template_arguments>
</drx>
</n32>
<n32 lb="248" cb="38">
<drx lb="248" cb="38" kind="lvalue" nm="eltVal"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
<n46 lb="248" cb="48" le="248" ce="58">
<exp pvirg="true"/>
<xop lb="248" cb="49" le="248" ce="54" kind="-">
<n32 lb="248" cb="49">
<n45 lb="248" cb="49"/>
</n32>
<n32 lb="248" cb="54">
<drx lb="248" cb="54" kind="lvalue" nm="size"/>
</n32>
</xop>
</n46>
</xop>
</Var>
</dst>
<dst lb="249" cb="5" le="249" ce="48">
<exp pvirg="true"/>
<Var nm="cto" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<ce lb="249" cb="20" le="249" ce="47" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_807a06eee6d663b12ec7d9b311d8c965">
<exp pvirg="true"/>
<n32 lb="249" cb="20">
<drx lb="249" cb="20" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_807a06eee6d663b12ec7d9b311d8c965" nm="CountTrailingOnes_64"/>
</n32>
<n32 lb="249" cb="41">
<drx lb="249" cb="41" kind="lvalue" nm="eltVal"/>
</n32>
</ce>
</Var>
</dst>
<if lb="251" cb="5" le="270" ce="5">
<xop lb="251" cb="9" le="251" ce="22" kind="==">
<xop lb="251" cb="9" le="251" ce="15" kind="+">
<n32 lb="251" cb="9">
<drx lb="251" cb="9" kind="lvalue" nm="clz"/>
</n32>
<n32 lb="251" cb="15">
<drx lb="251" cb="15" kind="lvalue" nm="cto"/>
</n32>
</xop>
<n32 lb="251" cb="22">
<drx lb="251" cb="22" kind="lvalue" nm="size"/>
</n32>
</xop>
<u lb="251" cb="28" le="270" ce="5">
<dst lb="255" cb="7" le="255" ce="37">
<exp pvirg="true"/>
<Var nm="immr" value="true">
<bt name="unsigned int"/>
<xop lb="255" cb="23" le="255" ce="36" kind="-">
<n32 lb="255" cb="23">
<drx lb="255" cb="23" kind="lvalue" nm="size"/>
</n32>
<n46 lb="255" cb="30" le="255" ce="36">
<exp pvirg="true"/>
<xop lb="255" cb="31" le="255" ce="35" kind="+">
<n32 lb="255" cb="31">
<drx lb="255" cb="31" kind="lvalue" nm="i"/>
</n32>
<n32 lb="255" cb="35">
<n45 lb="255" cb="35"/>
</n32>
</xop>
</n46>
</xop>
</Var>
</dst>
<dst lb="259" cb="7" le="259" ce="38">
<exp pvirg="true"/>
<Var nm="nimms" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="259" cb="24" le="259" ce="37">
<xop lb="259" cb="24" le="259" ce="37" kind="&lt;&lt;">
<uo lb="259" cb="24" le="259" ce="32" kind="~">
<n46 lb="259" cb="25" le="259" ce="32">
<exp pvirg="true"/>
<xop lb="259" cb="26" le="259" ce="31" kind="-">
<n32 lb="259" cb="26">
<drx lb="259" cb="26" kind="lvalue" nm="size"/>
</n32>
<n32 lb="259" cb="31">
<n45 lb="259" cb="31"/>
</n32>
</xop>
</n46>
</uo>
<n45 lb="259" cb="37"/>
</xop>
</n32>
</Var>
</dst>
<cao lb="263" cb="7" le="263" ce="22" kind="|=">
<drx lb="263" cb="7" kind="lvalue" nm="nimms"/>
<n32 lb="263" cb="16" le="263" ce="22">
<n46 lb="263" cb="16" le="263" ce="22">
<exp pvirg="true"/>
<xop lb="263" cb="17" le="263" ce="21" kind="-">
<n32 lb="263" cb="17">
<drx lb="263" cb="17" kind="lvalue" nm="cto"/>
</n32>
<n32 lb="263" cb="21">
<n45 lb="263" cb="21"/>
</n32>
</xop>
</n46>
</n32>
</cao>
<dst lb="266" cb="7" le="266" ce="42">
<exp pvirg="true"/>
<Var nm="N" value="true">
<bt name="unsigned int"/>
<n32 lb="266" cb="20" le="266" ce="41">
<xop lb="266" cb="20" le="266" ce="41" kind="^">
<n46 lb="266" cb="20" le="266" ce="37">
<exp pvirg="true"/>
<xop lb="266" cb="21" le="266" ce="36" kind="&amp;">
<n46 lb="266" cb="21" le="266" ce="32">
<exp pvirg="true"/>
<xop lb="266" cb="22" le="266" ce="31" kind="&gt;&gt;">
<n32 lb="266" cb="22">
<drx lb="266" cb="22" kind="lvalue" nm="nimms"/>
</n32>
<n45 lb="266" cb="31">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="266" cb="36">
<n45 lb="266" cb="36"/>
</n32>
</xop>
</n46>
<n32 lb="266" cb="41">
<n45 lb="266" cb="41"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<xop lb="268" cb="7" le="268" ce="57" kind="=">
<drx lb="268" cb="7" kind="lvalue" nm="encoding"/>
<xop lb="268" cb="18" le="268" ce="57" kind="|">
<n32 lb="268" cb="18" le="268" ce="40">
<xop lb="268" cb="18" le="268" ce="40" kind="|">
<n46 lb="268" cb="18" le="268" ce="26">
<exp pvirg="true"/>
<xop lb="268" cb="19" le="268" ce="24" kind="&lt;&lt;">
<n32 lb="268" cb="19">
<drx lb="268" cb="19" kind="lvalue" nm="N"/>
</n32>
<n45 lb="268" cb="24">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="268" cb="30" le="268" ce="40">
<exp pvirg="true"/>
<xop lb="268" cb="31" le="268" ce="39" kind="&lt;&lt;">
<n32 lb="268" cb="31">
<drx lb="268" cb="31" kind="lvalue" nm="immr"/>
</n32>
<n45 lb="268" cb="39"/>
</xop>
</n46>
</xop>
</n32>
<n46 lb="268" cb="44" le="268" ce="57">
<exp pvirg="true"/>
<xop lb="268" cb="45" le="268" ce="53" kind="&amp;">
<n32 lb="268" cb="45">
<drx lb="268" cb="45" kind="lvalue" nm="nimms"/>
</n32>
<n32 lb="268" cb="53">
<n45 lb="268" cb="53">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</xop>
<rx lb="269" cb="7" le="269" ce="14" pvirg="true">
<n9 lb="269" cb="14"/>
</rx>
</u>
</if>
</u>
</fx>
<rx lb="273" cb="3" le="273" ce="10" pvirg="true">
<n9 lb="273" cb="10"/>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isLogicalImmediate" id="864223d452b25e8af751853e029bbe7d_f52735098d8367dd2099570b94d36fde" file="3" linestart="278" lineend="281" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="regSize" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="278" cb="71" le="281" ce="1">
<dst lb="279" cb="3" le="279" ce="20">
<exp pvirg="true"/>
<Var nm="encoding" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</Var>
</dst>
<rx lb="280" cb="3" le="280" ce="56" pvirg="true">
<ce lb="280" cb="10" le="280" ce="56" nbparm="3" id="864223d452b25e8af751853e029bbe7d_10b0b580c96ad5823392f71c1067936e">
<exp pvirg="true"/>
<n32 lb="280" cb="10">
<drx lb="280" cb="10" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_10b0b580c96ad5823392f71c1067936e" nm="processLogicalImmediate"/>
</n32>
<n32 lb="280" cb="34">
<drx lb="280" cb="34" kind="lvalue" nm="imm"/>
</n32>
<n32 lb="280" cb="39">
<drx lb="280" cb="39" kind="lvalue" nm="regSize"/>
</n32>
<drx lb="280" cb="48" kind="lvalue" nm="encoding"/>
</ce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeLogicalImmediate" id="864223d452b25e8af751853e029bbe7d_d5b41915ee7dacf71ed09cf60b742d75" file="3" linestart="285" lineend="291" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="regSize" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="285" cb="79" le="291" ce="1">
<dst lb="286" cb="3" le="286" ce="24">
<exp pvirg="true"/>
<Var nm="encoding" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="286" cb="23">
<n45 lb="286" cb="23">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="287" cb="3" le="287" ce="61">
<exp pvirg="true"/>
<Var nm="res" value="true">
<bt name="bool"/>
<ce lb="287" cb="14" le="287" ce="60" nbparm="3" id="864223d452b25e8af751853e029bbe7d_10b0b580c96ad5823392f71c1067936e">
<exp pvirg="true"/>
<n32 lb="287" cb="14">
<drx lb="287" cb="14" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_10b0b580c96ad5823392f71c1067936e" nm="processLogicalImmediate"/>
</n32>
<n32 lb="287" cb="38">
<drx lb="287" cb="38" kind="lvalue" nm="imm"/>
</n32>
<n32 lb="287" cb="43">
<drx lb="287" cb="43" kind="lvalue" nm="regSize"/>
</n32>
<drx lb="287" cb="52" kind="lvalue" nm="encoding"/>
</ce>
</Var>
</dst>
<ocast lb="288" cb="3" le="288" ce="3">
<bt name="void"/>
<n46 lb="288" cb="3" le="288" ce="3">
<exp pvirg="true"/>
<xop lb="288" cb="3" le="288" ce="3" kind="||">
<n46 lb="288" cb="3" le="288" ce="3">
<exp pvirg="true"/>
<uo lb="288" cb="3" le="288" ce="3" kind="!">
<uo lb="288" cb="3" le="288" ce="3" kind="!">
<n46 lb="288" cb="3" le="288" ce="3">
<exp pvirg="true"/>
<xop lb="288" cb="3" le="288" ce="3" kind="&amp;&amp;">
<n32 lb="288" cb="3">
<drx lb="288" cb="3" kind="lvalue" nm="res"/>
</n32>
<n32 lb="288" cb="3">
<n32 lb="288" cb="3">
<n52 lb="288" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="288" cb="3" le="288" ce="3">
<n46 lb="288" cb="3" le="288" ce="3">
<exp pvirg="true"/>
<xop lb="288" cb="3" le="288" ce="3" kind=",">
<ce lb="288" cb="3" le="288" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="288" cb="3">
<drx lb="288" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="288" cb="3">
<n52 lb="288" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="288" cb="3">
<n52 lb="288" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="288" cb="3">
<n45 lb="288" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="288" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocast lb="289" cb="3" le="289" ce="9">
<bt name="void"/>
<drx lb="289" cb="9" kind="lvalue" nm="res"/>
</ocast>
<rx lb="290" cb="3" le="290" ce="10" pvirg="true">
<n32 lb="290" cb="10">
<drx lb="290" cb="10" kind="lvalue" nm="encoding"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeLogicalImmediate" id="864223d452b25e8af751853e029bbe7d_9ec25605c38eac99a0bccc659d024d85" file="3" linestart="296" lineend="319" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="val" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="regSize" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="296" cb="79" le="319" ce="1">
<dst lb="298" cb="3" le="298" ce="31">
<exp pvirg="true"/>
<Var nm="N" value="true">
<bt name="unsigned int"/>
<n32 lb="298" cb="16" le="298" ce="30">
<xop lb="298" cb="16" le="298" ce="30" kind="&amp;">
<n46 lb="298" cb="16" le="298" ce="26">
<exp pvirg="true"/>
<xop lb="298" cb="17" le="298" ce="24" kind="&gt;&gt;">
<n32 lb="298" cb="17">
<drx lb="298" cb="17" kind="lvalue" nm="val"/>
</n32>
<n45 lb="298" cb="24">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="298" cb="30">
<n45 lb="298" cb="30">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="299" cb="3" le="299" ce="36">
<exp pvirg="true"/>
<Var nm="immr" value="true">
<bt name="unsigned int"/>
<n32 lb="299" cb="19" le="299" ce="32">
<xop lb="299" cb="19" le="299" ce="32" kind="&amp;">
<n46 lb="299" cb="19" le="299" ce="28">
<exp pvirg="true"/>
<xop lb="299" cb="20" le="299" ce="27" kind="&gt;&gt;">
<n32 lb="299" cb="20">
<drx lb="299" cb="20" kind="lvalue" nm="val"/>
</n32>
<n45 lb="299" cb="27">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="299" cb="32">
<n45 lb="299" cb="32">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="300" cb="3" le="300" ce="29">
<exp pvirg="true"/>
<Var nm="imms" value="true">
<bt name="unsigned int"/>
<n32 lb="300" cb="19" le="300" ce="25">
<xop lb="300" cb="19" le="300" ce="25" kind="&amp;">
<n32 lb="300" cb="19">
<drx lb="300" cb="19" kind="lvalue" nm="val"/>
</n32>
<n32 lb="300" cb="25">
<n45 lb="300" cb="25"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<ocast lb="302" cb="3" le="302" ce="3">
<bt name="void"/>
<n46 lb="302" cb="3" le="302" ce="3">
<exp pvirg="true"/>
<xop lb="302" cb="3" le="302" ce="3" kind="||">
<n46 lb="302" cb="3" le="302" ce="3">
<exp pvirg="true"/>
<uo lb="302" cb="3" le="302" ce="3" kind="!">
<uo lb="302" cb="3" le="302" ce="3" kind="!">
<n46 lb="302" cb="3" le="302" ce="3">
<exp pvirg="true"/>
<xop lb="302" cb="3" le="302" ce="3" kind="&amp;&amp;">
<n46 lb="302" cb="3" le="302" ce="3">
<exp pvirg="true"/>
<xop lb="302" cb="3" le="302" ce="3" kind="||">
<xop lb="302" cb="3" le="302" ce="3" kind="==">
<n32 lb="302" cb="3">
<drx lb="302" cb="3" kind="lvalue" nm="regSize"/>
</n32>
<n32 lb="302" cb="3">
<n45 lb="302" cb="3">
<flit/>
</n45>
</n32>
</xop>
<xop lb="302" cb="3" le="302" ce="3" kind="==">
<n32 lb="302" cb="3">
<drx lb="302" cb="3" kind="lvalue" nm="N"/>
</n32>
<n32 lb="302" cb="3">
<n45 lb="302" cb="3">
<flit/>
</n45>
</n32>
</xop>
</xop>
</n46>
<n32 lb="302" cb="3">
<n32 lb="302" cb="3">
<n52 lb="302" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="302" cb="3" le="302" ce="3">
<n46 lb="302" cb="3" le="302" ce="3">
<exp pvirg="true"/>
<xop lb="302" cb="3" le="302" ce="3" kind=",">
<ce lb="302" cb="3" le="302" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="302" cb="3">
<drx lb="302" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="302" cb="3">
<n52 lb="302" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="302" cb="3">
<n52 lb="302" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="302" cb="3">
<n45 lb="302" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="302" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="303" cb="3" le="303" ce="62">
<exp pvirg="true"/>
<Var nm="len" value="true">
<bt name="int"/>
<n32 lb="303" cb="13" le="303" ce="61">
<xop lb="303" cb="13" le="303" ce="61" kind="-">
<n32 lb="303" cb="13">
<n45 lb="303" cb="13">
<flit/>
</n45>
</n32>
<ce lb="303" cb="18" le="303" ce="61" nbparm="2" id="6b4844737b7f76e51421b68d6e6c83cd_74f59cb940a47a80861913b0a8c2bfbe">
<exp pvirg="true"/>
<n32 lb="303" cb="18">
<drx lb="303" cb="18" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_74f59cb940a47a80861913b0a8c2bfbe" nm="countLeadingZeros">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<xop lb="303" cb="36" le="303" ce="60" kind="|">
<n46 lb="303" cb="36" le="303" ce="43">
<exp pvirg="true"/>
<xop lb="303" cb="37" le="303" ce="42" kind="&lt;&lt;">
<n32 lb="303" cb="37">
<drx lb="303" cb="37" kind="lvalue" nm="N"/>
</n32>
<n45 lb="303" cb="42"/>
</xop>
</n46>
<n46 lb="303" cb="47" le="303" ce="60">
<exp pvirg="true"/>
<xop lb="303" cb="48" le="303" ce="56" kind="&amp;">
<uo lb="303" cb="48" le="303" ce="49" kind="~">
<n32 lb="303" cb="49">
<drx lb="303" cb="49" kind="lvalue" nm="imms"/>
</n32>
</uo>
<n32 lb="303" cb="56">
<n45 lb="303" cb="56"/>
</n32>
</xop>
</n46>
</xop>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</xop>
</n32>
</Var>
</dst>
<ocast lb="304" cb="3" le="304" ce="3">
<bt name="void"/>
<n46 lb="304" cb="3" le="304" ce="3">
<exp pvirg="true"/>
<xop lb="304" cb="3" le="304" ce="3" kind="||">
<n46 lb="304" cb="3" le="304" ce="3">
<exp pvirg="true"/>
<uo lb="304" cb="3" le="304" ce="3" kind="!">
<uo lb="304" cb="3" le="304" ce="3" kind="!">
<n46 lb="304" cb="3" le="304" ce="3">
<exp pvirg="true"/>
<xop lb="304" cb="3" le="304" ce="3" kind="&amp;&amp;">
<xop lb="304" cb="3" le="304" ce="3" kind="&gt;=">
<n32 lb="304" cb="3">
<drx lb="304" cb="3" kind="lvalue" nm="len"/>
</n32>
<n45 lb="304" cb="3"/>
</xop>
<n32 lb="304" cb="3">
<n32 lb="304" cb="3">
<n52 lb="304" cb="3"/>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="304" cb="3" le="304" ce="3">
<n46 lb="304" cb="3" le="304" ce="3">
<exp pvirg="true"/>
<xop lb="304" cb="3" le="304" ce="3" kind=",">
<ce lb="304" cb="3" le="304" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="304" cb="3">
<drx lb="304" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="304" cb="3">
<n52 lb="304" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="304" cb="3">
<n52 lb="304" cb="3"/>
</n32>
<n32 lb="304" cb="3">
<n45 lb="304" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="304" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="305" cb="3" le="305" ce="29">
<exp pvirg="true"/>
<Var nm="size" value="true">
<bt name="unsigned int"/>
<n32 lb="305" cb="19" le="305" ce="28">
<n46 lb="305" cb="19" le="305" ce="28">
<exp pvirg="true"/>
<xop lb="305" cb="20" le="305" ce="25" kind="&lt;&lt;">
<n45 lb="305" cb="20"/>
<n32 lb="305" cb="25">
<drx lb="305" cb="25" kind="lvalue" nm="len"/>
</n32>
</xop>
</n46>
</n32>
</Var>
</dst>
<dst lb="306" cb="3" le="306" ce="33">
<exp pvirg="true"/>
<Var nm="R" value="true">
<bt name="unsigned int"/>
<xop lb="306" cb="16" le="306" ce="32" kind="&amp;">
<n32 lb="306" cb="16">
<drx lb="306" cb="16" kind="lvalue" nm="immr"/>
</n32>
<n46 lb="306" cb="23" le="306" ce="32">
<exp pvirg="true"/>
<xop lb="306" cb="24" le="306" ce="31" kind="-">
<n32 lb="306" cb="24">
<drx lb="306" cb="24" kind="lvalue" nm="size"/>
</n32>
<n32 lb="306" cb="31">
<n45 lb="306" cb="31"/>
</n32>
</xop>
</n46>
</xop>
</Var>
</dst>
<dst lb="307" cb="3" le="307" ce="33">
<exp pvirg="true"/>
<Var nm="S" value="true">
<bt name="unsigned int"/>
<xop lb="307" cb="16" le="307" ce="32" kind="&amp;">
<n32 lb="307" cb="16">
<drx lb="307" cb="16" kind="lvalue" nm="imms"/>
</n32>
<n46 lb="307" cb="23" le="307" ce="32">
<exp pvirg="true"/>
<xop lb="307" cb="24" le="307" ce="31" kind="-">
<n32 lb="307" cb="24">
<drx lb="307" cb="24" kind="lvalue" nm="size"/>
</n32>
<n32 lb="307" cb="31">
<n45 lb="307" cb="31"/>
</n32>
</xop>
</n46>
</xop>
</Var>
</dst>
<ocast lb="308" cb="3" le="308" ce="3">
<bt name="void"/>
<n46 lb="308" cb="3" le="308" ce="3">
<exp pvirg="true"/>
<xop lb="308" cb="3" le="308" ce="3" kind="||">
<n46 lb="308" cb="3" le="308" ce="3">
<exp pvirg="true"/>
<uo lb="308" cb="3" le="308" ce="3" kind="!">
<uo lb="308" cb="3" le="308" ce="3" kind="!">
<n46 lb="308" cb="3" le="308" ce="3">
<exp pvirg="true"/>
<xop lb="308" cb="3" le="308" ce="3" kind="&amp;&amp;">
<xop lb="308" cb="3" le="308" ce="3" kind="!=">
<n32 lb="308" cb="3">
<drx lb="308" cb="3" kind="lvalue" nm="S"/>
</n32>
<xop lb="308" cb="3" le="308" ce="3" kind="-">
<n32 lb="308" cb="3">
<drx lb="308" cb="3" kind="lvalue" nm="size"/>
</n32>
<n32 lb="308" cb="3">
<n45 lb="308" cb="3"/>
</n32>
</xop>
</xop>
<n32 lb="308" cb="3">
<n32 lb="308" cb="3">
<n52 lb="308" cb="3"/>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="308" cb="3" le="308" ce="3">
<n46 lb="308" cb="3" le="308" ce="3">
<exp pvirg="true"/>
<xop lb="308" cb="3" le="308" ce="3" kind=",">
<ce lb="308" cb="3" le="308" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="308" cb="3">
<drx lb="308" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="308" cb="3">
<n52 lb="308" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="308" cb="3">
<n52 lb="308" cb="3"/>
</n32>
<n32 lb="308" cb="3">
<n45 lb="308" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="308" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="309" cb="3" le="309" ce="43">
<exp pvirg="true"/>
<Var nm="pattern" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="309" cb="22" le="309" ce="42" kind="-">
<n46 lb="309" cb="22" le="309" ce="38">
<exp pvirg="true"/>
<xop lb="309" cb="23" le="309" ce="37" kind="&lt;&lt;">
<n45 lb="309" cb="23"/>
<n46 lb="309" cb="31" le="309" ce="37">
<exp pvirg="true"/>
<xop lb="309" cb="32" le="309" ce="36" kind="+">
<n32 lb="309" cb="32">
<drx lb="309" cb="32" kind="lvalue" nm="S"/>
</n32>
<n32 lb="309" cb="36">
<n45 lb="309" cb="36"/>
</n32>
</xop>
</n46>
</xop>
</n46>
<n32 lb="309" cb="42">
<n45 lb="309" cb="42"/>
</n32>
</xop>
</Var>
</dst>
<fx lb="310" cb="3" le="311" ce="32">
<dst lb="310" cb="8" le="310" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="310" cb="21">
<n45 lb="310" cb="21"/>
</n32>
</Var>
</dst>
<xop lb="310" cb="24" le="310" ce="28" kind="&lt;">
<n32 lb="310" cb="24">
<drx lb="310" cb="24" kind="lvalue" nm="i"/>
</n32>
<n32 lb="310" cb="28">
<drx lb="310" cb="28" kind="lvalue" nm="R"/>
</n32>
</xop>
<uo lb="310" cb="31" le="310" ce="33" kind="++">
<drx lb="310" cb="33" kind="lvalue" nm="i"/>
</uo>
<xop lb="311" cb="5" le="311" ce="32" kind="=">
<drx lb="311" cb="5" kind="lvalue" nm="pattern"/>
<ce lb="311" cb="15" le="311" ce="32" nbparm="2" id="864223d452b25e8af751853e029bbe7d_54590597018c9afd7596e3f94a02d9c2">
<exp pvirg="true"/>
<n32 lb="311" cb="15">
<drx lb="311" cb="15" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_54590597018c9afd7596e3f94a02d9c2" nm="ror"/>
</n32>
<n32 lb="311" cb="19">
<drx lb="311" cb="19" kind="lvalue" nm="pattern"/>
</n32>
<n32 lb="311" cb="28">
<drx lb="311" cb="28" kind="lvalue" nm="size"/>
</n32>
</ce>
</xop>
</fx>
<wy lb="314" cb="3" le="317" ce="3">
<xop lb="314" cb="10" le="314" ce="18" kind="!=">
<n32 lb="314" cb="10">
<drx lb="314" cb="10" kind="lvalue" nm="size"/>
</n32>
<n32 lb="314" cb="18">
<drx lb="314" cb="18" kind="lvalue" nm="regSize"/>
</n32>
</xop>
<u lb="314" cb="27" le="317" ce="3">
<cao lb="315" cb="5" le="315" ce="32" kind="|=">
<drx lb="315" cb="5" kind="lvalue" nm="pattern"/>
<n46 lb="315" cb="16" le="315" ce="32">
<exp pvirg="true"/>
<xop lb="315" cb="17" le="315" ce="28" kind="&lt;&lt;">
<n32 lb="315" cb="17">
<drx lb="315" cb="17" kind="lvalue" nm="pattern"/>
</n32>
<n32 lb="315" cb="28">
<drx lb="315" cb="28" kind="lvalue" nm="size"/>
</n32>
</xop>
</n46>
</cao>
<cao lb="316" cb="5" le="316" ce="13" kind="*=">
<drx lb="316" cb="5" kind="lvalue" nm="size"/>
<n32 lb="316" cb="13">
<n45 lb="316" cb="13">
<flit/>
</n45>
</n32>
</cao>
</u>
</wy>
<rx lb="318" cb="3" le="318" ce="10" pvirg="true">
<n32 lb="318" cb="10">
<drx lb="318" cb="10" kind="lvalue" nm="pattern"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isValidDecodeLogicalImmediate" id="864223d452b25e8af751853e029bbe7d_b0d6c8e36b66876e8a4456275682eb98" file="3" linestart="324" lineend="341" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="val" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="regSize" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="325" cb="68" le="341" ce="1">
<dst lb="327" cb="3" le="327" ce="31">
<exp pvirg="true"/>
<Var nm="N" value="true">
<bt name="unsigned int"/>
<n32 lb="327" cb="16" le="327" ce="30">
<xop lb="327" cb="16" le="327" ce="30" kind="&amp;">
<n46 lb="327" cb="16" le="327" ce="26">
<exp pvirg="true"/>
<xop lb="327" cb="17" le="327" ce="24" kind="&gt;&gt;">
<n32 lb="327" cb="17">
<drx lb="327" cb="17" kind="lvalue" nm="val"/>
</n32>
<n45 lb="327" cb="24">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="327" cb="30">
<n45 lb="327" cb="30">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="328" cb="3" le="328" ce="29">
<exp pvirg="true"/>
<Var nm="imms" value="true">
<bt name="unsigned int"/>
<n32 lb="328" cb="19" le="328" ce="25">
<xop lb="328" cb="19" le="328" ce="25" kind="&amp;">
<n32 lb="328" cb="19">
<drx lb="328" cb="19" kind="lvalue" nm="val"/>
</n32>
<n32 lb="328" cb="25">
<n45 lb="328" cb="25">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<if lb="330" cb="3" le="331" ce="12">
<xop lb="330" cb="7" le="330" ce="29" kind="&amp;&amp;">
<xop lb="330" cb="7" le="330" ce="18" kind="==">
<n32 lb="330" cb="7">
<drx lb="330" cb="7" kind="lvalue" nm="regSize"/>
</n32>
<n32 lb="330" cb="18">
<n45 lb="330" cb="18">
<flit/>
</n45>
</n32>
</xop>
<xop lb="330" cb="24" le="330" ce="29" kind="!=">
<n32 lb="330" cb="24">
<drx lb="330" cb="24" kind="lvalue" nm="N"/>
</n32>
<n32 lb="330" cb="29">
<n45 lb="330" cb="29">
<flit/>
</n45>
</n32>
</xop>
</xop>
<rx lb="331" cb="5" le="331" ce="12" pvirg="true">
<n9 lb="331" cb="12"/>
</rx>
</if>
<dst lb="332" cb="3" le="332" ce="62">
<exp pvirg="true"/>
<Var nm="len" value="true">
<bt name="int"/>
<n32 lb="332" cb="13" le="332" ce="61">
<xop lb="332" cb="13" le="332" ce="61" kind="-">
<n32 lb="332" cb="13">
<n45 lb="332" cb="13">
<flit/>
</n45>
</n32>
<ce lb="332" cb="18" le="332" ce="61" nbparm="2" id="6b4844737b7f76e51421b68d6e6c83cd_74f59cb940a47a80861913b0a8c2bfbe">
<exp pvirg="true"/>
<n32 lb="332" cb="18">
<drx lb="332" cb="18" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_74f59cb940a47a80861913b0a8c2bfbe" nm="countLeadingZeros">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<xop lb="332" cb="36" le="332" ce="60" kind="|">
<n46 lb="332" cb="36" le="332" ce="43">
<exp pvirg="true"/>
<xop lb="332" cb="37" le="332" ce="42" kind="&lt;&lt;">
<n32 lb="332" cb="37">
<drx lb="332" cb="37" kind="lvalue" nm="N"/>
</n32>
<n45 lb="332" cb="42">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="332" cb="47" le="332" ce="60">
<exp pvirg="true"/>
<xop lb="332" cb="48" le="332" ce="56" kind="&amp;">
<uo lb="332" cb="48" le="332" ce="49" kind="~">
<n32 lb="332" cb="49">
<drx lb="332" cb="49" kind="lvalue" nm="imms"/>
</n32>
</uo>
<n32 lb="332" cb="56">
<n45 lb="332" cb="56"/>
</n32>
</xop>
</n46>
</xop>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</xop>
</n32>
</Var>
</dst>
<if lb="333" cb="3" le="334" ce="12">
<xop lb="333" cb="7" le="333" ce="13" kind="&lt;">
<n32 lb="333" cb="7">
<drx lb="333" cb="7" kind="lvalue" nm="len"/>
</n32>
<n45 lb="333" cb="13"/>
</xop>
<rx lb="334" cb="5" le="334" ce="12" pvirg="true">
<n9 lb="334" cb="12"/>
</rx>
</if>
<dst lb="335" cb="3" le="335" ce="29">
<exp pvirg="true"/>
<Var nm="size" value="true">
<bt name="unsigned int"/>
<n32 lb="335" cb="19" le="335" ce="28">
<n46 lb="335" cb="19" le="335" ce="28">
<exp pvirg="true"/>
<xop lb="335" cb="20" le="335" ce="25" kind="&lt;&lt;">
<n45 lb="335" cb="20"/>
<n32 lb="335" cb="25">
<drx lb="335" cb="25" kind="lvalue" nm="len"/>
</n32>
</xop>
</n46>
</n32>
</Var>
</dst>
<dst lb="336" cb="3" le="336" ce="33">
<exp pvirg="true"/>
<Var nm="S" value="true">
<bt name="unsigned int"/>
<xop lb="336" cb="16" le="336" ce="32" kind="&amp;">
<n32 lb="336" cb="16">
<drx lb="336" cb="16" kind="lvalue" nm="imms"/>
</n32>
<n46 lb="336" cb="23" le="336" ce="32">
<exp pvirg="true"/>
<xop lb="336" cb="24" le="336" ce="31" kind="-">
<n32 lb="336" cb="24">
<drx lb="336" cb="24" kind="lvalue" nm="size"/>
</n32>
<n32 lb="336" cb="31">
<n45 lb="336" cb="31"/>
</n32>
</xop>
</n46>
</xop>
</Var>
</dst>
<if lb="337" cb="3" le="338" ce="12">
<xop lb="337" cb="7" le="337" ce="19" kind="==">
<n32 lb="337" cb="7">
<drx lb="337" cb="7" kind="lvalue" nm="S"/>
</n32>
<xop lb="337" cb="12" le="337" ce="19" kind="-">
<n32 lb="337" cb="12">
<drx lb="337" cb="12" kind="lvalue" nm="size"/>
</n32>
<n32 lb="337" cb="19">
<n45 lb="337" cb="19"/>
</n32>
</xop>
</xop>
<rx lb="338" cb="5" le="338" ce="12" pvirg="true">
<n9 lb="338" cb="12"/>
</rx>
</if>
<rx lb="340" cb="3" le="340" ce="10" pvirg="true">
<n9 lb="340" cb="10"/>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getFPImmFloat" id="864223d452b25e8af751853e029bbe7d_6ccfdb01bee55410fd427d2fb9524b20" file="3" linestart="346" lineend="369" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="float">
<bt name="float"/>
</fpt>
<p name="Imm" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="346" cb="49" le="369" ce="1">
<dst lb="348" cb="3" le="351" ce="12">
<exp pvirg="true"/>
<Var nm=""/>
<Var nm="FPUnion" value="true" virg="true">
<ety>
<rt>
<cr id="864223d452b25e8af751853e029bbe7d_839f2f05a47453ce45a84d5df3bddc41"/>
</rt>
</ety>
<n10 lb="351" cb="5">
<typeptr id="864223d452b25e8af751853e029bbe7d_8984ae9cd49926ed97c48f7d5b852d8c"/>
<temp/>
</n10>
</Var>
</dst>
<dst lb="353" cb="3" le="353" ce="34">
<exp pvirg="true"/>
<Var nm="Sign" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="353" cb="18" le="353" ce="31">
<xop lb="353" cb="18" le="353" ce="31" kind="&amp;">
<n46 lb="353" cb="18" le="353" ce="27">
<exp pvirg="true"/>
<xop lb="353" cb="19" le="353" ce="26" kind="&gt;&gt;">
<n32 lb="353" cb="19">
<drx lb="353" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="353" cb="26">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="353" cb="31">
<n45 lb="353" cb="31">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="354" cb="3" le="354" ce="33">
<exp pvirg="true"/>
<Var nm="Exp" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="354" cb="17" le="354" ce="30">
<xop lb="354" cb="17" le="354" ce="30" kind="&amp;">
<n46 lb="354" cb="17" le="354" ce="26">
<exp pvirg="true"/>
<xop lb="354" cb="18" le="354" ce="25" kind="&gt;&gt;">
<n32 lb="354" cb="18">
<drx lb="354" cb="18" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="354" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="354" cb="30">
<n45 lb="354" cb="30"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="355" cb="3" le="355" ce="31">
<exp pvirg="true"/>
<Var nm="Mantissa" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="355" cb="22" le="355" ce="28">
<xop lb="355" cb="22" le="355" ce="28" kind="&amp;">
<n32 lb="355" cb="22">
<drx lb="355" cb="22" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="355" cb="28">
<n45 lb="355" cb="28">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<xop lb="362" cb="3" le="362" ce="15" kind="=">
<mex lb="362" cb="3" le="362" ce="11" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_3b6368edf4b86f7b6b6bfa705729c0d8" nm="I" point="1">
<drx lb="362" cb="3" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="362" cb="15">
<n45 lb="362" cb="15">
<flit/>
</n45>
</n32>
</xop>
<cao lb="363" cb="3" le="363" ce="24" kind="|=">
<mex lb="363" cb="3" le="363" ce="11" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_3b6368edf4b86f7b6b6bfa705729c0d8" nm="I" point="1">
<drx lb="363" cb="3" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="363" cb="16" le="363" ce="24">
<xop lb="363" cb="16" le="363" ce="24" kind="&lt;&lt;">
<n32 lb="363" cb="16">
<n32 lb="363" cb="16">
<drx lb="363" cb="16" kind="lvalue" nm="Sign"/>
</n32>
</n32>
<n45 lb="363" cb="24">
<flit/>
</n45>
</xop>
</n32>
</cao>
<cao lb="364" cb="3" le="364" ce="46" kind="|=">
<mex lb="364" cb="3" le="364" ce="11" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_3b6368edf4b86f7b6b6bfa705729c0d8" nm="I" point="1">
<drx lb="364" cb="3" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="364" cb="16" le="364" ce="46">
<xop lb="364" cb="16" le="364" ce="46" kind="&lt;&lt;">
<n46 lb="364" cb="16" le="364" ce="41">
<exp pvirg="true"/>
<co lb="364" cb="17" le="364" ce="40">
<exp pvirg="true"/>
<xop lb="364" cb="17" le="364" ce="32" kind="!=">
<n46 lb="364" cb="17" le="364" ce="27">
<exp pvirg="true"/>
<xop lb="364" cb="18" le="364" ce="24" kind="&amp;">
<n32 lb="364" cb="18">
<n32 lb="364" cb="18">
<drx lb="364" cb="18" kind="lvalue" nm="Exp"/>
</n32>
</n32>
<n45 lb="364" cb="24"/>
</xop>
</n46>
<n45 lb="364" cb="32"/>
</xop>
<n45 lb="364" cb="36"/>
<n45 lb="364" cb="40"/>
</co>
</n46>
<n45 lb="364" cb="46">
<flit/>
</n45>
</xop>
</n32>
</cao>
<cao lb="365" cb="3" le="365" ce="49" kind="|=">
<mex lb="365" cb="3" le="365" ce="11" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_3b6368edf4b86f7b6b6bfa705729c0d8" nm="I" point="1">
<drx lb="365" cb="3" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="365" cb="16" le="365" ce="49">
<xop lb="365" cb="16" le="365" ce="49" kind="&lt;&lt;">
<n46 lb="365" cb="16" le="365" ce="44">
<exp pvirg="true"/>
<co lb="365" cb="17" le="365" ce="43">
<exp pvirg="true"/>
<xop lb="365" cb="17" le="365" ce="32" kind="!=">
<n46 lb="365" cb="17" le="365" ce="27">
<exp pvirg="true"/>
<xop lb="365" cb="18" le="365" ce="24" kind="&amp;">
<n32 lb="365" cb="18">
<n32 lb="365" cb="18">
<drx lb="365" cb="18" kind="lvalue" nm="Exp"/>
</n32>
</n32>
<n45 lb="365" cb="24"/>
</xop>
</n46>
<n45 lb="365" cb="32"/>
</xop>
<n45 lb="365" cb="36"/>
<n45 lb="365" cb="43"/>
</co>
</n46>
<n45 lb="365" cb="49">
<flit/>
</n45>
</xop>
</n32>
</cao>
<cao lb="366" cb="3" le="366" ce="31" kind="|=">
<mex lb="366" cb="3" le="366" ce="11" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_3b6368edf4b86f7b6b6bfa705729c0d8" nm="I" point="1">
<drx lb="366" cb="3" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="366" cb="16" le="366" ce="31">
<xop lb="366" cb="16" le="366" ce="31" kind="&lt;&lt;">
<n46 lb="366" cb="16" le="366" ce="26">
<exp pvirg="true"/>
<xop lb="366" cb="17" le="366" ce="23" kind="&amp;">
<n32 lb="366" cb="17">
<n32 lb="366" cb="17">
<drx lb="366" cb="17" kind="lvalue" nm="Exp"/>
</n32>
</n32>
<n45 lb="366" cb="23">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="366" cb="31">
<flit/>
</n45>
</xop>
</n32>
</cao>
<cao lb="367" cb="3" le="367" ce="28" kind="|=">
<mex lb="367" cb="3" le="367" ce="11" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_3b6368edf4b86f7b6b6bfa705729c0d8" nm="I" point="1">
<drx lb="367" cb="3" kind="lvalue" nm="FPUnion"/>
</mex>
<n32 lb="367" cb="16" le="367" ce="28">
<xop lb="367" cb="16" le="367" ce="28" kind="&lt;&lt;">
<n32 lb="367" cb="16">
<n32 lb="367" cb="16">
<drx lb="367" cb="16" kind="lvalue" nm="Mantissa"/>
</n32>
</n32>
<n45 lb="367" cb="28">
<flit/>
</n45>
</xop>
</n32>
</cao>
<rx lb="368" cb="3" le="368" ce="18" pvirg="true">
<n32 lb="368" cb="10" le="368" ce="18">
<mex lb="368" cb="10" le="368" ce="18" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_24cd37d9c029fbfc516695b176273196" nm="F" point="1">
<drx lb="368" cb="10" kind="lvalue" nm="FPUnion"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getFP32Imm" id="864223d452b25e8af751853e029bbe7d_55382c097b78000c56cb57156cd7fe65" file="3" linestart="374" lineend="393" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Imm" proto="const llvm::APInt &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e95951b9be40a3c73dafff57072950c0_9b5474fd4dcde1d2e4d95b1444066f9c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="374" cb="48" le="393" ce="1">
<dst lb="375" cb="3" le="375" ce="50">
<exp pvirg="true"/>
<Var nm="Sign" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n37 lb="375" cb="19" le="375" ce="49">
<n32 lb="375" cb="19" le="375" ce="49">
<xop lb="375" cb="19" le="375" ce="49" kind="&amp;">
<mce lb="375" cb="19" le="375" ce="45" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8">
<exp pvirg="true"/>
<mex lb="375" cb="19" le="375" ce="32" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8" nm="getZExtValue" point="1">
<n32 lb="375" cb="19" le="375" ce="30">
<n8 lb="375" cb="19" le="375" ce="30" >
<temp/>
<mce lb="375" cb="19" le="375" ce="30" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa">
<exp pvirg="true"/>
<mex lb="375" cb="19" le="375" ce="23" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa" nm="lshr" point="1">
<drx lb="375" cb="19" kind="lvalue" nm="Imm"/>
</mex>
<n32 lb="375" cb="28">
<n45 lb="375" cb="28">
<flit/>
</n45>
</n32>
</mce>
</n8>
</n32>
</mex>
</mce>
<n32 lb="375" cb="49">
<n45 lb="375" cb="49">
<flit/>
</n45>
</n32>
</xop>
</n32>
</n37>
</Var>
</dst>
<dst lb="376" cb="3" le="376" ce="59">
<exp pvirg="true"/>
<Var nm="Exp" value="true">
<Tdef>
<bt name="int"/>
</Tdef>
<n37 lb="376" cb="17" le="376" ce="56">
<n32 lb="376" cb="17" le="376" ce="56">
<xop lb="376" cb="17" le="376" ce="56" kind="-">
<n46 lb="376" cb="17" le="376" ce="52">
<exp pvirg="true"/>
<xop lb="376" cb="18" le="376" ce="48" kind="&amp;">
<mce lb="376" cb="18" le="376" ce="44" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_d200635ee308672a9f6cb04b59c28553">
<exp pvirg="true"/>
<mex lb="376" cb="18" le="376" ce="31" id="e95951b9be40a3c73dafff57072950c0_d200635ee308672a9f6cb04b59c28553" nm="getSExtValue" point="1">
<n32 lb="376" cb="18" le="376" ce="29">
<n8 lb="376" cb="18" le="376" ce="29" >
<temp/>
<mce lb="376" cb="18" le="376" ce="29" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa">
<exp pvirg="true"/>
<mex lb="376" cb="18" le="376" ce="22" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa" nm="lshr" point="1">
<drx lb="376" cb="18" kind="lvalue" nm="Imm"/>
</mex>
<n32 lb="376" cb="27">
<n45 lb="376" cb="27">
<flit/>
</n45>
</n32>
</mce>
</n8>
</n32>
</mex>
</mce>
<n32 lb="376" cb="48">
<n45 lb="376" cb="48">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="376" cb="56">
<n45 lb="376" cb="56">
<flit/>
</n45>
</n32>
</xop>
</n32>
</n37>
</Var>
</dst>
<dst lb="377" cb="3" le="377" ce="51">
<exp pvirg="true"/>
<Var nm="Mantissa" value="true">
<Tdef>
<bt name="long long"/>
</Tdef>
<n32 lb="377" cb="22" le="377" ce="43">
<xop lb="377" cb="22" le="377" ce="43" kind="&amp;">
<mce lb="377" cb="22" le="377" ce="39" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8">
<exp pvirg="true"/>
<mex lb="377" cb="22" le="377" ce="26" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8" nm="getZExtValue" point="1">
<drx lb="377" cb="22" kind="lvalue" nm="Imm"/>
</mex>
</mce>
<n32 lb="377" cb="43">
<n45 lb="377" cb="43">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<if lb="381" cb="3" le="382" ce="13">
<n32 lb="381" cb="7" le="381" ce="18">
<xop lb="381" cb="7" le="381" ce="18" kind="&amp;">
<n32 lb="381" cb="7">
<drx lb="381" cb="7" kind="lvalue" nm="Mantissa"/>
</n32>
<n32 lb="381" cb="18">
<n45 lb="381" cb="18">
<flit/>
</n45>
</n32>
</xop>
</n32>
<rx lb="382" cb="5" le="382" ce="13" pvirg="true">
<uo lb="382" cb="12" le="382" ce="13" kind="-">
<n45 lb="382" cb="13"/>
</uo>
</rx>
</if>
<cao lb="383" cb="3" le="383" ce="16" kind="&gt;&gt;=">
<drx lb="383" cb="3" kind="lvalue" nm="Mantissa"/>
<n45 lb="383" cb="16">
<flit/>
</n45>
</cao>
<if lb="384" cb="3" le="385" ce="13">
<xop lb="384" cb="7" le="384" ce="27" kind="!=">
<n46 lb="384" cb="7" le="384" ce="22">
<exp pvirg="true"/>
<xop lb="384" cb="8" le="384" ce="19" kind="&amp;">
<n32 lb="384" cb="8">
<drx lb="384" cb="8" kind="lvalue" nm="Mantissa"/>
</n32>
<n32 lb="384" cb="19">
<n45 lb="384" cb="19">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="384" cb="27">
<drx lb="384" cb="27" kind="lvalue" nm="Mantissa"/>
</n32>
</xop>
<rx lb="385" cb="5" le="385" ce="13" pvirg="true">
<uo lb="385" cb="12" le="385" ce="13" kind="-">
<n45 lb="385" cb="13"/>
</uo>
</rx>
</if>
<if lb="388" cb="3" le="389" ce="13">
<xop lb="388" cb="7" le="388" ce="25" kind="||">
<xop lb="388" cb="7" le="388" ce="14" kind="&lt;">
<n32 lb="388" cb="7">
<drx lb="388" cb="7" kind="lvalue" nm="Exp"/>
</n32>
<uo lb="388" cb="13" le="388" ce="14" kind="-">
<n45 lb="388" cb="14">
<flit/>
</n45>
</uo>
</xop>
<xop lb="388" cb="19" le="388" ce="25" kind="&gt;">
<n32 lb="388" cb="19">
<drx lb="388" cb="19" kind="lvalue" nm="Exp"/>
</n32>
<n45 lb="388" cb="25">
<flit/>
</n45>
</xop>
</xop>
<rx lb="389" cb="5" le="389" ce="13" pvirg="true">
<uo lb="389" cb="12" le="389" ce="13" kind="-">
<n45 lb="389" cb="13"/>
</uo>
</rx>
</if>
<xop lb="390" cb="3" le="390" ce="27" kind="=">
<drx lb="390" cb="3" kind="lvalue" nm="Exp"/>
<xop lb="390" cb="9" le="390" ce="27" kind="^">
<n46 lb="390" cb="9" le="390" ce="23">
<exp pvirg="true"/>
<xop lb="390" cb="10" le="390" ce="20" kind="&amp;">
<n46 lb="390" cb="10" le="390" ce="16">
<exp pvirg="true"/>
<xop lb="390" cb="11" le="390" ce="15" kind="+">
<n32 lb="390" cb="11">
<drx lb="390" cb="11" kind="lvalue" nm="Exp"/>
</n32>
<n45 lb="390" cb="15"/>
</xop>
</n46>
<n45 lb="390" cb="20">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="390" cb="27"/>
</xop>
</xop>
<rx lb="392" cb="3" le="392" ce="42" pvirg="true">
<n32 lb="392" cb="10" le="392" ce="42">
<xop lb="392" cb="10" le="392" ce="42" kind="|">
<n32 lb="392" cb="10" le="392" ce="38">
<xop lb="392" cb="10" le="392" ce="38" kind="|">
<n46 lb="392" cb="10" le="392" ce="25">
<exp pvirg="true"/>
<xop lb="392" cb="11" le="392" ce="24" kind="&lt;&lt;">
<ocast lb="392" cb="11" le="392" ce="16">
<bt name="int"/>
<n32 lb="392" cb="16">
<n32 lb="392" cb="16">
<drx lb="392" cb="16" kind="lvalue" nm="Sign"/>
</n32>
</n32>
</ocast>
<n45 lb="392" cb="24"/>
</xop>
</n46>
<n46 lb="392" cb="29" le="392" ce="38">
<exp pvirg="true"/>
<xop lb="392" cb="30" le="392" ce="37" kind="&lt;&lt;">
<n32 lb="392" cb="30">
<drx lb="392" cb="30" kind="lvalue" nm="Exp"/>
</n32>
<n45 lb="392" cb="37"/>
</xop>
</n46>
</xop>
</n32>
<n32 lb="392" cb="42">
<drx lb="392" cb="42" kind="lvalue" nm="Mantissa"/>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getFP32Imm" id="864223d452b25e8af751853e029bbe7d_70e75aa9c14062a47b49222c03d90126" file="3" linestart="395" lineend="397" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="FPImm" proto="const llvm::APFloat &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="0051a45499e0e6e8d80665ff0314a364_e78ac341d4148264586019a72f35d715"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="395" cb="52" le="397" ce="1">
<rx lb="396" cb="3" le="396" ce="43" pvirg="true">
<n37 lb="396" cb="10" le="396" ce="43">
<ce lb="396" cb="10" le="396" ce="43" nbparm="1" id="864223d452b25e8af751853e029bbe7d_55382c097b78000c56cb57156cd7fe65">
<exp pvirg="true"/>
<n32 lb="396" cb="10">
<drx lb="396" cb="10" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_55382c097b78000c56cb57156cd7fe65" nm="getFP32Imm"/>
</n32>
<mte lb="396" cb="21" le="396" ce="42">
<exp pvirg="true"/>
<n32 lb="396" cb="21" le="396" ce="42">
<n8 lb="396" cb="21" le="396" ce="42" >
<temp/>
<mce lb="396" cb="21" le="396" ce="42" nbparm="0" id="0051a45499e0e6e8d80665ff0314a364_1d581862bcfc12b7c3d80e61fdb730fd">
<exp pvirg="true"/>
<mex lb="396" cb="21" le="396" ce="27" id="0051a45499e0e6e8d80665ff0314a364_1d581862bcfc12b7c3d80e61fdb730fd" nm="bitcastToAPInt" point="1">
<drx lb="396" cb="21" kind="lvalue" nm="FPImm"/>
</mex>
</mce>
</n8>
</n32>
</mte>
</ce>
</n37>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getFP64Imm" id="864223d452b25e8af751853e029bbe7d_c527d70b4a2ec0192a5a6c88d5215b4f" file="3" linestart="402" lineend="421" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Imm" proto="const llvm::APInt &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e95951b9be40a3c73dafff57072950c0_9b5474fd4dcde1d2e4d95b1444066f9c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="402" cb="48" le="421" ce="1">
<dst lb="403" cb="3" le="403" ce="50">
<exp pvirg="true"/>
<Var nm="Sign" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n37 lb="403" cb="19" le="403" ce="49">
<xop lb="403" cb="19" le="403" ce="49" kind="&amp;">
<mce lb="403" cb="19" le="403" ce="45" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8">
<exp pvirg="true"/>
<mex lb="403" cb="19" le="403" ce="32" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8" nm="getZExtValue" point="1">
<n32 lb="403" cb="19" le="403" ce="30">
<n8 lb="403" cb="19" le="403" ce="30" >
<temp/>
<mce lb="403" cb="19" le="403" ce="30" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa">
<exp pvirg="true"/>
<mex lb="403" cb="19" le="403" ce="23" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa" nm="lshr" point="1">
<drx lb="403" cb="19" kind="lvalue" nm="Imm"/>
</mex>
<n32 lb="403" cb="28">
<n45 lb="403" cb="28">
<flit/>
</n45>
</n32>
</mce>
</n8>
</n32>
</mex>
</mce>
<n32 lb="403" cb="49">
<n45 lb="403" cb="49">
<flit/>
</n45>
</n32>
</xop>
</n37>
</Var>
</dst>
<dst lb="404" cb="3" le="404" ce="61">
<exp pvirg="true"/>
<Var nm="Exp" value="true">
<Tdef>
<bt name="long long"/>
</Tdef>
<n37 lb="404" cb="17" le="404" ce="57">
<xop lb="404" cb="17" le="404" ce="57" kind="-">
<n46 lb="404" cb="17" le="404" ce="53">
<exp pvirg="true"/>
<xop lb="404" cb="18" le="404" ce="48" kind="&amp;">
<mce lb="404" cb="18" le="404" ce="44" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_d200635ee308672a9f6cb04b59c28553">
<exp pvirg="true"/>
<mex lb="404" cb="18" le="404" ce="31" id="e95951b9be40a3c73dafff57072950c0_d200635ee308672a9f6cb04b59c28553" nm="getSExtValue" point="1">
<n32 lb="404" cb="18" le="404" ce="29">
<n8 lb="404" cb="18" le="404" ce="29" >
<temp/>
<mce lb="404" cb="18" le="404" ce="29" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa">
<exp pvirg="true"/>
<mex lb="404" cb="18" le="404" ce="22" id="e95951b9be40a3c73dafff57072950c0_8945e4767f3dec23560b3fc7718643aa" nm="lshr" point="1">
<drx lb="404" cb="18" kind="lvalue" nm="Imm"/>
</mex>
<n32 lb="404" cb="27">
<n45 lb="404" cb="27">
<flit/>
</n45>
</n32>
</mce>
</n8>
</n32>
</mex>
</mce>
<n32 lb="404" cb="48">
<n45 lb="404" cb="48">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="404" cb="57">
<n45 lb="404" cb="57">
<flit/>
</n45>
</n32>
</xop>
</n37>
</Var>
</dst>
<dst lb="405" cb="3" le="405" ce="62">
<exp pvirg="true"/>
<Var nm="Mantissa" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="405" cb="23" le="405" ce="44" kind="&amp;">
<mce lb="405" cb="23" le="405" ce="40" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8">
<exp pvirg="true"/>
<mex lb="405" cb="23" le="405" ce="27" id="e95951b9be40a3c73dafff57072950c0_9a08c48b2ff377018f52c79433297ba8" nm="getZExtValue" point="1">
<drx lb="405" cb="23" kind="lvalue" nm="Imm"/>
</mex>
</mce>
<n45 lb="405" cb="44"/>
</xop>
</Var>
</dst>
<if lb="409" cb="3" le="410" ce="13">
<n32 lb="409" cb="7" le="409" ce="18">
<xop lb="409" cb="7" le="409" ce="18" kind="&amp;">
<n32 lb="409" cb="7">
<drx lb="409" cb="7" kind="lvalue" nm="Mantissa"/>
</n32>
<n45 lb="409" cb="18"/>
</xop>
</n32>
<rx lb="410" cb="5" le="410" ce="13" pvirg="true">
<uo lb="410" cb="12" le="410" ce="13" kind="-">
<n45 lb="410" cb="13"/>
</uo>
</rx>
</if>
<cao lb="411" cb="3" le="411" ce="16" kind="&gt;&gt;=">
<drx lb="411" cb="3" kind="lvalue" nm="Mantissa"/>
<n45 lb="411" cb="16">
<flit/>
</n45>
</cao>
<if lb="412" cb="3" le="413" ce="13">
<xop lb="412" cb="7" le="412" ce="27" kind="!=">
<n46 lb="412" cb="7" le="412" ce="22">
<exp pvirg="true"/>
<xop lb="412" cb="8" le="412" ce="19" kind="&amp;">
<n32 lb="412" cb="8">
<drx lb="412" cb="8" kind="lvalue" nm="Mantissa"/>
</n32>
<n32 lb="412" cb="19">
<n45 lb="412" cb="19">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="412" cb="27">
<drx lb="412" cb="27" kind="lvalue" nm="Mantissa"/>
</n32>
</xop>
<rx lb="413" cb="5" le="413" ce="13" pvirg="true">
<uo lb="413" cb="12" le="413" ce="13" kind="-">
<n45 lb="413" cb="13"/>
</uo>
</rx>
</if>
<if lb="416" cb="3" le="417" ce="13">
<xop lb="416" cb="7" le="416" ce="25" kind="||">
<xop lb="416" cb="7" le="416" ce="14" kind="&lt;">
<n32 lb="416" cb="7">
<drx lb="416" cb="7" kind="lvalue" nm="Exp"/>
</n32>
<n32 lb="416" cb="13" le="416" ce="14">
<uo lb="416" cb="13" le="416" ce="14" kind="-">
<n45 lb="416" cb="14">
<flit/>
</n45>
</uo>
</n32>
</xop>
<xop lb="416" cb="19" le="416" ce="25" kind="&gt;">
<n32 lb="416" cb="19">
<drx lb="416" cb="19" kind="lvalue" nm="Exp"/>
</n32>
<n32 lb="416" cb="25">
<n45 lb="416" cb="25">
<flit/>
</n45>
</n32>
</xop>
</xop>
<rx lb="417" cb="5" le="417" ce="13" pvirg="true">
<uo lb="417" cb="12" le="417" ce="13" kind="-">
<n45 lb="417" cb="13"/>
</uo>
</rx>
</if>
<xop lb="418" cb="3" le="418" ce="27" kind="=">
<drx lb="418" cb="3" kind="lvalue" nm="Exp"/>
<xop lb="418" cb="9" le="418" ce="27" kind="^">
<n46 lb="418" cb="9" le="418" ce="23">
<exp pvirg="true"/>
<xop lb="418" cb="10" le="418" ce="20" kind="&amp;">
<n46 lb="418" cb="10" le="418" ce="16">
<exp pvirg="true"/>
<xop lb="418" cb="11" le="418" ce="15" kind="+">
<n32 lb="418" cb="11">
<drx lb="418" cb="11" kind="lvalue" nm="Exp"/>
</n32>
<n32 lb="418" cb="15">
<n45 lb="418" cb="15"/>
</n32>
</xop>
</n46>
<n32 lb="418" cb="20">
<n45 lb="418" cb="20">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="418" cb="27">
<n45 lb="418" cb="27"/>
</n32>
</xop>
</xop>
<rx lb="420" cb="3" le="420" ce="42" pvirg="true">
<n32 lb="420" cb="10" le="420" ce="42">
<xop lb="420" cb="10" le="420" ce="42" kind="|">
<n32 lb="420" cb="10" le="420" ce="38">
<xop lb="420" cb="10" le="420" ce="38" kind="|">
<n32 lb="420" cb="10" le="420" ce="25">
<n46 lb="420" cb="10" le="420" ce="25">
<exp pvirg="true"/>
<xop lb="420" cb="11" le="420" ce="24" kind="&lt;&lt;">
<ocast lb="420" cb="11" le="420" ce="16">
<bt name="int"/>
<n32 lb="420" cb="16">
<n32 lb="420" cb="16">
<drx lb="420" cb="16" kind="lvalue" nm="Sign"/>
</n32>
</n32>
</ocast>
<n45 lb="420" cb="24"/>
</xop>
</n46>
</n32>
<n46 lb="420" cb="29" le="420" ce="38">
<exp pvirg="true"/>
<xop lb="420" cb="30" le="420" ce="37" kind="&lt;&lt;">
<n32 lb="420" cb="30">
<drx lb="420" cb="30" kind="lvalue" nm="Exp"/>
</n32>
<n45 lb="420" cb="37"/>
</xop>
</n46>
</xop>
</n32>
<n32 lb="420" cb="42">
<drx lb="420" cb="42" kind="lvalue" nm="Mantissa"/>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="getFP64Imm" id="864223d452b25e8af751853e029bbe7d_be27885c5b9a0babb9896213075fef05" file="3" linestart="423" lineend="425" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="FPImm" proto="const llvm::APFloat &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="0051a45499e0e6e8d80665ff0314a364_e78ac341d4148264586019a72f35d715"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="423" cb="52" le="425" ce="1">
<rx lb="424" cb="3" le="424" ce="43" pvirg="true">
<n37 lb="424" cb="10" le="424" ce="43">
<ce lb="424" cb="10" le="424" ce="43" nbparm="1" id="864223d452b25e8af751853e029bbe7d_c527d70b4a2ec0192a5a6c88d5215b4f">
<exp pvirg="true"/>
<n32 lb="424" cb="10">
<drx lb="424" cb="10" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_c527d70b4a2ec0192a5a6c88d5215b4f" nm="getFP64Imm"/>
</n32>
<mte lb="424" cb="21" le="424" ce="42">
<exp pvirg="true"/>
<n32 lb="424" cb="21" le="424" ce="42">
<n8 lb="424" cb="21" le="424" ce="42" >
<temp/>
<mce lb="424" cb="21" le="424" ce="42" nbparm="0" id="0051a45499e0e6e8d80665ff0314a364_1d581862bcfc12b7c3d80e61fdb730fd">
<exp pvirg="true"/>
<mex lb="424" cb="21" le="424" ce="27" id="0051a45499e0e6e8d80665ff0314a364_1d581862bcfc12b7c3d80e61fdb730fd" nm="bitcastToAPInt" point="1">
<drx lb="424" cb="21" kind="lvalue" nm="FPImm"/>
</mex>
</mce>
</n8>
</n32>
</mte>
</ce>
</n37>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType1" id="864223d452b25e8af751853e029bbe7d_f10ea3596d2e97b2d17c2c1966d5032c" file="3" linestart="432" lineend="435" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="432" cb="55" le="435" ce="1">
<rx lb="433" cb="3" le="434" ce="45" pvirg="true">
<xop lb="433" cb="10" le="434" ce="45" kind="&amp;&amp;">
<n46 lb="433" cb="10" le="433" ce="47">
<exp pvirg="true"/>
<xop lb="433" cb="11" le="433" ce="46" kind="==">
<n46 lb="433" cb="11" le="433" ce="21">
<exp pvirg="true"/>
<xop lb="433" cb="12" le="433" ce="19" kind="&gt;&gt;">
<n32 lb="433" cb="12">
<drx lb="433" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="433" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="433" cb="26" le="433" ce="46">
<exp pvirg="true"/>
<xop lb="433" cb="27" le="433" ce="33" kind="&amp;">
<n32 lb="433" cb="27">
<drx lb="433" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="433" cb="33"/>
</xop>
</n46>
</xop>
</n46>
<n46 lb="434" cb="10" le="434" ce="45">
<exp pvirg="true"/>
<xop lb="434" cb="11" le="434" ce="44" kind="==">
<n46 lb="434" cb="11" le="434" ce="39">
<exp pvirg="true"/>
<xop lb="434" cb="12" le="434" ce="18" kind="&amp;">
<n32 lb="434" cb="12">
<drx lb="434" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="434" cb="18"/>
</xop>
</n46>
<n32 lb="434" cb="44">
<n45 lb="434" cb="44">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType1" id="864223d452b25e8af751853e029bbe7d_ce0d43a55ac9a19e0848c100595d58f3" file="3" linestart="437" lineend="439" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="437" cb="62" le="439" ce="1">
<rx lb="438" cb="3" le="438" ce="24" pvirg="true">
<n32 lb="438" cb="10" le="438" ce="24">
<n46 lb="438" cb="10" le="438" ce="24">
<exp pvirg="true"/>
<xop lb="438" cb="11" le="438" ce="17" kind="&amp;">
<n32 lb="438" cb="11">
<drx lb="438" cb="11" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="438" cb="17">
<flit/>
</n45>
</xop>
</n46>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType1" id="864223d452b25e8af751853e029bbe7d_63dee589283c2c8bd2e624eec7247a56" file="3" linestart="441" lineend="444" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="441" cb="62" le="444" ce="1">
<dst lb="442" cb="3" le="442" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="442" cb="21">
<n32 lb="442" cb="21">
<drx lb="442" cb="21" kind="lvalue" nm="Imm"/>
</n32>
</n32>
</Var>
</dst>
<rx lb="443" cb="3" le="443" ce="27" pvirg="true">
<xop lb="443" cb="10" le="443" ce="27" kind="|">
<n46 lb="443" cb="10" le="443" ce="23">
<exp pvirg="true"/>
<xop lb="443" cb="11" le="443" ce="21" kind="&lt;&lt;">
<n32 lb="443" cb="11">
<drx lb="443" cb="11" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="443" cb="21">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="443" cb="27">
<drx lb="443" cb="27" kind="lvalue" nm="EncVal"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType2" id="864223d452b25e8af751853e029bbe7d_c8a1ffd1b76654f0d73e36e7022dd64c" file="3" linestart="447" lineend="450" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="447" cb="55" le="450" ce="1">
<rx lb="448" cb="3" le="449" ce="45" pvirg="true">
<xop lb="448" cb="10" le="449" ce="45" kind="&amp;&amp;">
<n46 lb="448" cb="10" le="448" ce="47">
<exp pvirg="true"/>
<xop lb="448" cb="11" le="448" ce="46" kind="==">
<n46 lb="448" cb="11" le="448" ce="21">
<exp pvirg="true"/>
<xop lb="448" cb="12" le="448" ce="19" kind="&gt;&gt;">
<n32 lb="448" cb="12">
<drx lb="448" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="448" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="448" cb="26" le="448" ce="46">
<exp pvirg="true"/>
<xop lb="448" cb="27" le="448" ce="33" kind="&amp;">
<n32 lb="448" cb="27">
<drx lb="448" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="448" cb="33"/>
</xop>
</n46>
</xop>
</n46>
<n46 lb="449" cb="10" le="449" ce="45">
<exp pvirg="true"/>
<xop lb="449" cb="11" le="449" ce="44" kind="==">
<n46 lb="449" cb="11" le="449" ce="39">
<exp pvirg="true"/>
<xop lb="449" cb="12" le="449" ce="18" kind="&amp;">
<n32 lb="449" cb="12">
<drx lb="449" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="449" cb="18"/>
</xop>
</n46>
<n32 lb="449" cb="44">
<n45 lb="449" cb="44">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType2" id="864223d452b25e8af751853e029bbe7d_057a5f6adf6a469b266b1fec5a88869f" file="3" linestart="452" lineend="454" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="452" cb="62" le="454" ce="1">
<rx lb="453" cb="3" le="453" ce="31" pvirg="true">
<n32 lb="453" cb="10" le="453" ce="31">
<xop lb="453" cb="10" le="453" ce="31" kind="&gt;&gt;">
<n46 lb="453" cb="10" le="453" ce="26">
<exp pvirg="true"/>
<xop lb="453" cb="11" le="453" ce="17" kind="&amp;">
<n32 lb="453" cb="11">
<drx lb="453" cb="11" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="453" cb="17">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="453" cb="31">
<flit/>
</n45>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType2" id="864223d452b25e8af751853e029bbe7d_92b8f86e1fa3d5938fab406e2a3fc88c" file="3" linestart="456" lineend="459" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="456" cb="62" le="459" ce="1">
<dst lb="457" cb="3" le="457" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="457" cb="21">
<n32 lb="457" cb="21">
<drx lb="457" cb="21" kind="lvalue" nm="Imm"/>
</n32>
</n32>
</Var>
</dst>
<rx lb="458" cb="3" le="458" ce="39" pvirg="true">
<xop lb="458" cb="10" le="458" ce="39" kind="|">
<n46 lb="458" cb="10" le="458" ce="23">
<exp pvirg="true"/>
<xop lb="458" cb="11" le="458" ce="21" kind="&lt;&lt;">
<n32 lb="458" cb="11">
<drx lb="458" cb="11" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="458" cb="21">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="458" cb="27" le="458" ce="39">
<exp pvirg="true"/>
<xop lb="458" cb="28" le="458" ce="38" kind="&lt;&lt;">
<n32 lb="458" cb="28">
<drx lb="458" cb="28" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="458" cb="38">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType3" id="864223d452b25e8af751853e029bbe7d_914bb237773f9999c992a0331cef06f9" file="3" linestart="462" lineend="465" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="462" cb="55" le="465" ce="1">
<rx lb="463" cb="3" le="464" ce="45" pvirg="true">
<xop lb="463" cb="10" le="464" ce="45" kind="&amp;&amp;">
<n46 lb="463" cb="10" le="463" ce="47">
<exp pvirg="true"/>
<xop lb="463" cb="11" le="463" ce="46" kind="==">
<n46 lb="463" cb="11" le="463" ce="21">
<exp pvirg="true"/>
<xop lb="463" cb="12" le="463" ce="19" kind="&gt;&gt;">
<n32 lb="463" cb="12">
<drx lb="463" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="463" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="463" cb="26" le="463" ce="46">
<exp pvirg="true"/>
<xop lb="463" cb="27" le="463" ce="33" kind="&amp;">
<n32 lb="463" cb="27">
<drx lb="463" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="463" cb="33"/>
</xop>
</n46>
</xop>
</n46>
<n46 lb="464" cb="10" le="464" ce="45">
<exp pvirg="true"/>
<xop lb="464" cb="11" le="464" ce="44" kind="==">
<n46 lb="464" cb="11" le="464" ce="39">
<exp pvirg="true"/>
<xop lb="464" cb="12" le="464" ce="18" kind="&amp;">
<n32 lb="464" cb="12">
<drx lb="464" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="464" cb="18">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="464" cb="44">
<n45 lb="464" cb="44">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType3" id="864223d452b25e8af751853e029bbe7d_5654bf23e8dbe02a54755840a1c3bee5" file="3" linestart="467" lineend="469" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="467" cb="62" le="469" ce="1">
<rx lb="468" cb="3" le="468" ce="33" pvirg="true">
<n32 lb="468" cb="10" le="468" ce="33">
<xop lb="468" cb="10" le="468" ce="33" kind="&gt;&gt;">
<n46 lb="468" cb="10" le="468" ce="28">
<exp pvirg="true"/>
<xop lb="468" cb="11" le="468" ce="17" kind="&amp;">
<n32 lb="468" cb="11">
<drx lb="468" cb="11" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="468" cb="17">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="468" cb="33">
<flit/>
</n45>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType3" id="864223d452b25e8af751853e029bbe7d_f25b67234e94508057d12e475956d99b" file="3" linestart="471" lineend="474" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="471" cb="62" le="474" ce="1">
<dst lb="472" cb="3" le="472" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="472" cb="21">
<n32 lb="472" cb="21">
<drx lb="472" cb="21" kind="lvalue" nm="Imm"/>
</n32>
</n32>
</Var>
</dst>
<rx lb="473" cb="3" le="473" ce="40" pvirg="true">
<xop lb="473" cb="10" le="473" ce="40" kind="|">
<n46 lb="473" cb="10" le="473" ce="23">
<exp pvirg="true"/>
<xop lb="473" cb="11" le="473" ce="21" kind="&lt;&lt;">
<n32 lb="473" cb="11">
<drx lb="473" cb="11" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="473" cb="21">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="473" cb="27" le="473" ce="40">
<exp pvirg="true"/>
<xop lb="473" cb="28" le="473" ce="38" kind="&lt;&lt;">
<n32 lb="473" cb="28">
<drx lb="473" cb="28" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="473" cb="38">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType4" id="864223d452b25e8af751853e029bbe7d_3500d541d4095c574079221470fbccfd" file="3" linestart="477" lineend="480" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="477" cb="55" le="480" ce="1">
<rx lb="478" cb="3" le="479" ce="45" pvirg="true">
<xop lb="478" cb="10" le="479" ce="45" kind="&amp;&amp;">
<n46 lb="478" cb="10" le="478" ce="47">
<exp pvirg="true"/>
<xop lb="478" cb="11" le="478" ce="46" kind="==">
<n46 lb="478" cb="11" le="478" ce="21">
<exp pvirg="true"/>
<xop lb="478" cb="12" le="478" ce="19" kind="&gt;&gt;">
<n32 lb="478" cb="12">
<drx lb="478" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="478" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="478" cb="26" le="478" ce="46">
<exp pvirg="true"/>
<xop lb="478" cb="27" le="478" ce="33" kind="&amp;">
<n32 lb="478" cb="27">
<drx lb="478" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="478" cb="33"/>
</xop>
</n46>
</xop>
</n46>
<n46 lb="479" cb="10" le="479" ce="45">
<exp pvirg="true"/>
<xop lb="479" cb="11" le="479" ce="44" kind="==">
<n46 lb="479" cb="11" le="479" ce="39">
<exp pvirg="true"/>
<xop lb="479" cb="12" le="479" ce="18" kind="&amp;">
<n32 lb="479" cb="12">
<drx lb="479" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="479" cb="18">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="479" cb="44">
<n45 lb="479" cb="44">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType4" id="864223d452b25e8af751853e029bbe7d_90f9338db41db4f7f87cfa250495a4bb" file="3" linestart="482" lineend="484" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="482" cb="62" le="484" ce="1">
<rx lb="483" cb="3" le="483" ce="35" pvirg="true">
<n32 lb="483" cb="10" le="483" ce="35">
<xop lb="483" cb="10" le="483" ce="35" kind="&gt;&gt;">
<n46 lb="483" cb="10" le="483" ce="30">
<exp pvirg="true"/>
<xop lb="483" cb="11" le="483" ce="17" kind="&amp;">
<n32 lb="483" cb="11">
<drx lb="483" cb="11" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="483" cb="17">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="483" cb="35">
<flit/>
</n45>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType4" id="864223d452b25e8af751853e029bbe7d_f6507cb8a9e6c897d7f7d17c71a98f22" file="3" linestart="486" lineend="489" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="486" cb="62" le="489" ce="1">
<dst lb="487" cb="3" le="487" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="487" cb="21">
<n32 lb="487" cb="21">
<drx lb="487" cb="21" kind="lvalue" nm="Imm"/>
</n32>
</n32>
</Var>
</dst>
<rx lb="488" cb="3" le="488" ce="40" pvirg="true">
<xop lb="488" cb="10" le="488" ce="40" kind="|">
<n46 lb="488" cb="10" le="488" ce="23">
<exp pvirg="true"/>
<xop lb="488" cb="11" le="488" ce="21" kind="&lt;&lt;">
<n32 lb="488" cb="11">
<drx lb="488" cb="11" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="488" cb="21">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="488" cb="27" le="488" ce="40">
<exp pvirg="true"/>
<xop lb="488" cb="28" le="488" ce="38" kind="&lt;&lt;">
<n32 lb="488" cb="28">
<drx lb="488" cb="28" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="488" cb="38">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType5" id="864223d452b25e8af751853e029bbe7d_823bf26bdb53eafa3a1cf53b0726fdaf" file="3" linestart="492" lineend="496" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="492" cb="55" le="496" ce="1">
<rx lb="493" cb="3" le="495" ce="45" pvirg="true">
<xop lb="493" cb="10" le="495" ce="45" kind="&amp;&amp;">
<xop lb="493" cb="10" le="494" ce="65" kind="&amp;&amp;">
<n46 lb="493" cb="10" le="493" ce="47">
<exp pvirg="true"/>
<xop lb="493" cb="11" le="493" ce="46" kind="==">
<n46 lb="493" cb="11" le="493" ce="21">
<exp pvirg="true"/>
<xop lb="493" cb="12" le="493" ce="19" kind="&gt;&gt;">
<n32 lb="493" cb="12">
<drx lb="493" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="493" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="493" cb="26" le="493" ce="46">
<exp pvirg="true"/>
<xop lb="493" cb="27" le="493" ce="33" kind="&amp;">
<n32 lb="493" cb="27">
<drx lb="493" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="493" cb="33"/>
</xop>
</n46>
</xop>
</n46>
<n46 lb="494" cb="10" le="494" ce="65">
<exp pvirg="true"/>
<xop lb="494" cb="11" le="494" ce="64" kind="==">
<n46 lb="494" cb="11" le="494" ce="39">
<exp pvirg="true"/>
<xop lb="494" cb="12" le="494" ce="37" kind="&gt;&gt;">
<n46 lb="494" cb="12" le="494" ce="32">
<exp pvirg="true"/>
<xop lb="494" cb="13" le="494" ce="19" kind="&amp;">
<n32 lb="494" cb="13">
<drx lb="494" cb="13" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="494" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="494" cb="37">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="494" cb="44" le="494" ce="64">
<exp pvirg="true"/>
<xop lb="494" cb="45" le="494" ce="51" kind="&amp;">
<n32 lb="494" cb="45">
<drx lb="494" cb="45" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="494" cb="51">
<flit/>
</n45>
</xop>
</n46>
</xop>
</n46>
</xop>
<n46 lb="495" cb="10" le="495" ce="45">
<exp pvirg="true"/>
<xop lb="495" cb="11" le="495" ce="44" kind="==">
<n46 lb="495" cb="11" le="495" ce="39">
<exp pvirg="true"/>
<xop lb="495" cb="12" le="495" ce="18" kind="&amp;">
<n32 lb="495" cb="12">
<drx lb="495" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="495" cb="18">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="495" cb="44">
<n45 lb="495" cb="44">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType5" id="864223d452b25e8af751853e029bbe7d_49d35087c86e250311b6a1bd6d089e60" file="3" linestart="498" lineend="500" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="498" cb="62" le="500" ce="1">
<rx lb="499" cb="3" le="499" ce="24" pvirg="true">
<n32 lb="499" cb="10" le="499" ce="24">
<n46 lb="499" cb="10" le="499" ce="24">
<exp pvirg="true"/>
<xop lb="499" cb="11" le="499" ce="17" kind="&amp;">
<n32 lb="499" cb="11">
<drx lb="499" cb="11" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="499" cb="17">
<flit/>
</n45>
</xop>
</n46>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType5" id="864223d452b25e8af751853e029bbe7d_b37c4ec526d2bf55a4ac6f4837c438e7" file="3" linestart="502" lineend="505" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="502" cb="62" le="505" ce="1">
<dst lb="503" cb="3" le="503" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="503" cb="21">
<n32 lb="503" cb="21">
<drx lb="503" cb="21" kind="lvalue" nm="Imm"/>
</n32>
</n32>
</Var>
</dst>
<rx lb="504" cb="3" le="504" ce="61" pvirg="true">
<xop lb="504" cb="10" le="504" ce="61" kind="|">
<xop lb="504" cb="10" le="504" ce="57" kind="|">
<xop lb="504" cb="10" le="504" ce="40" kind="|">
<n46 lb="504" cb="10" le="504" ce="23">
<exp pvirg="true"/>
<xop lb="504" cb="11" le="504" ce="21" kind="&lt;&lt;">
<n32 lb="504" cb="11">
<drx lb="504" cb="11" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="504" cb="21">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="504" cb="27" le="504" ce="40">
<exp pvirg="true"/>
<xop lb="504" cb="28" le="504" ce="38" kind="&lt;&lt;">
<n32 lb="504" cb="28">
<drx lb="504" cb="28" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="504" cb="38">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n46 lb="504" cb="44" le="504" ce="57">
<exp pvirg="true"/>
<xop lb="504" cb="45" le="504" ce="55" kind="&lt;&lt;">
<n32 lb="504" cb="45">
<drx lb="504" cb="45" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="504" cb="55">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n32 lb="504" cb="61">
<drx lb="504" cb="61" kind="lvalue" nm="EncVal"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType6" id="864223d452b25e8af751853e029bbe7d_e7753fa186878005d417a57cbdf5bcf7" file="3" linestart="508" lineend="512" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="508" cb="55" le="512" ce="1">
<rx lb="509" cb="3" le="511" ce="45" pvirg="true">
<xop lb="509" cb="10" le="511" ce="45" kind="&amp;&amp;">
<xop lb="509" cb="10" le="510" ce="65" kind="&amp;&amp;">
<n46 lb="509" cb="10" le="509" ce="47">
<exp pvirg="true"/>
<xop lb="509" cb="11" le="509" ce="46" kind="==">
<n46 lb="509" cb="11" le="509" ce="21">
<exp pvirg="true"/>
<xop lb="509" cb="12" le="509" ce="19" kind="&gt;&gt;">
<n32 lb="509" cb="12">
<drx lb="509" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="509" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="509" cb="26" le="509" ce="46">
<exp pvirg="true"/>
<xop lb="509" cb="27" le="509" ce="33" kind="&amp;">
<n32 lb="509" cb="27">
<drx lb="509" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="509" cb="33"/>
</xop>
</n46>
</xop>
</n46>
<n46 lb="510" cb="10" le="510" ce="65">
<exp pvirg="true"/>
<xop lb="510" cb="11" le="510" ce="64" kind="==">
<n46 lb="510" cb="11" le="510" ce="39">
<exp pvirg="true"/>
<xop lb="510" cb="12" le="510" ce="37" kind="&gt;&gt;">
<n46 lb="510" cb="12" le="510" ce="32">
<exp pvirg="true"/>
<xop lb="510" cb="13" le="510" ce="19" kind="&amp;">
<n32 lb="510" cb="13">
<drx lb="510" cb="13" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="510" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="510" cb="37">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="510" cb="44" le="510" ce="64">
<exp pvirg="true"/>
<xop lb="510" cb="45" le="510" ce="51" kind="&amp;">
<n32 lb="510" cb="45">
<drx lb="510" cb="45" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="510" cb="51">
<flit/>
</n45>
</xop>
</n46>
</xop>
</n46>
</xop>
<n46 lb="511" cb="10" le="511" ce="45">
<exp pvirg="true"/>
<xop lb="511" cb="11" le="511" ce="44" kind="==">
<n46 lb="511" cb="11" le="511" ce="39">
<exp pvirg="true"/>
<xop lb="511" cb="12" le="511" ce="18" kind="&amp;">
<n32 lb="511" cb="12">
<drx lb="511" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="511" cb="18">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="511" cb="44">
<n45 lb="511" cb="44">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType6" id="864223d452b25e8af751853e029bbe7d_9ce9f53b9e850a4c3b8a141dcf9d390c" file="3" linestart="514" lineend="516" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="514" cb="62" le="516" ce="1">
<rx lb="515" cb="3" le="515" ce="31" pvirg="true">
<n32 lb="515" cb="10" le="515" ce="31">
<xop lb="515" cb="10" le="515" ce="31" kind="&gt;&gt;">
<n46 lb="515" cb="10" le="515" ce="26">
<exp pvirg="true"/>
<xop lb="515" cb="11" le="515" ce="17" kind="&amp;">
<n32 lb="515" cb="11">
<drx lb="515" cb="11" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="515" cb="17">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="515" cb="31">
<flit/>
</n45>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType6" id="864223d452b25e8af751853e029bbe7d_c44739a55aab1ae6861d393aca7b1253" file="3" linestart="518" lineend="521" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="518" cb="62" le="521" ce="1">
<dst lb="519" cb="3" le="519" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="519" cb="21">
<n32 lb="519" cb="21">
<drx lb="519" cb="21" kind="lvalue" nm="Imm"/>
</n32>
</n32>
</Var>
</dst>
<rx lb="520" cb="3" le="520" ce="73" pvirg="true">
<xop lb="520" cb="10" le="520" ce="73" kind="|">
<xop lb="520" cb="10" le="520" ce="57" kind="|">
<xop lb="520" cb="10" le="520" ce="40" kind="|">
<n46 lb="520" cb="10" le="520" ce="23">
<exp pvirg="true"/>
<xop lb="520" cb="11" le="520" ce="21" kind="&lt;&lt;">
<n32 lb="520" cb="11">
<drx lb="520" cb="11" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="520" cb="21">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="520" cb="27" le="520" ce="40">
<exp pvirg="true"/>
<xop lb="520" cb="28" le="520" ce="38" kind="&lt;&lt;">
<n32 lb="520" cb="28">
<drx lb="520" cb="28" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="520" cb="38">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n46 lb="520" cb="44" le="520" ce="57">
<exp pvirg="true"/>
<xop lb="520" cb="45" le="520" ce="55" kind="&lt;&lt;">
<n32 lb="520" cb="45">
<drx lb="520" cb="45" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="520" cb="55">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n46 lb="520" cb="61" le="520" ce="73">
<exp pvirg="true"/>
<xop lb="520" cb="62" le="520" ce="72" kind="&lt;&lt;">
<n32 lb="520" cb="62">
<drx lb="520" cb="62" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="520" cb="72">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType7" id="864223d452b25e8af751853e029bbe7d_b363c9ceb930f4c3ea304a5dd7902d36" file="3" linestart="524" lineend="527" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="524" cb="55" le="527" ce="1">
<rx lb="525" cb="3" le="526" ce="65" pvirg="true">
<xop lb="525" cb="10" le="526" ce="65" kind="&amp;&amp;">
<n46 lb="525" cb="10" le="525" ce="47">
<exp pvirg="true"/>
<xop lb="525" cb="11" le="525" ce="46" kind="==">
<n46 lb="525" cb="11" le="525" ce="21">
<exp pvirg="true"/>
<xop lb="525" cb="12" le="525" ce="19" kind="&gt;&gt;">
<n32 lb="525" cb="12">
<drx lb="525" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="525" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="525" cb="26" le="525" ce="46">
<exp pvirg="true"/>
<xop lb="525" cb="27" le="525" ce="33" kind="&amp;">
<n32 lb="525" cb="27">
<drx lb="525" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="525" cb="33"/>
</xop>
</n46>
</xop>
</n46>
<n46 lb="526" cb="10" le="526" ce="65">
<exp pvirg="true"/>
<xop lb="526" cb="11" le="526" ce="44" kind="==">
<n46 lb="526" cb="11" le="526" ce="39">
<exp pvirg="true"/>
<xop lb="526" cb="12" le="526" ce="18" kind="&amp;">
<n32 lb="526" cb="12">
<drx lb="526" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="526" cb="18"/>
</xop>
</n46>
<n45 lb="526" cb="44">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType7" id="864223d452b25e8af751853e029bbe7d_5f3a786a8fe4c7952e6df1a56295fea9" file="3" linestart="529" lineend="531" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="529" cb="62" le="531" ce="1">
<rx lb="530" cb="3" le="530" ce="31" pvirg="true">
<n32 lb="530" cb="10" le="530" ce="31">
<xop lb="530" cb="10" le="530" ce="31" kind="&gt;&gt;">
<n46 lb="530" cb="10" le="530" ce="26">
<exp pvirg="true"/>
<xop lb="530" cb="11" le="530" ce="17" kind="&amp;">
<n32 lb="530" cb="11">
<drx lb="530" cb="11" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="530" cb="17">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="530" cb="31">
<flit/>
</n45>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType7" id="864223d452b25e8af751853e029bbe7d_93735b9a14d4c3241ba616c881c1a01a" file="3" linestart="533" lineend="536" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="533" cb="62" le="536" ce="1">
<dst lb="534" cb="3" le="534" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="534" cb="21">
<n32 lb="534" cb="21">
<drx lb="534" cb="21" kind="lvalue" nm="Imm"/>
</n32>
</n32>
</Var>
</dst>
<rx lb="535" cb="3" le="535" ce="43" pvirg="true">
<xop lb="535" cb="10" le="535" ce="43" kind="|">
<xop lb="535" cb="10" le="535" ce="39" kind="|">
<n46 lb="535" cb="10" le="535" ce="23">
<exp pvirg="true"/>
<xop lb="535" cb="11" le="535" ce="21" kind="&lt;&lt;">
<n32 lb="535" cb="11">
<drx lb="535" cb="11" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="535" cb="21">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="535" cb="27" le="535" ce="39">
<exp pvirg="true"/>
<xop lb="535" cb="28" le="535" ce="38" kind="&lt;&lt;">
<n32 lb="535" cb="28">
<drx lb="535" cb="28" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="535" cb="38">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n45 lb="535" cb="43">
<flit/>
</n45>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType8" id="864223d452b25e8af751853e029bbe7d_0b7eb80cbfc0cf5a999ee43a34070394" file="3" linestart="539" lineend="542" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="539" cb="55" le="542" ce="1">
<rx lb="540" cb="3" le="541" ce="65" pvirg="true">
<xop lb="540" cb="10" le="541" ce="65" kind="&amp;&amp;">
<n46 lb="540" cb="10" le="540" ce="47">
<exp pvirg="true"/>
<xop lb="540" cb="11" le="540" ce="46" kind="==">
<n46 lb="540" cb="11" le="540" ce="21">
<exp pvirg="true"/>
<xop lb="540" cb="12" le="540" ce="19" kind="&gt;&gt;">
<n32 lb="540" cb="12">
<drx lb="540" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="540" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="540" cb="26" le="540" ce="46">
<exp pvirg="true"/>
<xop lb="540" cb="27" le="540" ce="33" kind="&amp;">
<n32 lb="540" cb="27">
<drx lb="540" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="540" cb="33"/>
</xop>
</n46>
</xop>
</n46>
<n46 lb="541" cb="10" le="541" ce="65">
<exp pvirg="true"/>
<xop lb="541" cb="11" le="541" ce="44" kind="==">
<n46 lb="541" cb="11" le="541" ce="39">
<exp pvirg="true"/>
<xop lb="541" cb="12" le="541" ce="18" kind="&amp;">
<n32 lb="541" cb="12">
<drx lb="541" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="541" cb="18">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="541" cb="44">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType8" id="864223d452b25e8af751853e029bbe7d_e3018daae9d845a185a9411f147f3910" file="3" linestart="544" lineend="547" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="544" cb="62" le="547" ce="1">
<dst lb="545" cb="3" le="545" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="545" cb="21">
<n32 lb="545" cb="21">
<drx lb="545" cb="21" kind="lvalue" nm="Imm"/>
</n32>
</n32>
</Var>
</dst>
<rx lb="546" cb="3" le="546" ce="44" pvirg="true">
<xop lb="546" cb="10" le="546" ce="44" kind="|">
<xop lb="546" cb="10" le="546" ce="40" kind="|">
<n46 lb="546" cb="10" le="546" ce="23">
<exp pvirg="true"/>
<xop lb="546" cb="11" le="546" ce="21" kind="&lt;&lt;">
<n32 lb="546" cb="11">
<drx lb="546" cb="11" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="546" cb="21">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="546" cb="27" le="546" ce="40">
<exp pvirg="true"/>
<xop lb="546" cb="28" le="546" ce="38" kind="&lt;&lt;">
<n32 lb="546" cb="28">
<drx lb="546" cb="28" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="546" cb="38">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n45 lb="546" cb="44">
<flit/>
</n45>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType8" id="864223d452b25e8af751853e029bbe7d_5be1704e0c8ea55b3c31761afcb3a78c" file="3" linestart="549" lineend="551" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="549" cb="62" le="551" ce="1">
<rx lb="550" cb="3" le="550" ce="35" pvirg="true">
<n32 lb="550" cb="10" le="550" ce="35">
<xop lb="550" cb="10" le="550" ce="35" kind="&gt;&gt;">
<n46 lb="550" cb="10" le="550" ce="30">
<exp pvirg="true"/>
<xop lb="550" cb="11" le="550" ce="17" kind="&amp;">
<n32 lb="550" cb="11">
<drx lb="550" cb="11" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="550" cb="17">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="550" cb="35">
<flit/>
</n45>
</xop>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType9" id="864223d452b25e8af751853e029bbe7d_a5bd5ca1bb2e5a2998905ca6eec3a77a" file="3" linestart="554" lineend="558" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="554" cb="55" le="558" ce="1">
<rx lb="555" cb="3" le="557" ce="47" pvirg="true">
<xop lb="555" cb="10" le="557" ce="47" kind="&amp;&amp;">
<xop lb="555" cb="10" le="556" ce="47" kind="&amp;&amp;">
<n46 lb="555" cb="10" le="555" ce="47">
<exp pvirg="true"/>
<xop lb="555" cb="11" le="555" ce="46" kind="==">
<n46 lb="555" cb="11" le="555" ce="21">
<exp pvirg="true"/>
<xop lb="555" cb="12" le="555" ce="19" kind="&gt;&gt;">
<n32 lb="555" cb="12">
<drx lb="555" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="555" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="555" cb="26" le="555" ce="46">
<exp pvirg="true"/>
<xop lb="555" cb="27" le="555" ce="33" kind="&amp;">
<n32 lb="555" cb="27">
<drx lb="555" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="555" cb="33"/>
</xop>
</n46>
</xop>
</n46>
<n46 lb="556" cb="10" le="556" ce="47">
<exp pvirg="true"/>
<xop lb="556" cb="11" le="556" ce="46" kind="==">
<n46 lb="556" cb="11" le="556" ce="21">
<exp pvirg="true"/>
<xop lb="556" cb="12" le="556" ce="19" kind="&gt;&gt;">
<n32 lb="556" cb="12">
<drx lb="556" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="556" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="556" cb="26" le="556" ce="46">
<exp pvirg="true"/>
<xop lb="556" cb="27" le="556" ce="33" kind="&amp;">
<n32 lb="556" cb="27">
<drx lb="556" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="556" cb="33">
<flit/>
</n45>
</xop>
</n46>
</xop>
</n46>
</xop>
<n46 lb="557" cb="10" le="557" ce="47">
<exp pvirg="true"/>
<xop lb="557" cb="11" le="557" ce="46" kind="==">
<n46 lb="557" cb="11" le="557" ce="21">
<exp pvirg="true"/>
<xop lb="557" cb="12" le="557" ce="19" kind="&gt;&gt;">
<n32 lb="557" cb="12">
<drx lb="557" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="557" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="557" cb="26" le="557" ce="46">
<exp pvirg="true"/>
<xop lb="557" cb="27" le="557" ce="33" kind="&amp;">
<n32 lb="557" cb="27">
<drx lb="557" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="557" cb="33">
<flit/>
</n45>
</xop>
</n46>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType9" id="864223d452b25e8af751853e029bbe7d_dfc831d53e0edb741dddc62f1c08ba98" file="3" linestart="560" lineend="562" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="560" cb="62" le="562" ce="1">
<rx lb="561" cb="3" le="561" ce="24" pvirg="true">
<n32 lb="561" cb="10" le="561" ce="24">
<n46 lb="561" cb="10" le="561" ce="24">
<exp pvirg="true"/>
<xop lb="561" cb="11" le="561" ce="17" kind="&amp;">
<n32 lb="561" cb="11">
<drx lb="561" cb="11" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="561" cb="17">
<flit/>
</n45>
</xop>
</n46>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType9" id="864223d452b25e8af751853e029bbe7d_c6acf1070b383d2cde0e4ff2c6cb061a" file="3" linestart="564" lineend="570" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="564" cb="62" le="570" ce="1">
<dst lb="565" cb="3" le="565" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="565" cb="21">
<n32 lb="565" cb="21">
<drx lb="565" cb="21" kind="lvalue" nm="Imm"/>
</n32>
</n32>
</Var>
</dst>
<cao lb="566" cb="3" le="566" ce="25" kind="|=">
<drx lb="566" cb="3" kind="lvalue" nm="EncVal"/>
<n46 lb="566" cb="13" le="566" ce="25">
<exp pvirg="true"/>
<xop lb="566" cb="14" le="566" ce="24" kind="&lt;&lt;">
<n32 lb="566" cb="14">
<drx lb="566" cb="14" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="566" cb="24">
<flit/>
</n45>
</xop>
</n46>
</cao>
<cao lb="567" cb="3" le="567" ce="26" kind="|=">
<drx lb="567" cb="3" kind="lvalue" nm="EncVal"/>
<n46 lb="567" cb="13" le="567" ce="26">
<exp pvirg="true"/>
<xop lb="567" cb="14" le="567" ce="24" kind="&lt;&lt;">
<n32 lb="567" cb="14">
<drx lb="567" cb="14" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="567" cb="24">
<flit/>
</n45>
</xop>
</n46>
</cao>
<cao lb="568" cb="3" le="568" ce="26" kind="|=">
<drx lb="568" cb="3" kind="lvalue" nm="EncVal"/>
<n46 lb="568" cb="13" le="568" ce="26">
<exp pvirg="true"/>
<xop lb="568" cb="14" le="568" ce="24" kind="&lt;&lt;">
<n32 lb="568" cb="14">
<drx lb="568" cb="14" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="568" cb="24">
<flit/>
</n45>
</xop>
</n46>
</cao>
<rx lb="569" cb="3" le="569" ce="10" pvirg="true">
<n32 lb="569" cb="10">
<drx lb="569" cb="10" kind="lvalue" nm="EncVal"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType10" id="864223d452b25e8af751853e029bbe7d_c485af263f7b44377d179b4d2fc75a81" file="3" linestart="574" lineend="592" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="574" cb="56" le="592" ce="1">
<dst lb="575" cb="3" le="575" ce="47">
<exp pvirg="true"/>
<Var nm="ByteA" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="575" cb="20" le="575" ce="26" kind="&amp;">
<n32 lb="575" cb="20">
<drx lb="575" cb="20" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="575" cb="26">
<flit/>
</n45>
</xop>
</Var>
</dst>
<dst lb="576" cb="3" le="576" ce="47">
<exp pvirg="true"/>
<Var nm="ByteB" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="576" cb="20" le="576" ce="26" kind="&amp;">
<n32 lb="576" cb="20">
<drx lb="576" cb="20" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="576" cb="26"/>
</xop>
</Var>
</dst>
<dst lb="577" cb="3" le="577" ce="47">
<exp pvirg="true"/>
<Var nm="ByteC" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="577" cb="20" le="577" ce="26" kind="&amp;">
<n32 lb="577" cb="20">
<drx lb="577" cb="20" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="577" cb="26"/>
</xop>
</Var>
</dst>
<dst lb="578" cb="3" le="578" ce="47">
<exp pvirg="true"/>
<Var nm="ByteD" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="578" cb="20" le="578" ce="26" kind="&amp;">
<n32 lb="578" cb="20">
<drx lb="578" cb="20" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="578" cb="26"/>
</xop>
</Var>
</dst>
<dst lb="579" cb="3" le="579" ce="47">
<exp pvirg="true"/>
<Var nm="ByteE" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="579" cb="20" le="579" ce="26" kind="&amp;">
<n32 lb="579" cb="20">
<drx lb="579" cb="20" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="579" cb="26">
<flit/>
</n45>
</xop>
</Var>
</dst>
<dst lb="580" cb="3" le="580" ce="47">
<exp pvirg="true"/>
<Var nm="ByteF" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="580" cb="20" le="580" ce="26" kind="&amp;">
<n32 lb="580" cb="20">
<drx lb="580" cb="20" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="580" cb="26">
<flit/>
</n45>
</xop>
</Var>
</dst>
<dst lb="581" cb="3" le="581" ce="47">
<exp pvirg="true"/>
<Var nm="ByteG" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="581" cb="20" le="581" ce="26" kind="&amp;">
<n32 lb="581" cb="20">
<drx lb="581" cb="20" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="581" cb="26">
<flit/>
</n45>
</xop>
</Var>
</dst>
<dst lb="582" cb="3" le="582" ce="47">
<exp pvirg="true"/>
<Var nm="ByteH" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="582" cb="20" le="582" ce="26" kind="&amp;">
<n32 lb="582" cb="20">
<drx lb="582" cb="20" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="582" cb="26">
<flit/>
</n45>
</xop>
</Var>
</dst>
<rx lb="584" cb="3" le="591" ce="58" pvirg="true">
<xop lb="584" cb="10" le="591" ce="58" kind="&amp;&amp;">
<xop lb="584" cb="10" le="590" ce="58" kind="&amp;&amp;">
<xop lb="584" cb="10" le="589" ce="58" kind="&amp;&amp;">
<xop lb="584" cb="10" le="588" ce="58" kind="&amp;&amp;">
<xop lb="584" cb="10" le="587" ce="58" kind="&amp;&amp;">
<xop lb="584" cb="10" le="586" ce="58" kind="&amp;&amp;">
<xop lb="584" cb="10" le="585" ce="58" kind="&amp;&amp;">
<n46 lb="584" cb="10" le="584" ce="58">
<exp pvirg="true"/>
<xop lb="584" cb="11" le="584" ce="37" kind="||">
<xop lb="584" cb="11" le="584" ce="20" kind="==">
<n32 lb="584" cb="11">
<drx lb="584" cb="11" kind="lvalue" nm="ByteA"/>
</n32>
<n45 lb="584" cb="20"/>
</xop>
<xop lb="584" cb="28" le="584" ce="37" kind="==">
<n32 lb="584" cb="28">
<drx lb="584" cb="28" kind="lvalue" nm="ByteA"/>
</n32>
<n45 lb="584" cb="37"/>
</xop>
</xop>
</n46>
<n46 lb="585" cb="10" le="585" ce="58">
<exp pvirg="true"/>
<xop lb="585" cb="11" le="585" ce="37" kind="||">
<xop lb="585" cb="11" le="585" ce="20" kind="==">
<n32 lb="585" cb="11">
<drx lb="585" cb="11" kind="lvalue" nm="ByteB"/>
</n32>
<n45 lb="585" cb="20"/>
</xop>
<xop lb="585" cb="28" le="585" ce="37" kind="==">
<n32 lb="585" cb="28">
<drx lb="585" cb="28" kind="lvalue" nm="ByteB"/>
</n32>
<n45 lb="585" cb="37"/>
</xop>
</xop>
</n46>
</xop>
<n46 lb="586" cb="10" le="586" ce="58">
<exp pvirg="true"/>
<xop lb="586" cb="11" le="586" ce="37" kind="||">
<xop lb="586" cb="11" le="586" ce="20" kind="==">
<n32 lb="586" cb="11">
<drx lb="586" cb="11" kind="lvalue" nm="ByteC"/>
</n32>
<n45 lb="586" cb="20"/>
</xop>
<xop lb="586" cb="28" le="586" ce="37" kind="==">
<n32 lb="586" cb="28">
<drx lb="586" cb="28" kind="lvalue" nm="ByteC"/>
</n32>
<n45 lb="586" cb="37"/>
</xop>
</xop>
</n46>
</xop>
<n46 lb="587" cb="10" le="587" ce="58">
<exp pvirg="true"/>
<xop lb="587" cb="11" le="587" ce="37" kind="||">
<xop lb="587" cb="11" le="587" ce="20" kind="==">
<n32 lb="587" cb="11">
<drx lb="587" cb="11" kind="lvalue" nm="ByteD"/>
</n32>
<n45 lb="587" cb="20"/>
</xop>
<xop lb="587" cb="28" le="587" ce="37" kind="==">
<n32 lb="587" cb="28">
<drx lb="587" cb="28" kind="lvalue" nm="ByteD"/>
</n32>
<n45 lb="587" cb="37"/>
</xop>
</xop>
</n46>
</xop>
<n46 lb="588" cb="10" le="588" ce="58">
<exp pvirg="true"/>
<xop lb="588" cb="11" le="588" ce="37" kind="||">
<xop lb="588" cb="11" le="588" ce="20" kind="==">
<n32 lb="588" cb="11">
<drx lb="588" cb="11" kind="lvalue" nm="ByteE"/>
</n32>
<n45 lb="588" cb="20"/>
</xop>
<xop lb="588" cb="28" le="588" ce="37" kind="==">
<n32 lb="588" cb="28">
<drx lb="588" cb="28" kind="lvalue" nm="ByteE"/>
</n32>
<n45 lb="588" cb="37"/>
</xop>
</xop>
</n46>
</xop>
<n46 lb="589" cb="10" le="589" ce="58">
<exp pvirg="true"/>
<xop lb="589" cb="11" le="589" ce="37" kind="||">
<xop lb="589" cb="11" le="589" ce="20" kind="==">
<n32 lb="589" cb="11">
<drx lb="589" cb="11" kind="lvalue" nm="ByteF"/>
</n32>
<n45 lb="589" cb="20"/>
</xop>
<xop lb="589" cb="28" le="589" ce="37" kind="==">
<n32 lb="589" cb="28">
<drx lb="589" cb="28" kind="lvalue" nm="ByteF"/>
</n32>
<n45 lb="589" cb="37"/>
</xop>
</xop>
</n46>
</xop>
<n46 lb="590" cb="10" le="590" ce="58">
<exp pvirg="true"/>
<xop lb="590" cb="11" le="590" ce="37" kind="||">
<xop lb="590" cb="11" le="590" ce="20" kind="==">
<n32 lb="590" cb="11">
<drx lb="590" cb="11" kind="lvalue" nm="ByteG"/>
</n32>
<n45 lb="590" cb="20"/>
</xop>
<xop lb="590" cb="28" le="590" ce="37" kind="==">
<n32 lb="590" cb="28">
<drx lb="590" cb="28" kind="lvalue" nm="ByteG"/>
</n32>
<n45 lb="590" cb="37"/>
</xop>
</xop>
</n46>
</xop>
<n46 lb="591" cb="10" le="591" ce="58">
<exp pvirg="true"/>
<xop lb="591" cb="11" le="591" ce="37" kind="||">
<xop lb="591" cb="11" le="591" ce="20" kind="==">
<n32 lb="591" cb="11">
<drx lb="591" cb="11" kind="lvalue" nm="ByteH"/>
</n32>
<n45 lb="591" cb="20"/>
</xop>
<xop lb="591" cb="28" le="591" ce="37" kind="==">
<n32 lb="591" cb="28">
<drx lb="591" cb="28" kind="lvalue" nm="ByteH"/>
</n32>
<n45 lb="591" cb="37"/>
</xop>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType10" id="864223d452b25e8af751853e029bbe7d_497ef0273df8c640a1c3dcb89b638dc3" file="3" linestart="594" lineend="620" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="594" cb="63" le="620" ce="1">
<dst lb="595" cb="3" le="595" ce="52">
<exp pvirg="true"/>
<Var nm="BitA" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="595" cb="18" le="595" ce="51">
<xop lb="595" cb="18" le="595" ce="51" kind="!=">
<n46 lb="595" cb="18" le="595" ce="46">
<exp pvirg="true"/>
<xop lb="595" cb="19" le="595" ce="25" kind="&amp;">
<n32 lb="595" cb="19">
<drx lb="595" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="595" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="595" cb="51">
<n45 lb="595" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="596" cb="3" le="596" ce="52">
<exp pvirg="true"/>
<Var nm="BitB" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="596" cb="18" le="596" ce="51">
<xop lb="596" cb="18" le="596" ce="51" kind="!=">
<n46 lb="596" cb="18" le="596" ce="46">
<exp pvirg="true"/>
<xop lb="596" cb="19" le="596" ce="25" kind="&amp;">
<n32 lb="596" cb="19">
<drx lb="596" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="596" cb="25"/>
</xop>
</n46>
<n32 lb="596" cb="51">
<n45 lb="596" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="597" cb="3" le="597" ce="52">
<exp pvirg="true"/>
<Var nm="BitC" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="597" cb="18" le="597" ce="51">
<xop lb="597" cb="18" le="597" ce="51" kind="!=">
<n46 lb="597" cb="18" le="597" ce="46">
<exp pvirg="true"/>
<xop lb="597" cb="19" le="597" ce="25" kind="&amp;">
<n32 lb="597" cb="19">
<drx lb="597" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="597" cb="25"/>
</xop>
</n46>
<n32 lb="597" cb="51">
<n45 lb="597" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="598" cb="3" le="598" ce="52">
<exp pvirg="true"/>
<Var nm="BitD" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="598" cb="18" le="598" ce="51">
<xop lb="598" cb="18" le="598" ce="51" kind="!=">
<n46 lb="598" cb="18" le="598" ce="46">
<exp pvirg="true"/>
<xop lb="598" cb="19" le="598" ce="25" kind="&amp;">
<n32 lb="598" cb="19">
<drx lb="598" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="598" cb="25"/>
</xop>
</n46>
<n32 lb="598" cb="51">
<n45 lb="598" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="599" cb="3" le="599" ce="52">
<exp pvirg="true"/>
<Var nm="BitE" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="599" cb="18" le="599" ce="51">
<xop lb="599" cb="18" le="599" ce="51" kind="!=">
<n46 lb="599" cb="18" le="599" ce="46">
<exp pvirg="true"/>
<xop lb="599" cb="19" le="599" ce="25" kind="&amp;">
<n32 lb="599" cb="19">
<drx lb="599" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="599" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="599" cb="51">
<n45 lb="599" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="600" cb="3" le="600" ce="52">
<exp pvirg="true"/>
<Var nm="BitF" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="600" cb="18" le="600" ce="51">
<xop lb="600" cb="18" le="600" ce="51" kind="!=">
<n46 lb="600" cb="18" le="600" ce="46">
<exp pvirg="true"/>
<xop lb="600" cb="19" le="600" ce="25" kind="&amp;">
<n32 lb="600" cb="19">
<drx lb="600" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="600" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="600" cb="51">
<n45 lb="600" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="601" cb="3" le="601" ce="52">
<exp pvirg="true"/>
<Var nm="BitG" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="601" cb="18" le="601" ce="51">
<xop lb="601" cb="18" le="601" ce="51" kind="!=">
<n46 lb="601" cb="18" le="601" ce="46">
<exp pvirg="true"/>
<xop lb="601" cb="19" le="601" ce="25" kind="&amp;">
<n32 lb="601" cb="19">
<drx lb="601" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="601" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="601" cb="51">
<n45 lb="601" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="602" cb="3" le="602" ce="52">
<exp pvirg="true"/>
<Var nm="BitH" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="602" cb="18" le="602" ce="51">
<xop lb="602" cb="18" le="602" ce="51" kind="!=">
<n46 lb="602" cb="18" le="602" ce="46">
<exp pvirg="true"/>
<xop lb="602" cb="19" le="602" ce="25" kind="&amp;">
<n32 lb="602" cb="19">
<drx lb="602" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="602" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="602" cb="51">
<n45 lb="602" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="604" cb="3" le="604" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="604" cb="20">
<drx lb="604" cb="20" kind="lvalue" nm="BitA"/>
</n32>
</Var>
</dst>
<cao lb="605" cb="3" le="605" ce="14" kind="&lt;&lt;=">
<drx lb="605" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="605" cb="14">
<flit/>
</n45>
</cao>
<cao lb="606" cb="3" le="606" ce="13" kind="|=">
<drx lb="606" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="606" cb="13">
<n32 lb="606" cb="13">
<drx lb="606" cb="13" kind="lvalue" nm="BitB"/>
</n32>
</n32>
</cao>
<cao lb="607" cb="3" le="607" ce="14" kind="&lt;&lt;=">
<drx lb="607" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="607" cb="14"/>
</cao>
<cao lb="608" cb="3" le="608" ce="13" kind="|=">
<drx lb="608" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="608" cb="13">
<n32 lb="608" cb="13">
<drx lb="608" cb="13" kind="lvalue" nm="BitC"/>
</n32>
</n32>
</cao>
<cao lb="609" cb="3" le="609" ce="14" kind="&lt;&lt;=">
<drx lb="609" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="609" cb="14"/>
</cao>
<cao lb="610" cb="3" le="610" ce="13" kind="|=">
<drx lb="610" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="610" cb="13">
<n32 lb="610" cb="13">
<drx lb="610" cb="13" kind="lvalue" nm="BitD"/>
</n32>
</n32>
</cao>
<cao lb="611" cb="3" le="611" ce="14" kind="&lt;&lt;=">
<drx lb="611" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="611" cb="14"/>
</cao>
<cao lb="612" cb="3" le="612" ce="13" kind="|=">
<drx lb="612" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="612" cb="13">
<n32 lb="612" cb="13">
<drx lb="612" cb="13" kind="lvalue" nm="BitE"/>
</n32>
</n32>
</cao>
<cao lb="613" cb="3" le="613" ce="14" kind="&lt;&lt;=">
<drx lb="613" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="613" cb="14"/>
</cao>
<cao lb="614" cb="3" le="614" ce="13" kind="|=">
<drx lb="614" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="614" cb="13">
<n32 lb="614" cb="13">
<drx lb="614" cb="13" kind="lvalue" nm="BitF"/>
</n32>
</n32>
</cao>
<cao lb="615" cb="3" le="615" ce="14" kind="&lt;&lt;=">
<drx lb="615" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="615" cb="14"/>
</cao>
<cao lb="616" cb="3" le="616" ce="13" kind="|=">
<drx lb="616" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="616" cb="13">
<n32 lb="616" cb="13">
<drx lb="616" cb="13" kind="lvalue" nm="BitG"/>
</n32>
</n32>
</cao>
<cao lb="617" cb="3" le="617" ce="14" kind="&lt;&lt;=">
<drx lb="617" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="617" cb="14"/>
</cao>
<cao lb="618" cb="3" le="618" ce="13" kind="|=">
<drx lb="618" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="618" cb="13">
<n32 lb="618" cb="13">
<drx lb="618" cb="13" kind="lvalue" nm="BitH"/>
</n32>
</n32>
</cao>
<rx lb="619" cb="3" le="619" ce="10" pvirg="true">
<n32 lb="619" cb="10">
<drx lb="619" cb="10" kind="lvalue" nm="EncVal"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType10" id="864223d452b25e8af751853e029bbe7d_d27be4dac78821a24e3497077aaa8f12" file="3" linestart="622" lineend="633" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="622" cb="63" le="633" ce="1">
<dst lb="623" cb="3" le="623" ce="22">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="623" cb="21">
<n45 lb="623" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<if lb="624" cb="3" le="624" ce="29">
<n32 lb="624" cb="7" le="624" ce="13">
<xop lb="624" cb="7" le="624" ce="13" kind="&amp;">
<n32 lb="624" cb="7">
<n32 lb="624" cb="7">
<drx lb="624" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="624" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="624" cb="19" le="624" ce="29" kind="|=">
<drx lb="624" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="624" cb="29"/>
</cao>
</if>
<if lb="625" cb="3" le="625" ce="29">
<n32 lb="625" cb="7" le="625" ce="13">
<xop lb="625" cb="7" le="625" ce="13" kind="&amp;">
<n32 lb="625" cb="7">
<n32 lb="625" cb="7">
<drx lb="625" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="625" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="625" cb="19" le="625" ce="29" kind="|=">
<drx lb="625" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="625" cb="29"/>
</cao>
</if>
<if lb="626" cb="3" le="626" ce="29">
<n32 lb="626" cb="7" le="626" ce="13">
<xop lb="626" cb="7" le="626" ce="13" kind="&amp;">
<n32 lb="626" cb="7">
<n32 lb="626" cb="7">
<drx lb="626" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="626" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="626" cb="19" le="626" ce="29" kind="|=">
<drx lb="626" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="626" cb="29"/>
</cao>
</if>
<if lb="627" cb="3" le="627" ce="29">
<n32 lb="627" cb="7" le="627" ce="13">
<xop lb="627" cb="7" le="627" ce="13" kind="&amp;">
<n32 lb="627" cb="7">
<n32 lb="627" cb="7">
<drx lb="627" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="627" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="627" cb="19" le="627" ce="29" kind="|=">
<drx lb="627" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="627" cb="29"/>
</cao>
</if>
<if lb="628" cb="3" le="628" ce="29">
<n32 lb="628" cb="7" le="628" ce="13">
<xop lb="628" cb="7" le="628" ce="13" kind="&amp;">
<n32 lb="628" cb="7">
<n32 lb="628" cb="7">
<drx lb="628" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="628" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="628" cb="19" le="628" ce="29" kind="|=">
<drx lb="628" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="628" cb="29">
<flit/>
</n45>
</cao>
</if>
<if lb="629" cb="3" le="629" ce="29">
<n32 lb="629" cb="7" le="629" ce="13">
<xop lb="629" cb="7" le="629" ce="13" kind="&amp;">
<n32 lb="629" cb="7">
<n32 lb="629" cb="7">
<drx lb="629" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="629" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="629" cb="19" le="629" ce="29" kind="|=">
<drx lb="629" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="629" cb="29">
<flit/>
</n45>
</cao>
</if>
<if lb="630" cb="3" le="630" ce="29">
<n32 lb="630" cb="7" le="630" ce="13">
<xop lb="630" cb="7" le="630" ce="13" kind="&amp;">
<n32 lb="630" cb="7">
<n32 lb="630" cb="7">
<drx lb="630" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="630" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="630" cb="19" le="630" ce="29" kind="|=">
<drx lb="630" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="630" cb="29">
<flit/>
</n45>
</cao>
</if>
<if lb="631" cb="3" le="631" ce="29">
<n32 lb="631" cb="7" le="631" ce="13">
<xop lb="631" cb="7" le="631" ce="13" kind="&amp;">
<n32 lb="631" cb="7">
<n32 lb="631" cb="7">
<drx lb="631" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="631" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="631" cb="19" le="631" ce="29" kind="|=">
<drx lb="631" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="631" cb="29">
<flit/>
</n45>
</cao>
</if>
<rx lb="632" cb="3" le="632" ce="10" pvirg="true">
<n32 lb="632" cb="10">
<drx lb="632" cb="10" kind="lvalue" nm="EncVal"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType11" id="864223d452b25e8af751853e029bbe7d_861038b9a83d3a3a079b02e189051fee" file="3" linestart="636" lineend="641" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="636" cb="56" le="641" ce="1">
<dst lb="637" cb="3" le="637" ce="49">
<exp pvirg="true"/>
<Var nm="BString" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="637" cb="22" le="637" ce="47" kind="&gt;&gt;">
<n46 lb="637" cb="22" le="637" ce="42">
<exp pvirg="true"/>
<xop lb="637" cb="23" le="637" ce="29" kind="&amp;">
<n32 lb="637" cb="23">
<drx lb="637" cb="23" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="637" cb="29">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="637" cb="47">
<flit/>
</n45>
</xop>
</Var>
</dst>
<rx lb="638" cb="3" le="640" ce="45" pvirg="true">
<xop lb="638" cb="10" le="640" ce="45" kind="&amp;&amp;">
<xop lb="638" cb="10" le="639" ce="45" kind="&amp;&amp;">
<n46 lb="638" cb="10" le="638" ce="47">
<exp pvirg="true"/>
<xop lb="638" cb="11" le="638" ce="46" kind="==">
<n46 lb="638" cb="11" le="638" ce="21">
<exp pvirg="true"/>
<xop lb="638" cb="12" le="638" ce="19" kind="&gt;&gt;">
<n32 lb="638" cb="12">
<drx lb="638" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="638" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="638" cb="26" le="638" ce="46">
<exp pvirg="true"/>
<xop lb="638" cb="27" le="638" ce="33" kind="&amp;">
<n32 lb="638" cb="27">
<drx lb="638" cb="27" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="638" cb="33"/>
</xop>
</n46>
</xop>
</n46>
<n46 lb="639" cb="10" le="639" ce="45">
<exp pvirg="true"/>
<xop lb="639" cb="11" le="639" ce="41" kind="||">
<xop lb="639" cb="11" le="639" ce="22" kind="==">
<n32 lb="639" cb="11">
<drx lb="639" cb="11" kind="lvalue" nm="BString"/>
</n32>
<n32 lb="639" cb="22">
<n45 lb="639" cb="22">
<flit/>
</n45>
</n32>
</xop>
<xop lb="639" cb="30" le="639" ce="41" kind="==">
<n32 lb="639" cb="30">
<drx lb="639" cb="30" kind="lvalue" nm="BString"/>
</n32>
<n32 lb="639" cb="41">
<n45 lb="639" cb="41"/>
</n32>
</xop>
</xop>
</n46>
</xop>
<n46 lb="640" cb="10" le="640" ce="45">
<exp pvirg="true"/>
<xop lb="640" cb="11" le="640" ce="44" kind="==">
<n46 lb="640" cb="11" le="640" ce="39">
<exp pvirg="true"/>
<xop lb="640" cb="12" le="640" ce="18" kind="&amp;">
<n32 lb="640" cb="12">
<drx lb="640" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="640" cb="18">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="640" cb="44">
<n45 lb="640" cb="44">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType11" id="864223d452b25e8af751853e029bbe7d_993ffe817701c7d7386c36789cb6d424" file="3" linestart="643" lineend="669" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="643" cb="63" le="669" ce="1">
<dst lb="644" cb="3" le="644" ce="44">
<exp pvirg="true"/>
<Var nm="BitA" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="644" cb="18" le="644" ce="43">
<xop lb="644" cb="18" le="644" ce="43" kind="!=">
<n46 lb="644" cb="18" le="644" ce="38">
<exp pvirg="true"/>
<xop lb="644" cb="19" le="644" ce="25" kind="&amp;">
<n32 lb="644" cb="19">
<drx lb="644" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="644" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="644" cb="43">
<n45 lb="644" cb="43"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="645" cb="3" le="645" ce="44">
<exp pvirg="true"/>
<Var nm="BitB" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="645" cb="18" le="645" ce="43">
<xop lb="645" cb="18" le="645" ce="43" kind="!=">
<n46 lb="645" cb="18" le="645" ce="38">
<exp pvirg="true"/>
<xop lb="645" cb="19" le="645" ce="25" kind="&amp;">
<n32 lb="645" cb="19">
<drx lb="645" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="645" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="645" cb="43">
<n45 lb="645" cb="43"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="646" cb="3" le="646" ce="44">
<exp pvirg="true"/>
<Var nm="BitC" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="646" cb="18" le="646" ce="43">
<xop lb="646" cb="18" le="646" ce="43" kind="!=">
<n46 lb="646" cb="18" le="646" ce="38">
<exp pvirg="true"/>
<xop lb="646" cb="19" le="646" ce="25" kind="&amp;">
<n32 lb="646" cb="19">
<drx lb="646" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="646" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="646" cb="43">
<n45 lb="646" cb="43"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="647" cb="3" le="647" ce="44">
<exp pvirg="true"/>
<Var nm="BitD" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="647" cb="18" le="647" ce="43">
<xop lb="647" cb="18" le="647" ce="43" kind="!=">
<n46 lb="647" cb="18" le="647" ce="38">
<exp pvirg="true"/>
<xop lb="647" cb="19" le="647" ce="25" kind="&amp;">
<n32 lb="647" cb="19">
<drx lb="647" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="647" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="647" cb="43">
<n45 lb="647" cb="43"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="648" cb="3" le="648" ce="44">
<exp pvirg="true"/>
<Var nm="BitE" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="648" cb="18" le="648" ce="43">
<xop lb="648" cb="18" le="648" ce="43" kind="!=">
<n46 lb="648" cb="18" le="648" ce="38">
<exp pvirg="true"/>
<xop lb="648" cb="19" le="648" ce="25" kind="&amp;">
<n32 lb="648" cb="19">
<drx lb="648" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="648" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="648" cb="43">
<n45 lb="648" cb="43"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="649" cb="3" le="649" ce="44">
<exp pvirg="true"/>
<Var nm="BitF" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="649" cb="18" le="649" ce="43">
<xop lb="649" cb="18" le="649" ce="43" kind="!=">
<n46 lb="649" cb="18" le="649" ce="38">
<exp pvirg="true"/>
<xop lb="649" cb="19" le="649" ce="25" kind="&amp;">
<n32 lb="649" cb="19">
<drx lb="649" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="649" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="649" cb="43">
<n45 lb="649" cb="43"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="650" cb="3" le="650" ce="44">
<exp pvirg="true"/>
<Var nm="BitG" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="650" cb="18" le="650" ce="43">
<xop lb="650" cb="18" le="650" ce="43" kind="!=">
<n46 lb="650" cb="18" le="650" ce="38">
<exp pvirg="true"/>
<xop lb="650" cb="19" le="650" ce="25" kind="&amp;">
<n32 lb="650" cb="19">
<drx lb="650" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="650" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="650" cb="43">
<n45 lb="650" cb="43"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="651" cb="3" le="651" ce="44">
<exp pvirg="true"/>
<Var nm="BitH" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="651" cb="18" le="651" ce="43">
<xop lb="651" cb="18" le="651" ce="43" kind="!=">
<n46 lb="651" cb="18" le="651" ce="38">
<exp pvirg="true"/>
<xop lb="651" cb="19" le="651" ce="25" kind="&amp;">
<n32 lb="651" cb="19">
<drx lb="651" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="651" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="651" cb="43">
<n45 lb="651" cb="43"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="653" cb="3" le="653" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="653" cb="20">
<drx lb="653" cb="20" kind="lvalue" nm="BitA"/>
</n32>
</Var>
</dst>
<cao lb="654" cb="3" le="654" ce="14" kind="&lt;&lt;=">
<drx lb="654" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="654" cb="14">
<flit/>
</n45>
</cao>
<cao lb="655" cb="3" le="655" ce="13" kind="|=">
<drx lb="655" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="655" cb="13">
<n32 lb="655" cb="13">
<drx lb="655" cb="13" kind="lvalue" nm="BitB"/>
</n32>
</n32>
</cao>
<cao lb="656" cb="3" le="656" ce="14" kind="&lt;&lt;=">
<drx lb="656" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="656" cb="14"/>
</cao>
<cao lb="657" cb="3" le="657" ce="13" kind="|=">
<drx lb="657" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="657" cb="13">
<n32 lb="657" cb="13">
<drx lb="657" cb="13" kind="lvalue" nm="BitC"/>
</n32>
</n32>
</cao>
<cao lb="658" cb="3" le="658" ce="14" kind="&lt;&lt;=">
<drx lb="658" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="658" cb="14"/>
</cao>
<cao lb="659" cb="3" le="659" ce="13" kind="|=">
<drx lb="659" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="659" cb="13">
<n32 lb="659" cb="13">
<drx lb="659" cb="13" kind="lvalue" nm="BitD"/>
</n32>
</n32>
</cao>
<cao lb="660" cb="3" le="660" ce="14" kind="&lt;&lt;=">
<drx lb="660" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="660" cb="14"/>
</cao>
<cao lb="661" cb="3" le="661" ce="13" kind="|=">
<drx lb="661" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="661" cb="13">
<n32 lb="661" cb="13">
<drx lb="661" cb="13" kind="lvalue" nm="BitE"/>
</n32>
</n32>
</cao>
<cao lb="662" cb="3" le="662" ce="14" kind="&lt;&lt;=">
<drx lb="662" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="662" cb="14"/>
</cao>
<cao lb="663" cb="3" le="663" ce="13" kind="|=">
<drx lb="663" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="663" cb="13">
<n32 lb="663" cb="13">
<drx lb="663" cb="13" kind="lvalue" nm="BitF"/>
</n32>
</n32>
</cao>
<cao lb="664" cb="3" le="664" ce="14" kind="&lt;&lt;=">
<drx lb="664" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="664" cb="14"/>
</cao>
<cao lb="665" cb="3" le="665" ce="13" kind="|=">
<drx lb="665" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="665" cb="13">
<n32 lb="665" cb="13">
<drx lb="665" cb="13" kind="lvalue" nm="BitG"/>
</n32>
</n32>
</cao>
<cao lb="666" cb="3" le="666" ce="14" kind="&lt;&lt;=">
<drx lb="666" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="666" cb="14"/>
</cao>
<cao lb="667" cb="3" le="667" ce="13" kind="|=">
<drx lb="667" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="667" cb="13">
<n32 lb="667" cb="13">
<drx lb="667" cb="13" kind="lvalue" nm="BitH"/>
</n32>
</n32>
</cao>
<rx lb="668" cb="3" le="668" ce="10" pvirg="true">
<n32 lb="668" cb="10">
<drx lb="668" cb="10" kind="lvalue" nm="EncVal"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType11" id="864223d452b25e8af751853e029bbe7d_d1748a328071490e3e8337d3bf8e7285" file="3" linestart="671" lineend="683" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="671" cb="63" le="683" ce="1">
<dst lb="672" cb="3" le="672" ce="22">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="672" cb="21">
<n45 lb="672" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<if lb="673" cb="3" le="673" ce="29">
<n32 lb="673" cb="7" le="673" ce="13">
<xop lb="673" cb="7" le="673" ce="13" kind="&amp;">
<n32 lb="673" cb="7">
<n32 lb="673" cb="7">
<drx lb="673" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="673" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="673" cb="19" le="673" ce="29" kind="|=">
<drx lb="673" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="673" cb="29"/>
</cao>
</if>
<if lb="674" cb="3" le="675" ce="29" else="true" elselb="675" elsecb="19">
<n32 lb="674" cb="7" le="674" ce="13">
<xop lb="674" cb="7" le="674" ce="13" kind="&amp;">
<n32 lb="674" cb="7">
<n32 lb="674" cb="7">
<drx lb="674" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="674" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="674" cb="19" le="674" ce="29" kind="|=">
<drx lb="674" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="674" cb="29">
<flit/>
</n45>
</cao>
<cao lb="675" cb="19" le="675" ce="29" kind="|=">
<drx lb="675" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="675" cb="29">
<flit/>
</n45>
</cao>
</if>
<if lb="676" cb="3" le="676" ce="29">
<n32 lb="676" cb="7" le="676" ce="13">
<xop lb="676" cb="7" le="676" ce="13" kind="&amp;">
<n32 lb="676" cb="7">
<n32 lb="676" cb="7">
<drx lb="676" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="676" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="676" cb="19" le="676" ce="29" kind="|=">
<drx lb="676" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="676" cb="29">
<flit/>
</n45>
</cao>
</if>
<if lb="677" cb="3" le="677" ce="29">
<n32 lb="677" cb="7" le="677" ce="13">
<xop lb="677" cb="7" le="677" ce="13" kind="&amp;">
<n32 lb="677" cb="7">
<n32 lb="677" cb="7">
<drx lb="677" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="677" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="677" cb="19" le="677" ce="29" kind="|=">
<drx lb="677" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="677" cb="29">
<flit/>
</n45>
</cao>
</if>
<if lb="678" cb="3" le="678" ce="29">
<n32 lb="678" cb="7" le="678" ce="13">
<xop lb="678" cb="7" le="678" ce="13" kind="&amp;">
<n32 lb="678" cb="7">
<n32 lb="678" cb="7">
<drx lb="678" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="678" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="678" cb="19" le="678" ce="29" kind="|=">
<drx lb="678" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="678" cb="29">
<flit/>
</n45>
</cao>
</if>
<if lb="679" cb="3" le="679" ce="29">
<n32 lb="679" cb="7" le="679" ce="13">
<xop lb="679" cb="7" le="679" ce="13" kind="&amp;">
<n32 lb="679" cb="7">
<n32 lb="679" cb="7">
<drx lb="679" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="679" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="679" cb="19" le="679" ce="29" kind="|=">
<drx lb="679" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="679" cb="29">
<flit/>
</n45>
</cao>
</if>
<if lb="680" cb="3" le="680" ce="29">
<n32 lb="680" cb="7" le="680" ce="13">
<xop lb="680" cb="7" le="680" ce="13" kind="&amp;">
<n32 lb="680" cb="7">
<n32 lb="680" cb="7">
<drx lb="680" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="680" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="680" cb="19" le="680" ce="29" kind="|=">
<drx lb="680" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="680" cb="29">
<flit/>
</n45>
</cao>
</if>
<if lb="681" cb="3" le="681" ce="29">
<n32 lb="681" cb="7" le="681" ce="13">
<xop lb="681" cb="7" le="681" ce="13" kind="&amp;">
<n32 lb="681" cb="7">
<n32 lb="681" cb="7">
<drx lb="681" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="681" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="681" cb="19" le="681" ce="29" kind="|=">
<drx lb="681" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="681" cb="29">
<flit/>
</n45>
</cao>
</if>
<rx lb="682" cb="3" le="682" ce="27" pvirg="true">
<xop lb="682" cb="10" le="682" ce="27" kind="|">
<n46 lb="682" cb="10" le="682" ce="23">
<exp pvirg="true"/>
<xop lb="682" cb="11" le="682" ce="21" kind="&lt;&lt;">
<n32 lb="682" cb="11">
<drx lb="682" cb="11" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="682" cb="21"/>
</xop>
</n46>
<n32 lb="682" cb="27">
<drx lb="682" cb="27" kind="lvalue" nm="EncVal"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="isAdvSIMDModImmType12" id="864223d452b25e8af751853e029bbe7d_77b0d5ebe67419e5447b34144f69adc6" file="3" linestart="686" lineend="690" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="686" cb="56" le="690" ce="1">
<dst lb="687" cb="3" le="687" ce="57">
<exp pvirg="true"/>
<Var nm="BString" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="687" cb="22" le="687" ce="55" kind="&gt;&gt;">
<n46 lb="687" cb="22" le="687" ce="50">
<exp pvirg="true"/>
<xop lb="687" cb="23" le="687" ce="29" kind="&amp;">
<n32 lb="687" cb="23">
<drx lb="687" cb="23" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="687" cb="29">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="687" cb="55">
<flit/>
</n45>
</xop>
</Var>
</dst>
<rx lb="688" cb="3" le="689" ce="46" pvirg="true">
<n46 lb="688" cb="10" le="689" ce="46">
<exp pvirg="true"/>
<xop lb="688" cb="11" le="689" ce="45" kind="&amp;&amp;">
<n46 lb="688" cb="11" le="688" ce="47">
<exp pvirg="true"/>
<xop lb="688" cb="12" le="688" ce="42" kind="||">
<xop lb="688" cb="12" le="688" ce="23" kind="==">
<n32 lb="688" cb="12">
<drx lb="688" cb="12" kind="lvalue" nm="BString"/>
</n32>
<n32 lb="688" cb="23">
<n45 lb="688" cb="23">
<flit/>
</n45>
</n32>
</xop>
<xop lb="688" cb="31" le="688" ce="42" kind="==">
<n32 lb="688" cb="31">
<drx lb="688" cb="31" kind="lvalue" nm="BString"/>
</n32>
<n32 lb="688" cb="42">
<n45 lb="688" cb="42">
<flit/>
</n45>
</n32>
</xop>
</xop>
</n46>
<n46 lb="689" cb="10" le="689" ce="45">
<exp pvirg="true"/>
<xop lb="689" cb="11" le="689" ce="44" kind="==">
<n46 lb="689" cb="11" le="689" ce="39">
<exp pvirg="true"/>
<xop lb="689" cb="12" le="689" ce="18" kind="&amp;">
<n32 lb="689" cb="12">
<drx lb="689" cb="12" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="689" cb="18"/>
</xop>
</n46>
<n32 lb="689" cb="44">
<n45 lb="689" cb="44"/>
</n32>
</xop>
</n46>
</xop>
</n46>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="encodeAdvSIMDModImmType12" id="864223d452b25e8af751853e029bbe7d_88926506b44c8a6ad31aa5346bd2a796" file="3" linestart="692" lineend="718" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint8_t">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="692" cb="63" le="718" ce="1">
<dst lb="693" cb="3" le="693" ce="52">
<exp pvirg="true"/>
<Var nm="BitA" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="693" cb="18" le="693" ce="51">
<xop lb="693" cb="18" le="693" ce="51" kind="!=">
<n46 lb="693" cb="18" le="693" ce="46">
<exp pvirg="true"/>
<xop lb="693" cb="19" le="693" ce="25" kind="&amp;">
<n32 lb="693" cb="19">
<drx lb="693" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="693" cb="25">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="693" cb="51">
<n45 lb="693" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="694" cb="3" le="694" ce="52">
<exp pvirg="true"/>
<Var nm="BitB" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="694" cb="18" le="694" ce="51">
<xop lb="694" cb="18" le="694" ce="51" kind="!=">
<n46 lb="694" cb="18" le="694" ce="46">
<exp pvirg="true"/>
<xop lb="694" cb="19" le="694" ce="25" kind="&amp;">
<n32 lb="694" cb="19">
<drx lb="694" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="694" cb="25"/>
</xop>
</n46>
<n32 lb="694" cb="51">
<n45 lb="694" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="695" cb="3" le="695" ce="52">
<exp pvirg="true"/>
<Var nm="BitC" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="695" cb="18" le="695" ce="51">
<xop lb="695" cb="18" le="695" ce="51" kind="!=">
<n46 lb="695" cb="18" le="695" ce="46">
<exp pvirg="true"/>
<xop lb="695" cb="19" le="695" ce="25" kind="&amp;">
<n32 lb="695" cb="19">
<drx lb="695" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="695" cb="25"/>
</xop>
</n46>
<n32 lb="695" cb="51">
<n45 lb="695" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="696" cb="3" le="696" ce="52">
<exp pvirg="true"/>
<Var nm="BitD" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="696" cb="18" le="696" ce="51">
<xop lb="696" cb="18" le="696" ce="51" kind="!=">
<n46 lb="696" cb="18" le="696" ce="46">
<exp pvirg="true"/>
<xop lb="696" cb="19" le="696" ce="25" kind="&amp;">
<n32 lb="696" cb="19">
<drx lb="696" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="696" cb="25"/>
</xop>
</n46>
<n32 lb="696" cb="51">
<n45 lb="696" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="697" cb="3" le="697" ce="52">
<exp pvirg="true"/>
<Var nm="BitE" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="697" cb="18" le="697" ce="51">
<xop lb="697" cb="18" le="697" ce="51" kind="!=">
<n46 lb="697" cb="18" le="697" ce="46">
<exp pvirg="true"/>
<xop lb="697" cb="19" le="697" ce="25" kind="&amp;">
<n32 lb="697" cb="19">
<drx lb="697" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="697" cb="25"/>
</xop>
</n46>
<n32 lb="697" cb="51">
<n45 lb="697" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="698" cb="3" le="698" ce="52">
<exp pvirg="true"/>
<Var nm="BitF" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="698" cb="18" le="698" ce="51">
<xop lb="698" cb="18" le="698" ce="51" kind="!=">
<n46 lb="698" cb="18" le="698" ce="46">
<exp pvirg="true"/>
<xop lb="698" cb="19" le="698" ce="25" kind="&amp;">
<n32 lb="698" cb="19">
<drx lb="698" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="698" cb="25"/>
</xop>
</n46>
<n32 lb="698" cb="51">
<n45 lb="698" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="699" cb="3" le="699" ce="52">
<exp pvirg="true"/>
<Var nm="BitG" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="699" cb="18" le="699" ce="51">
<xop lb="699" cb="18" le="699" ce="51" kind="!=">
<n46 lb="699" cb="18" le="699" ce="46">
<exp pvirg="true"/>
<xop lb="699" cb="19" le="699" ce="25" kind="&amp;">
<n32 lb="699" cb="19">
<drx lb="699" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="699" cb="25"/>
</xop>
</n46>
<n32 lb="699" cb="51">
<n45 lb="699" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="700" cb="3" le="700" ce="52">
<exp pvirg="true"/>
<Var nm="BitH" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="700" cb="18" le="700" ce="51">
<xop lb="700" cb="18" le="700" ce="51" kind="!=">
<n46 lb="700" cb="18" le="700" ce="46">
<exp pvirg="true"/>
<xop lb="700" cb="19" le="700" ce="25" kind="&amp;">
<n32 lb="700" cb="19">
<drx lb="700" cb="19" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="700" cb="25"/>
</xop>
</n46>
<n32 lb="700" cb="51">
<n45 lb="700" cb="51"/>
</n32>
</xop>
</n32>
</Var>
</dst>
<dst lb="702" cb="3" le="702" ce="24">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="702" cb="20">
<drx lb="702" cb="20" kind="lvalue" nm="BitA"/>
</n32>
</Var>
</dst>
<cao lb="703" cb="3" le="703" ce="14" kind="&lt;&lt;=">
<drx lb="703" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="703" cb="14">
<flit/>
</n45>
</cao>
<cao lb="704" cb="3" le="704" ce="13" kind="|=">
<drx lb="704" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="704" cb="13">
<n32 lb="704" cb="13">
<drx lb="704" cb="13" kind="lvalue" nm="BitB"/>
</n32>
</n32>
</cao>
<cao lb="705" cb="3" le="705" ce="14" kind="&lt;&lt;=">
<drx lb="705" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="705" cb="14"/>
</cao>
<cao lb="706" cb="3" le="706" ce="13" kind="|=">
<drx lb="706" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="706" cb="13">
<n32 lb="706" cb="13">
<drx lb="706" cb="13" kind="lvalue" nm="BitC"/>
</n32>
</n32>
</cao>
<cao lb="707" cb="3" le="707" ce="14" kind="&lt;&lt;=">
<drx lb="707" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="707" cb="14"/>
</cao>
<cao lb="708" cb="3" le="708" ce="13" kind="|=">
<drx lb="708" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="708" cb="13">
<n32 lb="708" cb="13">
<drx lb="708" cb="13" kind="lvalue" nm="BitD"/>
</n32>
</n32>
</cao>
<cao lb="709" cb="3" le="709" ce="14" kind="&lt;&lt;=">
<drx lb="709" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="709" cb="14"/>
</cao>
<cao lb="710" cb="3" le="710" ce="13" kind="|=">
<drx lb="710" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="710" cb="13">
<n32 lb="710" cb="13">
<drx lb="710" cb="13" kind="lvalue" nm="BitE"/>
</n32>
</n32>
</cao>
<cao lb="711" cb="3" le="711" ce="14" kind="&lt;&lt;=">
<drx lb="711" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="711" cb="14"/>
</cao>
<cao lb="712" cb="3" le="712" ce="13" kind="|=">
<drx lb="712" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="712" cb="13">
<n32 lb="712" cb="13">
<drx lb="712" cb="13" kind="lvalue" nm="BitF"/>
</n32>
</n32>
</cao>
<cao lb="713" cb="3" le="713" ce="14" kind="&lt;&lt;=">
<drx lb="713" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="713" cb="14"/>
</cao>
<cao lb="714" cb="3" le="714" ce="13" kind="|=">
<drx lb="714" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="714" cb="13">
<n32 lb="714" cb="13">
<drx lb="714" cb="13" kind="lvalue" nm="BitG"/>
</n32>
</n32>
</cao>
<cao lb="715" cb="3" le="715" ce="14" kind="&lt;&lt;=">
<drx lb="715" cb="3" kind="lvalue" nm="EncVal"/>
<n45 lb="715" cb="14"/>
</cao>
<cao lb="716" cb="3" le="716" ce="13" kind="|=">
<drx lb="716" cb="3" kind="lvalue" nm="EncVal"/>
<n32 lb="716" cb="13">
<n32 lb="716" cb="13">
<drx lb="716" cb="13" kind="lvalue" nm="BitH"/>
</n32>
</n32>
</cao>
<rx lb="717" cb="3" le="717" ce="10" pvirg="true">
<n32 lb="717" cb="10">
<drx lb="717" cb="10" kind="lvalue" nm="EncVal"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.AArch64_AM" name="decodeAdvSIMDModImmType12" id="864223d452b25e8af751853e029bbe7d_c6f0440f38f27444a8b0a11e56b08c06" file="3" linestart="720" lineend="732" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="Imm" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="720" cb="63" le="732" ce="1">
<dst lb="721" cb="3" le="721" ce="22">
<exp pvirg="true"/>
<Var nm="EncVal" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="721" cb="21">
<n45 lb="721" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<if lb="722" cb="3" le="722" ce="29">
<n32 lb="722" cb="7" le="722" ce="13">
<xop lb="722" cb="7" le="722" ce="13" kind="&amp;">
<n32 lb="722" cb="7">
<n32 lb="722" cb="7">
<drx lb="722" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="722" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="722" cb="19" le="722" ce="29" kind="|=">
<drx lb="722" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="722" cb="29"/>
</cao>
</if>
<if lb="723" cb="3" le="724" ce="29" else="true" elselb="724" elsecb="19">
<n32 lb="723" cb="7" le="723" ce="13">
<xop lb="723" cb="7" le="723" ce="13" kind="&amp;">
<n32 lb="723" cb="7">
<n32 lb="723" cb="7">
<drx lb="723" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="723" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="723" cb="19" le="723" ce="29" kind="|=">
<drx lb="723" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="723" cb="29"/>
</cao>
<cao lb="724" cb="19" le="724" ce="29" kind="|=">
<drx lb="724" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="724" cb="29"/>
</cao>
</if>
<if lb="725" cb="3" le="725" ce="29">
<n32 lb="725" cb="7" le="725" ce="13">
<xop lb="725" cb="7" le="725" ce="13" kind="&amp;">
<n32 lb="725" cb="7">
<n32 lb="725" cb="7">
<drx lb="725" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="725" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="725" cb="19" le="725" ce="29" kind="|=">
<drx lb="725" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="725" cb="29"/>
</cao>
</if>
<if lb="726" cb="3" le="726" ce="29">
<n32 lb="726" cb="7" le="726" ce="13">
<xop lb="726" cb="7" le="726" ce="13" kind="&amp;">
<n32 lb="726" cb="7">
<n32 lb="726" cb="7">
<drx lb="726" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="726" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="726" cb="19" le="726" ce="29" kind="|=">
<drx lb="726" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="726" cb="29"/>
</cao>
</if>
<if lb="727" cb="3" le="727" ce="29">
<n32 lb="727" cb="7" le="727" ce="13">
<xop lb="727" cb="7" le="727" ce="13" kind="&amp;">
<n32 lb="727" cb="7">
<n32 lb="727" cb="7">
<drx lb="727" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="727" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="727" cb="19" le="727" ce="29" kind="|=">
<drx lb="727" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="727" cb="29"/>
</cao>
</if>
<if lb="728" cb="3" le="728" ce="29">
<n32 lb="728" cb="7" le="728" ce="13">
<xop lb="728" cb="7" le="728" ce="13" kind="&amp;">
<n32 lb="728" cb="7">
<n32 lb="728" cb="7">
<drx lb="728" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="728" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="728" cb="19" le="728" ce="29" kind="|=">
<drx lb="728" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="728" cb="29"/>
</cao>
</if>
<if lb="729" cb="3" le="729" ce="29">
<n32 lb="729" cb="7" le="729" ce="13">
<xop lb="729" cb="7" le="729" ce="13" kind="&amp;">
<n32 lb="729" cb="7">
<n32 lb="729" cb="7">
<drx lb="729" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="729" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="729" cb="19" le="729" ce="29" kind="|=">
<drx lb="729" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="729" cb="29"/>
</cao>
</if>
<if lb="730" cb="3" le="730" ce="29">
<n32 lb="730" cb="7" le="730" ce="13">
<xop lb="730" cb="7" le="730" ce="13" kind="&amp;">
<n32 lb="730" cb="7">
<n32 lb="730" cb="7">
<drx lb="730" cb="7" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n45 lb="730" cb="13">
<flit/>
</n45>
</xop>
</n32>
<cao lb="730" cb="19" le="730" ce="29" kind="|=">
<drx lb="730" cb="19" kind="lvalue" nm="EncVal"/>
<n45 lb="730" cb="29"/>
</cao>
</if>
<rx lb="731" cb="3" le="731" ce="27" pvirg="true">
<xop lb="731" cb="10" le="731" ce="27" kind="|">
<n46 lb="731" cb="10" le="731" ce="23">
<exp pvirg="true"/>
<xop lb="731" cb="11" le="731" ce="21" kind="&lt;&lt;">
<n32 lb="731" cb="11">
<drx lb="731" cb="11" kind="lvalue" nm="EncVal"/>
</n32>
<n45 lb="731" cb="21"/>
</xop>
</n46>
<n32 lb="731" cb="27">
<drx lb="731" cb="27" kind="lvalue" nm="EncVal"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</f>
</ns>
</ns>
<ns name="llvm" id="e8fad18467a53f44f619972cb395bbd5_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="20" lineend="53" original="">
<cr namespace="llvm" access="none" kind="class" name="MCAsmBackend" id="e8fad18467a53f44f619972cb395bbd5_349d511eccf30687ee1a1b76545b88ad" file="2" linestart="21" lineend="21"/>
<cr namespace="llvm" access="none" kind="class" name="MCCodeEmitter" id="e8fad18467a53f44f619972cb395bbd5_af4399f4437e115c3386bc7c1443e314" file="2" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" kind="class" name="MCContext" id="e8fad18467a53f44f619972cb395bbd5_66d5a04d181dc2d379aee3c1da9a8316" file="2" linestart="23" lineend="23" previous="c6c8e579ec4c80fd3bfd5c18c764ca89_66d5a04d181dc2d379aee3c1da9a8316"/>
<cr namespace="llvm" access="none" kind="class" name="MCInstrInfo" id="e8fad18467a53f44f619972cb395bbd5_3154168936e3cc4a9a27a3297d84f582" file="2" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="MCRegisterInfo" id="e8fad18467a53f44f619972cb395bbd5_7954e37c4b10f3a785d361edefa9f2d1" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="MCObjectWriter" id="e8fad18467a53f44f619972cb395bbd5_4e073ab275d03ee1a33c7f36dfe72918" file="2" linestart="26" lineend="26"/>
<cr namespace="llvm" access="none" kind="class" name="MCSubtargetInfo" id="e8fad18467a53f44f619972cb395bbd5_85fb6388fd852e64748b49bf30717000" file="2" linestart="27" lineend="27"/>
<cr namespace="llvm" access="none" kind="class" name="StringRef" id="e8fad18467a53f44f619972cb395bbd5_1025e290e4030296f4991e57e4952f33" file="2" linestart="28" lineend="28" previous="c6c8e579ec4c80fd3bfd5c18c764ca89_1025e290e4030296f4991e57e4952f33"/>
<cr namespace="llvm" access="none" kind="class" name="Target" id="e8fad18467a53f44f619972cb395bbd5_85d396bdb7770902808a18c6f2b3bb61" file="2" linestart="29" lineend="29"/>
<cr namespace="llvm" access="none" kind="class" name="raw_ostream" id="e8fad18467a53f44f619972cb395bbd5_a0739cdc4bf02ac0124031b03f4267a6" file="2" linestart="30" lineend="30" previous="c6c8e579ec4c80fd3bfd5c18c764ca89_a0739cdc4bf02ac0124031b03f4267a6"/>
<v namespace="llvm" name="TheAArch64leTarget" proto="llvm::Target" id="e8fad18467a53f44f619972cb395bbd5_6e76e3e63b6e0c0f6231128731d589bf" file="2" linestart="32" lineend="32" storage="extern" access2="none">
<rt>
<cr id="e8fad18467a53f44f619972cb395bbd5_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="TheAArch64beTarget" proto="llvm::Target" id="e8fad18467a53f44f619972cb395bbd5_935fe870dacb12ab3b0dd7ec68ea2a0c" file="2" linestart="33" lineend="33" storage="extern" access2="none">
<rt>
<cr id="e8fad18467a53f44f619972cb395bbd5_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="TheARM64Target" proto="llvm::Target" id="e8fad18467a53f44f619972cb395bbd5_d1338b70ef14424221fbe6c127cd225d" file="2" linestart="34" lineend="34" storage="extern" access2="none">
<rt>
<cr id="e8fad18467a53f44f619972cb395bbd5_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<f namespace="llvm" name="createAArch64MCCodeEmitter" id="e8fad18467a53f44f619972cb395bbd5_def0436afe68060f4b90d12b7dac475e" file="2" linestart="36" lineend="39" access="none" hasbody="true">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAArch64leAsmBackend" id="e8fad18467a53f44f619972cb395bbd5_628dbcd8ceb69908556049e8b4748f62" file="2" linestart="40" lineend="42" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="e8fad18467a53f44f619972cb395bbd5_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e8fad18467a53f44f619972cb395bbd5_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAArch64beAsmBackend" id="e8fad18467a53f44f619972cb395bbd5_6ca8625e6c7557ba1dad9edbc710e1f8" file="2" linestart="43" lineend="45" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="e8fad18467a53f44f619972cb395bbd5_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e8fad18467a53f44f619972cb395bbd5_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAArch64ELFObjectWriter" id="e8fad18467a53f44f619972cb395bbd5_e4f5b1fde0ab97ef5dc939999298e102" file="2" linestart="47" lineend="48" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OSABI" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="IsLittleEndian" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAArch64MachObjectWriter" id="e8fad18467a53f44f619972cb395bbd5_5bc8cc7bbece965fd141902adf5e4ec3" file="2" linestart="50" lineend="51" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="CPUType" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="CPUSubtype" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="a02134cf98a7511a1f2de07587fbe4b7_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="26" lineend="26"/>
<v name="MCNumEmitted" proto="llvm::Statistic" id="a02134cf98a7511a1f2de07587fbe4b7_f56ae74dc9a4c6c9ca07b572f7b32eec" file="1" linestart="30" lineend="30" storage="static" init="true" access2="none">
<ety>
<rt>
<cr id="8185a048b373f3ad81236738e85d23ad_0b176c4534fe11d3d36c4ba4a9d20603"/>
</rt>
</ety>
<Stmt>
<il lb="30" cb="1" le="30" ce="1">
<exp pvirg="true"/>
<n32 lb="30" cb="1">
<n52 lb="30" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="30" cb="1">
<n52 lb="30" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="30" cb="1">
<n45 lb="30" cb="1">
<flit/>
</n45>
</n32>
<n32 lb="30" cb="1">
<n45 lb="30" cb="1"/>
</n32>
</il>

</Stmt>
</v>
<v name="MCNumFixups" proto="llvm::Statistic" id="a02134cf98a7511a1f2de07587fbe4b7_f2d16f03330676b5ee624b2b4f6343e7" file="1" linestart="31" lineend="31" storage="static" init="true" access2="none">
<ety>
<rt>
<cr id="8185a048b373f3ad81236738e85d23ad_0b176c4534fe11d3d36c4ba4a9d20603"/>
</rt>
</ety>
<Stmt>
<il lb="31" cb="1" le="31" ce="1">
<exp pvirg="true"/>
<n32 lb="31" cb="1">
<n52 lb="31" cb="1"/>
</n32>
<n32 lb="31" cb="1">
<n52 lb="31" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="31" cb="1">
<n45 lb="31" cb="1"/>
</n32>
<n32 lb="31" cb="1">
<n45 lb="31" cb="1"/>
</n32>
</il>

</Stmt>
</v>
<ns name="" id="a02134cf98a7511a1f2de07587fbe4b7_43bdcff846069eec8f780891b4754c4e" file="1" linestart="33" lineend="204">
<cr namespace="anonymous_namespace{aarch64mccodeemitter.cpp}" access="none" depth="1" kind="class" name="AArch64MCCodeEmitter" id="a02134cf98a7511a1f2de07587fbe4b7_fde5257877e60dd34580c163f9e11c26" file="1" linestart="35" lineend="202">
<base access="public">
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</base>
<cr access="public" kind="class" name="AArch64MCCodeEmitter" id="a02134cf98a7511a1f2de07587fbe4b7_8db15f8f5eb7d3f218f438c28dbbd5a2" file="1" linestart="35" lineend="35"/>
<fl name="Ctx" id="a02134cf98a7511a1f2de07587fbe4b7_91a901bff739a8207b9a24bd7fbbfebf" file="1" linestart="36" lineend="36" isLiteral="true" isRef="true" access="private" proto="llvm::MCContext &amp;">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
</fl>
<c name="AArch64MCCodeEmitter" id="a02134cf98a7511a1f2de07587fbe4b7_2b0493d8df6be000e15fad82a605fea4" file="1" linestart="38" lineend="38" copyconst="true" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AArch64MCCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="a02134cf98a7511a1f2de07587fbe4b7_fde5257877e60dd34580c163f9e11c26"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="a02134cf98a7511a1f2de07587fbe4b7_b3322ec417b3ea9dc8802bc73028d62e" file="1" linestart="39" lineend="39" operator="true" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AArch64MCCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="a02134cf98a7511a1f2de07587fbe4b7_fde5257877e60dd34580c163f9e11c26"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<c name="AArch64MCCodeEmitter" id="a02134cf98a7511a1f2de07587fbe4b7_e8cf94b6ab003158ea0ffeef8408db05" file="1" linestart="41" lineend="43" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="mcii" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="sti" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="41" cb="3">
<typeptr id="a58073b6dedec8d5532f4b2835be2ded_c04ff4ff14d8fd9d05b9b8ff9aa1046f"/>
<temp/>
</n10>

</BaseInit>
<initlist id="a02134cf98a7511a1f2de07587fbe4b7_91a901bff739a8207b9a24bd7fbbfebf">
<Stmt>
<drx lb="43" cb="13" kind="lvalue" nm="ctx"/>

</Stmt>
</initlist>
<Stmt>
<u lb="43" cb="18" le="43" ce="19"/>

</Stmt>
</c>
<d name="~AArch64MCCodeEmitter" id="a02134cf98a7511a1f2de07587fbe4b7_9568a85ac7c2159558523b30f621a8d5" file="1" linestart="45" lineend="45" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="45" cb="27" le="45" ce="28"/>

</Stmt>
</d>
<m name="getBinaryCodeForInstr" id="a02134cf98a7511a1f2de07587fbe4b7_f9731a42eddbfaec6d4045348658f9ca" file="1" linestart="49" lineend="51" access="public">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMachineOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_829a75618778acaa0d332108465d300d" file="1" linestart="55" lineend="57" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MCOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<ft name="getLdStUImm12OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_52bf1bfbe3e9e3db190b6fecf1c25013" file="1" linestart="62" lineend="65">
<template_parameters>
<DeclaratorDecl name="FixupKind" id="a02134cf98a7511a1f2de07587fbe4b7_f357a6c2a24d54b070c1aaddd76e5b53" file="1" linestart="62" lineend="62" depth="" index="">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</DeclaratorDecl>
</template_parameters>
<m name="getLdStUImm12OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_09e016f13c97cf04e39c73e1ce860cad" file="1" linestart="63" lineend="65" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
</ft>
<m name="getAdrLabelOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_3e1287ad4656181dfeb403c1d1876554" file="1" linestart="69" lineend="71" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getAddSubImmOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_f9467d0a8e17c7c03158b57c5f68fcdf" file="1" linestart="75" lineend="77" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getCondBranchTargetOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_ac9373a1a134fc6705e3e3842b4d3626" file="1" linestart="81" lineend="83" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getLoadLiteralOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_7919adaf33b5da94d764cc2ca462f688" file="1" linestart="87" lineend="89" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMemExtendOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_301a89c89201773b0c7fa830e08280ad" file="1" linestart="94" lineend="96" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getTestBranchTargetOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_cee75c1f2ecaa56aa0958ce29037cdf1" file="1" linestart="100" lineend="102" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getBranchTargetOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_e565d43ea1193f3ef405bce180a58b54" file="1" linestart="106" lineend="108" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMoveWideImmOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_5bad3f438500bffdfd69fe32e23627e4" file="1" linestart="112" lineend="114" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVecShifterOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_2205474f0825c9ae6dad662772f85b46" file="1" linestart="117" lineend="119" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMoveVecShifterOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_6b27e957eab84a4029ead002a2353466" file="1" linestart="123" lineend="125" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getFixedPointScaleOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_6f5b794e815c4e46b7b26880c7acf543" file="1" linestart="129" lineend="131" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVecShiftR64OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_6b99b1c16f9217957e850a96010b534c" file="1" linestart="133" lineend="135" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVecShiftR32OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_b81df240fb11c7aa1d801621053bc3cd" file="1" linestart="136" lineend="138" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVecShiftR16OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_12cc8d346696c989fc678617b4b82d0c" file="1" linestart="139" lineend="141" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVecShiftR8OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_32192ae1b1b5a9013191c318d5660a2e" file="1" linestart="142" lineend="144" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVecShiftL64OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_ba42be4946eccea56f9b1a6eaa4794a0" file="1" linestart="145" lineend="147" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVecShiftL32OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_59436ce033147810830320d268e1206b" file="1" linestart="148" lineend="150" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVecShiftL16OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_f221f428775e39090395303101a60698" file="1" linestart="151" lineend="153" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVecShiftL8OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_f25d1886dffaf74768097dc5d5b99af6" file="1" linestart="154" lineend="156" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSIMDShift64OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_b14e15a7856c40a95137c8a0656dd989" file="1" linestart="160" lineend="162" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSIMDShift64_32OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_c9e3e94c1bbb2223e39f0f2c6efc60c9" file="1" linestart="164" lineend="166" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSIMDShift32OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_2cafcc1a040edf9357e1392d5742b93e" file="1" linestart="168" lineend="170" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSIMDShift16OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_c13516d733d5d0870a9c8e55694dc7fa" file="1" linestart="172" lineend="174" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="fixMOVZ" id="a02134cf98a7511a1f2de07587fbe4b7_d0daf17dcb8d33c1378459fa5f5c0183" file="1" linestart="176" lineend="177" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="EncodedValue" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="EmitByte" id="a02134cf98a7511a1f2de07587fbe4b7_5de02f1ae5d10ab6c9ae7b4e7489e02c" file="1" linestart="179" lineend="179" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="C" proto="unsigned char" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned char"/>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="179" cb="57" le="179" ce="74">
<ocx lb="179" cb="59" le="179" ce="71" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="179" cb="62">
<drx lb="179" cb="62" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="179" cb="59" kind="lvalue" nm="OS"/>
<ocast lb="179" cb="65" le="179" ce="71">
<bt name="char"/>
<n32 lb="179" cb="71">
<n32 lb="179" cb="71">
<drx lb="179" cb="71" kind="lvalue" nm="C"/>
</n32>
</n32>
</ocast>
</ocx>
</u>

</Stmt>
</m>
<m name="EmitConstant" id="a02134cf98a7511a1f2de07587fbe4b7_ca3b0110b7425c38e05a6029aba52571" file="1" linestart="181" lineend="187" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Val" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="Size" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="181" cb="73" le="187" ce="3">
<fx lb="183" cb="5" le="186" ce="5">
<dst lb="183" cb="10" le="183" ce="24">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="183" cb="23">
<n45 lb="183" cb="23">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="183" cb="26" le="183" ce="31" kind="!=">
<n32 lb="183" cb="26">
<drx lb="183" cb="26" kind="lvalue" nm="i"/>
</n32>
<n32 lb="183" cb="31">
<drx lb="183" cb="31" kind="lvalue" nm="Size"/>
</n32>
</xop>
<uo lb="183" cb="37" le="183" ce="39" kind="++">
<drx lb="183" cb="39" kind="lvalue" nm="i"/>
</uo>
<u lb="183" cb="42" le="186" ce="5">
<mce lb="184" cb="7" le="184" ce="29" nbparm="2" id="a02134cf98a7511a1f2de07587fbe4b7_5de02f1ae5d10ab6c9ae7b4e7489e02c">
<exp pvirg="true"/>
<mex lb="184" cb="7" id="a02134cf98a7511a1f2de07587fbe4b7_5de02f1ae5d10ab6c9ae7b4e7489e02c" nm="EmitByte" arrow="1">
<n19 lb="184" cb="7"/>
</mex>
<n32 lb="184" cb="16" le="184" ce="22">
<xop lb="184" cb="16" le="184" ce="22" kind="&amp;">
<n32 lb="184" cb="16">
<drx lb="184" cb="16" kind="lvalue" nm="Val"/>
</n32>
<n32 lb="184" cb="22">
<n45 lb="184" cb="22">
<flit/>
</n45>
</n32>
</xop>
</n32>
<drx lb="184" cb="27" kind="lvalue" nm="OS"/>
</mce>
<cao lb="185" cb="7" le="185" ce="15" kind="&gt;&gt;=">
<drx lb="185" cb="7" kind="lvalue" nm="Val"/>
<n45 lb="185" cb="15">
<flit/>
</n45>
</cao>
</u>
</fx>
</u>

</Stmt>
</m>
<m name="EncodeInstruction" id="a02134cf98a7511a1f2de07587fbe4b7_a528e07e6dbeca311fc791edf886315e" file="1" linestart="189" lineend="191" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="fixMulHigh" id="a02134cf98a7511a1f2de07587fbe4b7_a84b7ae3fa50a72f6cb0e4df0ee7bb2a" file="1" linestart="193" lineend="194" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="EncodedValue" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<ft name="fixLoadStoreExclusive" id="a02134cf98a7511a1f2de07587fbe4b7_3cdbddae0e0afbfa0271fefb75a586e3" file="1" linestart="196" lineend="198">
<template_parameters>
<DeclaratorDecl name="hasRs" id="a02134cf98a7511a1f2de07587fbe4b7_257a81a6c8440ebb22924ac2f75f3876" file="1" linestart="196" lineend="196" depth="" index="">
<bt name="int"/>
</DeclaratorDecl>
<DeclaratorDecl name="hasRt2" id="a02134cf98a7511a1f2de07587fbe4b7_947209e4f062d9d8bf43bd6d056b3767" file="1" linestart="196" lineend="196" depth="" index="">
<bt name="int"/>
</DeclaratorDecl>
</template_parameters>
<m name="fixLoadStoreExclusive" id="a02134cf98a7511a1f2de07587fbe4b7_f3d57fda0eedaf52d05b69f9bf561d4b" file="1" linestart="196" lineend="198" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="EncodedValue" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
</ft>
<m name="fixOneOperandFPComparison" id="a02134cf98a7511a1f2de07587fbe4b7_c2a19c963c4d3331e9092a8727248b8b" file="1" linestart="200" lineend="201" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="EncodedValue" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
</cr>
</ns>
<f namespace="llvm" name="createAArch64MCCodeEmitter" id="a02134cf98a7511a1f2de07587fbe4b7_def0436afe68060f4b90d12b7dac475e" file="1" linestart="206" lineend="211" previous="e8fad18467a53f44f619972cb395bbd5_def0436afe68060f4b90d12b7dac475e" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="209" cb="65" le="211" ce="1">
<rx lb="210" cb="3" le="210" ce="49" pvirg="true">
<n32 lb="210" cb="10" le="210" ce="49">
<new lb="210" cb="10" le="210" ce="49">
<typeptr id="a02134cf98a7511a1f2de07587fbe4b7_e8cf94b6ab003158ea0ffeef8408db05"/>
<exp pvirg="true"/>
<n10 lb="210" cb="14" le="210" ce="49">
<typeptr id="a02134cf98a7511a1f2de07587fbe4b7_e8cf94b6ab003158ea0ffeef8408db05"/>
<temp/>
<drx lb="210" cb="35" kind="lvalue" nm="MCII"/>
<drx lb="210" cb="41" kind="lvalue" nm="STI"/>
<drx lb="210" cb="46" kind="lvalue" nm="Ctx"/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="getMachineOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_829a75618778acaa0d332108465d300d" file="1" linestart="215" lineend="224" previous="a02134cf98a7511a1f2de07587fbe4b7_829a75618778acaa0d332108465d300d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MCOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="218" cb="75" le="224" ce="1">
<if lb="219" cb="3" le="220" ce="63">
<mce lb="219" cb="7" le="219" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="219" cb="7" le="219" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<drx lb="219" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="220" cb="5" le="220" ce="63" pvirg="true">
<n32 lb="220" cb="12" le="220" ce="63">
<mce lb="220" cb="12" le="220" ce="63" nbparm="1" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5">
<exp pvirg="true"/>
<mex lb="220" cb="12" le="220" ce="35" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5" nm="getEncodingValue" arrow="1">
<mce lb="220" cb="12" le="220" ce="32" nbparm="0" id="0521a692a6291d3af05cf9d97c086513_b381074f9ecfa44cf406df21544f248a">
<exp pvirg="true"/>
<mex lb="220" cb="12" le="220" ce="16" id="0521a692a6291d3af05cf9d97c086513_b381074f9ecfa44cf406df21544f248a" nm="getRegisterInfo" point="1">
<n32 lb="220" cb="12">
<mex lb="220" cb="12" kind="lvalue" id="a02134cf98a7511a1f2de07587fbe4b7_91a901bff739a8207b9a24bd7fbbfebf" nm="Ctx" arrow="1">
<n19 lb="220" cb="12"/>
</mex>
</n32>
</mex>
</mce>
</mex>
<mce lb="220" cb="52" le="220" ce="62" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd">
<exp pvirg="true"/>
<mex lb="220" cb="52" le="220" ce="55" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd" nm="getReg" point="1">
<drx lb="220" cb="52" kind="lvalue" nm="MO"/>
</mex>
</mce>
</mce>
</n32>
</rx>
</if>
<ocast lb="222" cb="3" le="222" ce="3">
<bt name="void"/>
<n46 lb="222" cb="3" le="222" ce="3">
<exp pvirg="true"/>
<xop lb="222" cb="3" le="222" ce="3" kind="||">
<n46 lb="222" cb="3" le="222" ce="3">
<exp pvirg="true"/>
<uo lb="222" cb="3" le="222" ce="3" kind="!">
<uo lb="222" cb="3" le="222" ce="3" kind="!">
<n46 lb="222" cb="3" le="222" ce="3">
<exp pvirg="true"/>
<xop lb="222" cb="3" le="222" ce="3" kind="&amp;&amp;">
<mce lb="222" cb="3" le="222" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="222" cb="3" le="222" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="222" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="222" cb="3">
<n32 lb="222" cb="3">
<n52 lb="222" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="222" cb="3" le="222" ce="3">
<n46 lb="222" cb="3" le="222" ce="3">
<exp pvirg="true"/>
<xop lb="222" cb="3" le="222" ce="3" kind=",">
<ce lb="222" cb="3" le="222" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="222" cb="3">
<drx lb="222" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="222" cb="3">
<n52 lb="222" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="222" cb="3">
<n52 lb="222" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="222" cb="3">
<n45 lb="222" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="222" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="223" cb="3" le="223" ce="43" pvirg="true">
<scast lb="223" cb="10" le="223" ce="43">
<cast cast="NoOp">
<bt name="unsigned int"/>
</cast>
<n32 lb="223" cb="32" le="223" ce="42">
<mce lb="223" cb="32" le="223" ce="42" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="223" cb="32" le="223" ce="35" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="223" cb="32" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</scast>
</rx>
</u>

</Stmt>
</m>
<ft name="getLdStUImm12OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_52bf1bfbe3e9e3db190b6fecf1c25013" file="1" linestart="226" lineend="243" previous="a02134cf98a7511a1f2de07587fbe4b7_52bf1bfbe3e9e3db190b6fecf1c25013">
<template_parameters>
<DeclaratorDecl name="FixupKind" id="a02134cf98a7511a1f2de07587fbe4b7_f357a6c2a24d54b070c1aaddd76e5b53" file="1" linestart="226" lineend="226" depth="" index="">
<bt name="unsigned int"/>
</DeclaratorDecl>
</template_parameters>
<m name="getLdStUImm12OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_09e016f13c97cf04e39c73e1ce860cad" file="1" linestart="226" lineend="243" previous="a02134cf98a7511a1f2de07587fbe4b7_09e016f13c97cf04e39c73e1ce860cad" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="229" cb="78" le="243" ce="1">
<dst lb="230" cb="3" le="230" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="230" cb="25" le="230" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="230" cb="25" le="230" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="230" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="230" cb="39">
<drx lb="230" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="231" cb="3" le="231" ce="22">
<exp pvirg="true"/>
<Var nm="ImmVal" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="231" cb="21">
<n45 lb="231" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<if lb="233" cb="3" le="240" ce="3" else="true" elselb="235" elsecb="8">
<mce lb="233" cb="7" le="233" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="233" cb="7" le="233" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="233" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<xop lb="234" cb="5" le="234" ce="47" kind="=">
<drx lb="234" cb="5" kind="lvalue" nm="ImmVal"/>
<scast lb="234" cb="14" le="234" ce="47">
<cast cast="NoOp">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</cast>
<n32 lb="234" cb="36" le="234" ce="46">
<mce lb="234" cb="36" le="234" ce="46" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="234" cb="36" le="234" ce="39" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="234" cb="36" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</scast>
</xop>
<u lb="235" cb="8" le="240" ce="3">
<ocast lb="236" cb="5" le="236" ce="5">
<bt name="void"/>
<n46 lb="236" cb="5" le="236" ce="5">
<exp pvirg="true"/>
<xop lb="236" cb="5" le="236" ce="5" kind="||">
<n46 lb="236" cb="5" le="236" ce="5">
<exp pvirg="true"/>
<uo lb="236" cb="5" le="236" ce="5" kind="!">
<uo lb="236" cb="5" le="236" ce="5" kind="!">
<n46 lb="236" cb="5" le="236" ce="5">
<exp pvirg="true"/>
<xop lb="236" cb="5" le="236" ce="5" kind="&amp;&amp;">
<mce lb="236" cb="5" le="236" ce="5" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c">
<exp pvirg="true"/>
<mex lb="236" cb="5" le="236" ce="5" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c" nm="isExpr" point="1">
<drx lb="236" cb="5" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="236" cb="5">
<n32 lb="236" cb="5">
<n52 lb="236" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="236" cb="5" le="236" ce="5">
<n46 lb="236" cb="5" le="236" ce="5">
<exp pvirg="true"/>
<xop lb="236" cb="5" le="236" ce="5" kind=",">
<ce lb="236" cb="5" le="236" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="236" cb="5">
<drx lb="236" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="236" cb="5">
<n52 lb="236" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="236" cb="5">
<n52 lb="236" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="236" cb="5">
<n45 lb="236" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="236" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="237" cb="5" le="237" ce="46">
<exp pvirg="true"/>
<Var nm="Kind" value="true">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<n26 lb="237" cb="24" le="237" ce="45">
<drx lb="237" cb="36" id="a02134cf98a7511a1f2de07587fbe4b7_f357a6c2a24d54b070c1aaddd76e5b53" nm="FixupKind"/>
</n26>
</Var>
</dst>
<mce lb="238" cb="5" le="238" ce="73" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="238" cb="5" le="238" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="238" cb="5">
<drx lb="238" cb="5" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="238" cb="22" le="238" ce="72">
<exp pvirg="true"/>
<n32 lb="238" cb="22" le="238" ce="72">
<ce lb="238" cb="22" le="238" ce="72" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="238" cb="22" le="238" ce="31">
<drx lb="238" cb="22" le="238" ce="31" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="238" cb="38">
<n45 lb="238" cb="38"/>
</n32>
<mce lb="238" cb="41" le="238" ce="52" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="238" cb="41" le="238" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="238" cb="41" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="238" cb="55">
<drx lb="238" cb="55" kind="lvalue" nm="Kind"/>
</n32>
<n10 lb="238" cb="61" le="238" ce="71">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="238" cb="61" le="238" ce="71">
<exp pvirg="true"/>
<mce lb="238" cb="61" le="238" ce="71" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd">
<exp pvirg="true"/>
<mex lb="238" cb="61" le="238" ce="64" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd" nm="getLoc" point="1">
<drx lb="238" cb="61" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mte>
</n10>
</ce>
</n32>
</mte>
</mce>
<ocx lb="239" cb="5" le="239" ce="7" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="239" cb="5">
<drx lb="239" cb="5" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="239" cb="7" kind="lvalue" id="a02134cf98a7511a1f2de07587fbe4b7_f2d16f03330676b5ee624b2b4f6343e7" nm="MCNumFixups"/>
</ocx>
</u>
</if>
<rx lb="242" cb="3" le="242" ce="10" pvirg="true">
<n32 lb="242" cb="10">
<drx lb="242" cb="10" kind="lvalue" nm="ImmVal"/>
</n32>
</rx>
</u>

</Stmt>
</m>
</ft>
<m name="getAdrLabelOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_3e1287ad4656181dfeb403c1d1876554" file="1" linestart="247" lineend="268" previous="a02134cf98a7511a1f2de07587fbe4b7_3e1287ad4656181dfeb403c1d1876554" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="250" cb="76" le="268" ce="1">
<dst lb="251" cb="3" le="251" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="251" cb="25" le="251" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="251" cb="25" le="251" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="251" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="251" cb="39">
<drx lb="251" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<if lb="254" cb="3" le="255" ce="22">
<mce lb="254" cb="7" le="254" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="254" cb="7" le="254" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="254" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="255" cb="5" le="255" ce="22" pvirg="true">
<n32 lb="255" cb="12" le="255" ce="22">
<mce lb="255" cb="12" le="255" ce="22" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="255" cb="12" le="255" ce="15" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="255" cb="12" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</rx>
</if>
<ocast lb="256" cb="3" le="256" ce="3">
<bt name="void"/>
<n46 lb="256" cb="3" le="256" ce="3">
<exp pvirg="true"/>
<xop lb="256" cb="3" le="256" ce="3" kind="||">
<n46 lb="256" cb="3" le="256" ce="3">
<exp pvirg="true"/>
<uo lb="256" cb="3" le="256" ce="3" kind="!">
<uo lb="256" cb="3" le="256" ce="3" kind="!">
<n46 lb="256" cb="3" le="256" ce="3">
<exp pvirg="true"/>
<xop lb="256" cb="3" le="256" ce="3" kind="&amp;&amp;">
<mce lb="256" cb="3" le="256" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c">
<exp pvirg="true"/>
<mex lb="256" cb="3" le="256" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c" nm="isExpr" point="1">
<drx lb="256" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="256" cb="3">
<n32 lb="256" cb="3">
<n52 lb="256" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="256" cb="3" le="256" ce="3">
<n46 lb="256" cb="3" le="256" ce="3">
<exp pvirg="true"/>
<xop lb="256" cb="3" le="256" ce="3" kind=",">
<ce lb="256" cb="3" le="256" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="256" cb="3">
<drx lb="256" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="256" cb="3">
<n52 lb="256" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="256" cb="3">
<n52 lb="256" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="256" cb="3">
<n45 lb="256" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="256" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="257" cb="3" le="257" ce="36">
<exp pvirg="true"/>
<Var nm="Expr">
<pt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_0f29b7896b35764a545396257701b0ee"/>
</rt>
</QualType>
</pt>
<mce lb="257" cb="24" le="257" ce="35" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="257" cb="24" le="257" ce="27" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="257" cb="24" kind="lvalue" nm="MO"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="259" cb="3" le="261" ce="80">
<exp pvirg="true"/>
<Var nm="Kind" value="true">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
</Var>
</dst>
<mce lb="262" cb="3" le="262" ce="63" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="262" cb="3" le="262" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="262" cb="3">
<drx lb="262" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="262" cb="20" le="262" ce="62">
<exp pvirg="true"/>
<n32 lb="262" cb="20" le="262" ce="62">
<ce lb="262" cb="20" le="262" ce="62" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="262" cb="20" le="262" ce="29">
<drx lb="262" cb="20" le="262" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="262" cb="36">
<n45 lb="262" cb="36"/>
</n32>
<n32 lb="262" cb="39">
<drx lb="262" cb="39" kind="lvalue" nm="Expr"/>
</n32>
<n32 lb="262" cb="45">
<drx lb="262" cb="45" kind="lvalue" nm="Kind"/>
</n32>
<n10 lb="262" cb="51" le="262" ce="61">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="262" cb="51" le="262" ce="61">
<exp pvirg="true"/>
<mce lb="262" cb="51" le="262" ce="61" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd">
<exp pvirg="true"/>
<mex lb="262" cb="51" le="262" ce="54" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd" nm="getLoc" point="1">
<drx lb="262" cb="51" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mte>
</n10>
</ce>
</n32>
</mte>
</mce>
<ocx lb="264" cb="3" le="264" ce="18" nbparm="2" id="8185a048b373f3ad81236738e85d23ad_a482048dfb7673f21bddd8079737b163">
<exp pvirg="true"/>
<n32 lb="264" cb="15">
<drx lb="264" cb="15" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_a482048dfb7673f21bddd8079737b163" nm="operator+="/>
</n32>
<drx lb="264" cb="3" kind="lvalue" id="a02134cf98a7511a1f2de07587fbe4b7_f2d16f03330676b5ee624b2b4f6343e7" nm="MCNumFixups"/>
<mte lb="264" cb="18">
<exp pvirg="true"/>
<n32 lb="264" cb="18">
<n45 lb="264" cb="18">
<flit/>
</n45>
</n32>
</mte>
</ocx>
<rx lb="267" cb="3" le="267" ce="10" pvirg="true">
<n32 lb="267" cb="10">
<n45 lb="267" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getAddSubImmOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_f9467d0a8e17c7c03158b57c5f68fcdf" file="1" linestart="273" lineend="297" previous="a02134cf98a7511a1f2de07587fbe4b7_f9467d0a8e17c7c03158b57c5f68fcdf" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="276" cb="77" le="297" ce="1">
<dst lb="278" cb="3" le="278" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="278" cb="25" le="278" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="278" cb="25" le="278" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="278" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="278" cb="39">
<drx lb="278" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="279" cb="3" le="279" ce="50">
<exp pvirg="true"/>
<Var nm="MO1">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="279" cb="26" le="279" ce="49" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="279" cb="26" le="279" ce="29" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="279" cb="26" kind="lvalue" nm="MI"/>
</mex>
<xop lb="279" cb="40" le="279" ce="48" kind="+">
<n32 lb="279" cb="40">
<drx lb="279" cb="40" kind="lvalue" nm="OpIdx"/>
</n32>
<n32 lb="279" cb="48">
<n45 lb="279" cb="48">
<flit/>
</n45>
</n32>
</xop>
</mce>
</Var>
</dst>
<ocast lb="280" cb="3" le="280" ce="3">
<bt name="void"/>
<n46 lb="280" cb="3" le="280" ce="3">
<exp pvirg="true"/>
<xop lb="280" cb="3" le="280" ce="3" kind="||">
<n46 lb="280" cb="3" le="280" ce="3">
<exp pvirg="true"/>
<uo lb="280" cb="3" le="280" ce="3" kind="!">
<uo lb="280" cb="3" le="280" ce="3" kind="!">
<n46 lb="280" cb="3" le="280" ce="3">
<exp pvirg="true"/>
<xop lb="280" cb="3" le="280" ce="3" kind="&amp;&amp;">
<xop lb="280" cb="3" le="280" ce="3" kind="==">
<n32 lb="280" cb="3" le="280" ce="3">
<ce lb="280" cb="3" le="280" ce="3" nbparm="1" id="864223d452b25e8af751853e029bbe7d_0901fd215348f3d42426c412907e1b2f">
<exp pvirg="true"/>
<n32 lb="280" cb="3" le="280" ce="3">
<drx lb="280" cb="3" le="280" ce="3" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_0901fd215348f3d42426c412907e1b2f" nm="getShiftType"/>
</n32>
<n32 lb="280" cb="3" le="280" ce="3">
<mce lb="280" cb="3" le="280" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="280" cb="3" le="280" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="280" cb="3" kind="lvalue" nm="MO1"/>
</mex>
</mce>
</n32>
</ce>
</n32>
<n32 lb="280" cb="3" le="280" ce="3">
<drx lb="280" cb="3" le="280" ce="3" id="864223d452b25e8af751853e029bbe7d_12e50e7cfd004faeaf359b28bc6c30c1" nm="LSL"/>
</n32>
</xop>
<n32 lb="280" cb="3">
<n32 lb="280" cb="3">
<n52 lb="280" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="280" cb="3" le="280" ce="3">
<n46 lb="280" cb="3" le="280" ce="3">
<exp pvirg="true"/>
<xop lb="280" cb="3" le="280" ce="3" kind=",">
<ce lb="280" cb="3" le="280" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="280" cb="3">
<drx lb="280" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="280" cb="3">
<n52 lb="280" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="280" cb="3">
<n52 lb="280" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="280" cb="3">
<n45 lb="280" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="280" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="282" cb="3" le="282" ce="62">
<exp pvirg="true"/>
<Var nm="ShiftVal" value="true">
<bt name="unsigned int"/>
<ce lb="282" cb="23" le="282" ce="61" nbparm="1" id="864223d452b25e8af751853e029bbe7d_f430f91e9c926575e8daf474cf390cfd">
<exp pvirg="true"/>
<n32 lb="282" cb="23" le="282" ce="35">
<drx lb="282" cb="23" le="282" ce="35" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_f430f91e9c926575e8daf474cf390cfd" nm="getShiftValue"/>
</n32>
<n32 lb="282" cb="49" le="282" ce="60">
<mce lb="282" cb="49" le="282" ce="60" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="282" cb="49" le="282" ce="53" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="282" cb="49" kind="lvalue" nm="MO1"/>
</mex>
</mce>
</n32>
</ce>
</Var>
</dst>
<ocast lb="283" cb="3" le="283" ce="3">
<bt name="void"/>
<n46 lb="283" cb="3" le="283" ce="3">
<exp pvirg="true"/>
<xop lb="283" cb="3" le="283" ce="3" kind="||">
<n46 lb="283" cb="3" le="283" ce="3">
<exp pvirg="true"/>
<uo lb="283" cb="3" le="283" ce="3" kind="!">
<uo lb="283" cb="3" le="283" ce="3" kind="!">
<n46 lb="283" cb="3" le="283" ce="3">
<exp pvirg="true"/>
<xop lb="283" cb="3" le="283" ce="3" kind="&amp;&amp;">
<n46 lb="283" cb="3" le="283" ce="3">
<exp pvirg="true"/>
<xop lb="283" cb="3" le="283" ce="3" kind="||">
<xop lb="283" cb="3" le="283" ce="3" kind="==">
<n32 lb="283" cb="3">
<drx lb="283" cb="3" kind="lvalue" nm="ShiftVal"/>
</n32>
<n32 lb="283" cb="3">
<n45 lb="283" cb="3"/>
</n32>
</xop>
<xop lb="283" cb="3" le="283" ce="3" kind="==">
<n32 lb="283" cb="3">
<drx lb="283" cb="3" kind="lvalue" nm="ShiftVal"/>
</n32>
<n32 lb="283" cb="3">
<n45 lb="283" cb="3">
<flit/>
</n45>
</n32>
</xop>
</xop>
</n46>
<n32 lb="283" cb="3">
<n32 lb="283" cb="3">
<n52 lb="283" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="283" cb="3" le="283" ce="3">
<n46 lb="283" cb="3" le="283" ce="3">
<exp pvirg="true"/>
<xop lb="283" cb="3" le="283" ce="3" kind=",">
<ce lb="283" cb="3" le="283" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="283" cb="3">
<drx lb="283" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="283" cb="3">
<n52 lb="283" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="283" cb="3">
<n52 lb="283" cb="3"/>
</n32>
<n32 lb="283" cb="3">
<n45 lb="283" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="283" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<if lb="285" cb="3" le="286" ce="56">
<mce lb="285" cb="7" le="285" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="285" cb="7" le="285" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="285" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="286" cb="5" le="286" ce="56" pvirg="true">
<n32 lb="286" cb="12" le="286" ce="56">
<xop lb="286" cb="12" le="286" ce="56" kind="|">
<mce lb="286" cb="12" le="286" ce="22" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="286" cb="12" le="286" ce="15" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="286" cb="12" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="286" cb="26" le="286" ce="56">
<n46 lb="286" cb="26" le="286" ce="56">
<exp pvirg="true"/>
<co lb="286" cb="27" le="286" ce="55">
<exp pvirg="true"/>
<xop lb="286" cb="27" le="286" ce="39" kind="==">
<n32 lb="286" cb="27">
<drx lb="286" cb="27" kind="lvalue" nm="ShiftVal"/>
</n32>
<n32 lb="286" cb="39">
<n45 lb="286" cb="39"/>
</n32>
</xop>
<n45 lb="286" cb="43"/>
<n46 lb="286" cb="47" le="286" ce="55">
<exp pvirg="true"/>
<xop lb="286" cb="48" le="286" ce="53" kind="&lt;&lt;">
<n45 lb="286" cb="48"/>
<n45 lb="286" cb="53"/>
</xop>
</n46>
</co>
</n46>
</n32>
</xop>
</n32>
</rx>
</if>
<ocast lb="287" cb="3" le="287" ce="3">
<bt name="void"/>
<n46 lb="287" cb="3" le="287" ce="3">
<exp pvirg="true"/>
<xop lb="287" cb="3" le="287" ce="3" kind="||">
<n46 lb="287" cb="3" le="287" ce="3">
<exp pvirg="true"/>
<uo lb="287" cb="3" le="287" ce="3" kind="!">
<uo lb="287" cb="3" le="287" ce="3" kind="!">
<n46 lb="287" cb="3" le="287" ce="3">
<exp pvirg="true"/>
<xop lb="287" cb="3" le="287" ce="3" kind="&amp;&amp;">
<mce lb="287" cb="3" le="287" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c">
<exp pvirg="true"/>
<mex lb="287" cb="3" le="287" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c" nm="isExpr" point="1">
<drx lb="287" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="287" cb="3">
<n32 lb="287" cb="3">
<n52 lb="287" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="287" cb="3" le="287" ce="3">
<n46 lb="287" cb="3" le="287" ce="3">
<exp pvirg="true"/>
<xop lb="287" cb="3" le="287" ce="3" kind=",">
<ce lb="287" cb="3" le="287" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="287" cb="3">
<drx lb="287" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="287" cb="3">
<n52 lb="287" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="287" cb="3">
<n52 lb="287" cb="3"/>
</n32>
<n32 lb="287" cb="3">
<n45 lb="287" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="287" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="288" cb="3" le="288" ce="36">
<exp pvirg="true"/>
<Var nm="Expr">
<pt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_0f29b7896b35764a545396257701b0ee"/>
</rt>
</QualType>
</pt>
<mce lb="288" cb="24" le="288" ce="35" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="288" cb="24" le="288" ce="27" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="288" cb="24" kind="lvalue" nm="MO"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="291" cb="3" le="291" ce="67">
<exp pvirg="true"/>
<Var nm="Kind" value="true">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<n26 lb="291" cb="22" le="291" ce="66">
<drx lb="291" cb="34" le="291" ce="43" id="e5c99bd168a6130f4f6b79e7dffa83f6_19f8d800cae97f1197ea1608c7ccbadc" nm="fixup_aarch64_add_imm12"/>
</n26>
</Var>
</dst>
<mce lb="292" cb="3" le="292" ce="63" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="292" cb="3" le="292" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="292" cb="3">
<drx lb="292" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="292" cb="20" le="292" ce="62">
<exp pvirg="true"/>
<n32 lb="292" cb="20" le="292" ce="62">
<ce lb="292" cb="20" le="292" ce="62" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="292" cb="20" le="292" ce="29">
<drx lb="292" cb="20" le="292" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="292" cb="36">
<n45 lb="292" cb="36"/>
</n32>
<n32 lb="292" cb="39">
<drx lb="292" cb="39" kind="lvalue" nm="Expr"/>
</n32>
<n32 lb="292" cb="45">
<drx lb="292" cb="45" kind="lvalue" nm="Kind"/>
</n32>
<n10 lb="292" cb="51" le="292" ce="61">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="292" cb="51" le="292" ce="61">
<exp pvirg="true"/>
<mce lb="292" cb="51" le="292" ce="61" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd">
<exp pvirg="true"/>
<mex lb="292" cb="51" le="292" ce="54" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd" nm="getLoc" point="1">
<drx lb="292" cb="51" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mte>
</n10>
</ce>
</n32>
</mte>
</mce>
<ocx lb="294" cb="3" le="294" ce="5" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="294" cb="3">
<drx lb="294" cb="3" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="294" cb="5" kind="lvalue" id="a02134cf98a7511a1f2de07587fbe4b7_f2d16f03330676b5ee624b2b4f6343e7" nm="MCNumFixups"/>
</ocx>
<rx lb="296" cb="3" le="296" ce="10" pvirg="true">
<n32 lb="296" cb="10">
<n45 lb="296" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getCondBranchTargetOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_ac9373a1a134fc6705e3e3842b4d3626" file="1" linestart="301" lineend="318" previous="a02134cf98a7511a1f2de07587fbe4b7_ac9373a1a134fc6705e3e3842b4d3626" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="303" cb="39" le="318" ce="1">
<dst lb="304" cb="3" le="304" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="304" cb="25" le="304" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="304" cb="25" le="304" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="304" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="304" cb="39">
<drx lb="304" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<if lb="307" cb="3" le="308" ce="22">
<mce lb="307" cb="7" le="307" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="307" cb="7" le="307" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="307" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="308" cb="5" le="308" ce="22" pvirg="true">
<n32 lb="308" cb="12" le="308" ce="22">
<mce lb="308" cb="12" le="308" ce="22" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="308" cb="12" le="308" ce="15" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="308" cb="12" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</rx>
</if>
<ocast lb="309" cb="3" le="309" ce="3">
<bt name="void"/>
<n46 lb="309" cb="3" le="309" ce="3">
<exp pvirg="true"/>
<xop lb="309" cb="3" le="309" ce="3" kind="||">
<n46 lb="309" cb="3" le="309" ce="3">
<exp pvirg="true"/>
<uo lb="309" cb="3" le="309" ce="3" kind="!">
<uo lb="309" cb="3" le="309" ce="3" kind="!">
<n46 lb="309" cb="3" le="309" ce="3">
<exp pvirg="true"/>
<xop lb="309" cb="3" le="309" ce="3" kind="&amp;&amp;">
<mce lb="309" cb="3" le="309" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c">
<exp pvirg="true"/>
<mex lb="309" cb="3" le="309" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c" nm="isExpr" point="1">
<drx lb="309" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="309" cb="3">
<n32 lb="309" cb="3">
<n52 lb="309" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="309" cb="3" le="309" ce="3">
<n46 lb="309" cb="3" le="309" ce="3">
<exp pvirg="true"/>
<xop lb="309" cb="3" le="309" ce="3" kind=",">
<ce lb="309" cb="3" le="309" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="309" cb="3">
<drx lb="309" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="309" cb="3">
<n52 lb="309" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="309" cb="3">
<n52 lb="309" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="309" cb="3">
<n45 lb="309" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="309" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="311" cb="3" le="311" ce="72">
<exp pvirg="true"/>
<Var nm="Kind" value="true">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<n26 lb="311" cb="22" le="311" ce="71">
<drx lb="311" cb="34" le="311" ce="43" id="e5c99bd168a6130f4f6b79e7dffa83f6_54116e8102b6703a73386ebc77473877" nm="fixup_aarch64_pcrel_branch19"/>
</n26>
</Var>
</dst>
<mce lb="312" cb="3" le="312" ce="71" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="312" cb="3" le="312" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="312" cb="3">
<drx lb="312" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="312" cb="20" le="312" ce="70">
<exp pvirg="true"/>
<n32 lb="312" cb="20" le="312" ce="70">
<ce lb="312" cb="20" le="312" ce="70" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="312" cb="20" le="312" ce="29">
<drx lb="312" cb="20" le="312" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="312" cb="36">
<n45 lb="312" cb="36"/>
</n32>
<mce lb="312" cb="39" le="312" ce="50" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="312" cb="39" le="312" ce="42" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="312" cb="39" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="312" cb="53">
<drx lb="312" cb="53" kind="lvalue" nm="Kind"/>
</n32>
<n10 lb="312" cb="59" le="312" ce="69">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="312" cb="59" le="312" ce="69">
<exp pvirg="true"/>
<mce lb="312" cb="59" le="312" ce="69" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd">
<exp pvirg="true"/>
<mex lb="312" cb="59" le="312" ce="62" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd" nm="getLoc" point="1">
<drx lb="312" cb="59" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mte>
</n10>
</ce>
</n32>
</mte>
</mce>
<ocx lb="314" cb="3" le="314" ce="5" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="314" cb="3">
<drx lb="314" cb="3" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="314" cb="5" kind="lvalue" id="a02134cf98a7511a1f2de07587fbe4b7_f2d16f03330676b5ee624b2b4f6343e7" nm="MCNumFixups"/>
</ocx>
<rx lb="317" cb="3" le="317" ce="10" pvirg="true">
<n32 lb="317" cb="10">
<n45 lb="317" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getLoadLiteralOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_7919adaf33b5da94d764cc2ca462f688" file="1" linestart="322" lineend="340" previous="a02134cf98a7511a1f2de07587fbe4b7_7919adaf33b5da94d764cc2ca462f688" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="325" cb="79" le="340" ce="1">
<dst lb="326" cb="3" le="326" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="326" cb="25" le="326" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="326" cb="25" le="326" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="326" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="326" cb="39">
<drx lb="326" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<if lb="329" cb="3" le="330" ce="22">
<mce lb="329" cb="7" le="329" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="329" cb="7" le="329" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="329" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="330" cb="5" le="330" ce="22" pvirg="true">
<n32 lb="330" cb="12" le="330" ce="22">
<mce lb="330" cb="12" le="330" ce="22" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="330" cb="12" le="330" ce="15" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="330" cb="12" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</rx>
</if>
<ocast lb="331" cb="3" le="331" ce="3">
<bt name="void"/>
<n46 lb="331" cb="3" le="331" ce="3">
<exp pvirg="true"/>
<xop lb="331" cb="3" le="331" ce="3" kind="||">
<n46 lb="331" cb="3" le="331" ce="3">
<exp pvirg="true"/>
<uo lb="331" cb="3" le="331" ce="3" kind="!">
<uo lb="331" cb="3" le="331" ce="3" kind="!">
<n46 lb="331" cb="3" le="331" ce="3">
<exp pvirg="true"/>
<xop lb="331" cb="3" le="331" ce="3" kind="&amp;&amp;">
<mce lb="331" cb="3" le="331" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c">
<exp pvirg="true"/>
<mex lb="331" cb="3" le="331" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c" nm="isExpr" point="1">
<drx lb="331" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="331" cb="3">
<n32 lb="331" cb="3">
<n52 lb="331" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="331" cb="3" le="331" ce="3">
<n46 lb="331" cb="3" le="331" ce="3">
<exp pvirg="true"/>
<xop lb="331" cb="3" le="331" ce="3" kind=",">
<ce lb="331" cb="3" le="331" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="331" cb="3">
<drx lb="331" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="331" cb="3">
<n52 lb="331" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="331" cb="3">
<n52 lb="331" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="331" cb="3">
<n45 lb="331" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="331" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="333" cb="3" le="333" ce="73">
<exp pvirg="true"/>
<Var nm="Kind" value="true">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<n26 lb="333" cb="22" le="333" ce="72">
<drx lb="333" cb="34" le="333" ce="43" id="e5c99bd168a6130f4f6b79e7dffa83f6_52aacbc772244c10ab32fb35e9645da7" nm="fixup_aarch64_ldr_pcrel_imm19"/>
</n26>
</Var>
</dst>
<mce lb="334" cb="3" le="334" ce="71" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="334" cb="3" le="334" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="334" cb="3">
<drx lb="334" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="334" cb="20" le="334" ce="70">
<exp pvirg="true"/>
<n32 lb="334" cb="20" le="334" ce="70">
<ce lb="334" cb="20" le="334" ce="70" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="334" cb="20" le="334" ce="29">
<drx lb="334" cb="20" le="334" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="334" cb="36">
<n45 lb="334" cb="36"/>
</n32>
<mce lb="334" cb="39" le="334" ce="50" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="334" cb="39" le="334" ce="42" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="334" cb="39" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="334" cb="53">
<drx lb="334" cb="53" kind="lvalue" nm="Kind"/>
</n32>
<n10 lb="334" cb="59" le="334" ce="69">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="334" cb="59" le="334" ce="69">
<exp pvirg="true"/>
<mce lb="334" cb="59" le="334" ce="69" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd">
<exp pvirg="true"/>
<mex lb="334" cb="59" le="334" ce="62" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd" nm="getLoc" point="1">
<drx lb="334" cb="59" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mte>
</n10>
</ce>
</n32>
</mte>
</mce>
<ocx lb="336" cb="3" le="336" ce="5" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="336" cb="3">
<drx lb="336" cb="3" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="336" cb="5" kind="lvalue" id="a02134cf98a7511a1f2de07587fbe4b7_f2d16f03330676b5ee624b2b4f6343e7" nm="MCNumFixups"/>
</ocx>
<rx lb="339" cb="3" le="339" ce="10" pvirg="true">
<n32 lb="339" cb="10">
<n45 lb="339" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getMemExtendOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_301a89c89201773b0c7fa830e08280ad" file="1" linestart="342" lineend="349" previous="a02134cf98a7511a1f2de07587fbe4b7_301a89c89201773b0c7fa830e08280ad" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="345" cb="77" le="349" ce="1">
<dst lb="346" cb="3" le="346" ce="54">
<exp pvirg="true"/>
<Var nm="SignExtend" value="true">
<bt name="unsigned int"/>
<n32 lb="346" cb="25" le="346" ce="53">
<mce lb="346" cb="25" le="346" ce="53" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="346" cb="25" le="346" ce="46" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<mce lb="346" cb="25" le="346" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="346" cb="25" le="346" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="346" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="346" cb="39">
<drx lb="346" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="347" cb="3" le="347" ce="55">
<exp pvirg="true"/>
<Var nm="DoShift" value="true">
<bt name="unsigned int"/>
<n32 lb="347" cb="22" le="347" ce="54">
<mce lb="347" cb="22" le="347" ce="54" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="347" cb="22" le="347" ce="47" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<mce lb="347" cb="22" le="347" ce="45" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="347" cb="22" le="347" ce="25" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="347" cb="22" kind="lvalue" nm="MI"/>
</mex>
<xop lb="347" cb="36" le="347" ce="44" kind="+">
<n32 lb="347" cb="36">
<drx lb="347" cb="36" kind="lvalue" nm="OpIdx"/>
</n32>
<n32 lb="347" cb="44">
<n45 lb="347" cb="44">
<flit/>
</n45>
</n32>
</xop>
</mce>
</mex>
</mce>
</n32>
</Var>
</dst>
<rx lb="348" cb="3" le="348" ce="30" pvirg="true">
<xop lb="348" cb="10" le="348" ce="30" kind="|">
<n46 lb="348" cb="10" le="348" ce="26">
<exp pvirg="true"/>
<xop lb="348" cb="11" le="348" ce="25" kind="&lt;&lt;">
<n32 lb="348" cb="11">
<drx lb="348" cb="11" kind="lvalue" nm="SignExtend"/>
</n32>
<n45 lb="348" cb="25"/>
</xop>
</n46>
<n32 lb="348" cb="30">
<drx lb="348" cb="30" kind="lvalue" nm="DoShift"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getMoveWideImmOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_5bad3f438500bffdfd69fe32e23627e4" file="1" linestart="351" lineend="367" previous="a02134cf98a7511a1f2de07587fbe4b7_5bad3f438500bffdfd69fe32e23627e4" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="354" cb="79" le="367" ce="1">
<dst lb="355" cb="3" le="355" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="355" cb="25" le="355" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="355" cb="25" le="355" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="355" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="355" cb="39">
<drx lb="355" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<if lb="357" cb="3" le="358" ce="22">
<mce lb="357" cb="7" le="357" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="357" cb="7" le="357" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="357" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="358" cb="5" le="358" ce="22" pvirg="true">
<n32 lb="358" cb="12" le="358" ce="22">
<mce lb="358" cb="12" le="358" ce="22" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="358" cb="12" le="358" ce="15" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="358" cb="12" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</rx>
</if>
<ocast lb="359" cb="3" le="359" ce="3">
<bt name="void"/>
<n46 lb="359" cb="3" le="359" ce="3">
<exp pvirg="true"/>
<xop lb="359" cb="3" le="359" ce="3" kind="||">
<n46 lb="359" cb="3" le="359" ce="3">
<exp pvirg="true"/>
<uo lb="359" cb="3" le="359" ce="3" kind="!">
<uo lb="359" cb="3" le="359" ce="3" kind="!">
<n46 lb="359" cb="3" le="359" ce="3">
<exp pvirg="true"/>
<xop lb="359" cb="3" le="359" ce="3" kind="&amp;&amp;">
<mce lb="359" cb="3" le="359" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c">
<exp pvirg="true"/>
<mex lb="359" cb="3" le="359" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c" nm="isExpr" point="1">
<drx lb="359" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="359" cb="3">
<n32 lb="359" cb="3">
<n52 lb="359" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="359" cb="3" le="359" ce="3">
<n46 lb="359" cb="3" le="359" ce="3">
<exp pvirg="true"/>
<xop lb="359" cb="3" le="359" ce="3" kind=",">
<ce lb="359" cb="3" le="359" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="359" cb="3">
<drx lb="359" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="359" cb="3">
<n52 lb="359" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="359" cb="3">
<n52 lb="359" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="359" cb="3">
<n45 lb="359" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="359" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<mce lb="361" cb="3" le="362" ce="78" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="361" cb="3" le="361" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="361" cb="3">
<drx lb="361" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="361" cb="20" le="362" ce="77">
<exp pvirg="true"/>
<n32 lb="361" cb="20" le="362" ce="77">
<ce lb="361" cb="20" le="362" ce="77" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="361" cb="20" le="361" ce="29">
<drx lb="361" cb="20" le="361" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="362" cb="7">
<n45 lb="362" cb="7"/>
</n32>
<mce lb="362" cb="10" le="362" ce="21" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="362" cb="10" le="362" ce="13" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="362" cb="10" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n26 lb="362" cb="24" le="362" ce="63">
<drx lb="362" cb="36" le="362" ce="45" id="e5c99bd168a6130f4f6b79e7dffa83f6_8abdfd05548ce88532d1ff5be7d26e94" nm="fixup_aarch64_movw"/>
</n26>
<n10 lb="362" cb="66" le="362" ce="76">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="362" cb="66" le="362" ce="76">
<exp pvirg="true"/>
<mce lb="362" cb="66" le="362" ce="76" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd">
<exp pvirg="true"/>
<mex lb="362" cb="66" le="362" ce="69" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd" nm="getLoc" point="1">
<drx lb="362" cb="66" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mte>
</n10>
</ce>
</n32>
</mte>
</mce>
<ocx lb="364" cb="3" le="364" ce="5" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="364" cb="3">
<drx lb="364" cb="3" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="364" cb="5" kind="lvalue" id="a02134cf98a7511a1f2de07587fbe4b7_f2d16f03330676b5ee624b2b4f6343e7" nm="MCNumFixups"/>
</ocx>
<rx lb="366" cb="3" le="366" ce="10" pvirg="true">
<n32 lb="366" cb="10">
<n45 lb="366" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getTestBranchTargetOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_cee75c1f2ecaa56aa0958ce29037cdf1" file="1" linestart="371" lineend="388" previous="a02134cf98a7511a1f2de07587fbe4b7_cee75c1f2ecaa56aa0958ce29037cdf1" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="373" cb="39" le="388" ce="1">
<dst lb="374" cb="3" le="374" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="374" cb="25" le="374" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="374" cb="25" le="374" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="374" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="374" cb="39">
<drx lb="374" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<if lb="377" cb="3" le="378" ce="22">
<mce lb="377" cb="7" le="377" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="377" cb="7" le="377" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="377" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="378" cb="5" le="378" ce="22" pvirg="true">
<n32 lb="378" cb="12" le="378" ce="22">
<mce lb="378" cb="12" le="378" ce="22" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="378" cb="12" le="378" ce="15" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="378" cb="12" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</rx>
</if>
<ocast lb="379" cb="3" le="379" ce="3">
<bt name="void"/>
<n46 lb="379" cb="3" le="379" ce="3">
<exp pvirg="true"/>
<xop lb="379" cb="3" le="379" ce="3" kind="||">
<n46 lb="379" cb="3" le="379" ce="3">
<exp pvirg="true"/>
<uo lb="379" cb="3" le="379" ce="3" kind="!">
<uo lb="379" cb="3" le="379" ce="3" kind="!">
<n46 lb="379" cb="3" le="379" ce="3">
<exp pvirg="true"/>
<xop lb="379" cb="3" le="379" ce="3" kind="&amp;&amp;">
<mce lb="379" cb="3" le="379" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c">
<exp pvirg="true"/>
<mex lb="379" cb="3" le="379" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c" nm="isExpr" point="1">
<drx lb="379" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="379" cb="3">
<n32 lb="379" cb="3">
<n52 lb="379" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="379" cb="3" le="379" ce="3">
<n46 lb="379" cb="3" le="379" ce="3">
<exp pvirg="true"/>
<xop lb="379" cb="3" le="379" ce="3" kind=",">
<ce lb="379" cb="3" le="379" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="379" cb="3">
<drx lb="379" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="379" cb="3">
<n52 lb="379" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="379" cb="3">
<n52 lb="379" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="379" cb="3">
<n45 lb="379" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="379" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="381" cb="3" le="381" ce="72">
<exp pvirg="true"/>
<Var nm="Kind" value="true">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<n26 lb="381" cb="22" le="381" ce="71">
<drx lb="381" cb="34" le="381" ce="43" id="e5c99bd168a6130f4f6b79e7dffa83f6_f12de63eed555d926efe98359bd2e302" nm="fixup_aarch64_pcrel_branch14"/>
</n26>
</Var>
</dst>
<mce lb="382" cb="3" le="382" ce="71" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="382" cb="3" le="382" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="382" cb="3">
<drx lb="382" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="382" cb="20" le="382" ce="70">
<exp pvirg="true"/>
<n32 lb="382" cb="20" le="382" ce="70">
<ce lb="382" cb="20" le="382" ce="70" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="382" cb="20" le="382" ce="29">
<drx lb="382" cb="20" le="382" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="382" cb="36">
<n45 lb="382" cb="36"/>
</n32>
<mce lb="382" cb="39" le="382" ce="50" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="382" cb="39" le="382" ce="42" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="382" cb="39" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="382" cb="53">
<drx lb="382" cb="53" kind="lvalue" nm="Kind"/>
</n32>
<n10 lb="382" cb="59" le="382" ce="69">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="382" cb="59" le="382" ce="69">
<exp pvirg="true"/>
<mce lb="382" cb="59" le="382" ce="69" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd">
<exp pvirg="true"/>
<mex lb="382" cb="59" le="382" ce="62" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd" nm="getLoc" point="1">
<drx lb="382" cb="59" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mte>
</n10>
</ce>
</n32>
</mte>
</mce>
<ocx lb="384" cb="3" le="384" ce="5" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="384" cb="3">
<drx lb="384" cb="3" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="384" cb="5" kind="lvalue" id="a02134cf98a7511a1f2de07587fbe4b7_f2d16f03330676b5ee624b2b4f6343e7" nm="MCNumFixups"/>
</ocx>
<rx lb="387" cb="3" le="387" ce="10" pvirg="true">
<n32 lb="387" cb="10">
<n45 lb="387" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getBranchTargetOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_e565d43ea1193f3ef405bce180a58b54" file="1" linestart="392" lineend="412" previous="a02134cf98a7511a1f2de07587fbe4b7_e565d43ea1193f3ef405bce180a58b54" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="395" cb="80" le="412" ce="1">
<dst lb="396" cb="3" le="396" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="396" cb="25" le="396" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="396" cb="25" le="396" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="396" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="396" cb="39">
<drx lb="396" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<if lb="399" cb="3" le="400" ce="22">
<mce lb="399" cb="7" le="399" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="399" cb="7" le="399" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="399" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="400" cb="5" le="400" ce="22" pvirg="true">
<n32 lb="400" cb="12" le="400" ce="22">
<mce lb="400" cb="12" le="400" ce="22" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="400" cb="12" le="400" ce="15" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="400" cb="12" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</rx>
</if>
<ocast lb="401" cb="3" le="401" ce="3">
<bt name="void"/>
<n46 lb="401" cb="3" le="401" ce="3">
<exp pvirg="true"/>
<xop lb="401" cb="3" le="401" ce="3" kind="||">
<n46 lb="401" cb="3" le="401" ce="3">
<exp pvirg="true"/>
<uo lb="401" cb="3" le="401" ce="3" kind="!">
<uo lb="401" cb="3" le="401" ce="3" kind="!">
<n46 lb="401" cb="3" le="401" ce="3">
<exp pvirg="true"/>
<xop lb="401" cb="3" le="401" ce="3" kind="&amp;&amp;">
<mce lb="401" cb="3" le="401" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c">
<exp pvirg="true"/>
<mex lb="401" cb="3" le="401" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3d5685dbb905b863b26e5275e27d938c" nm="isExpr" point="1">
<drx lb="401" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="401" cb="3">
<n32 lb="401" cb="3">
<n52 lb="401" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="401" cb="3" le="401" ce="3">
<n46 lb="401" cb="3" le="401" ce="3">
<exp pvirg="true"/>
<xop lb="401" cb="3" le="401" ce="3" kind=",">
<ce lb="401" cb="3" le="401" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="401" cb="3">
<drx lb="401" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="401" cb="3">
<n52 lb="401" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="401" cb="3">
<n52 lb="401" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="401" cb="3">
<n45 lb="401" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="401" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="403" cb="3" le="405" ce="78">
<exp pvirg="true"/>
<Var nm="Kind" value="true">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
</Var>
</dst>
<mce lb="406" cb="3" le="406" ce="71" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="406" cb="3" le="406" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="406" cb="3">
<drx lb="406" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="406" cb="20" le="406" ce="70">
<exp pvirg="true"/>
<n32 lb="406" cb="20" le="406" ce="70">
<ce lb="406" cb="20" le="406" ce="70" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="406" cb="20" le="406" ce="29">
<drx lb="406" cb="20" le="406" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="406" cb="36">
<n45 lb="406" cb="36"/>
</n32>
<mce lb="406" cb="39" le="406" ce="50" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="406" cb="39" le="406" ce="42" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="406" cb="39" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="406" cb="53">
<drx lb="406" cb="53" kind="lvalue" nm="Kind"/>
</n32>
<n10 lb="406" cb="59" le="406" ce="69">
<typeptr id="64805ad729d2da7126ad9f4ebb82b0b1_58a45668ea7634542e7869950622ef4f"/>
<temp/>
<mte lb="406" cb="59" le="406" ce="69">
<exp pvirg="true"/>
<mce lb="406" cb="59" le="406" ce="69" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd">
<exp pvirg="true"/>
<mex lb="406" cb="59" le="406" ce="62" id="b3d79b6498e401eea6fd4a0a2ff0b44a_75004407589c0063aea16fcb66b6b5cd" nm="getLoc" point="1">
<drx lb="406" cb="59" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mte>
</n10>
</ce>
</n32>
</mte>
</mce>
<ocx lb="408" cb="3" le="408" ce="5" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="408" cb="3">
<drx lb="408" cb="3" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="408" cb="5" kind="lvalue" id="a02134cf98a7511a1f2de07587fbe4b7_f2d16f03330676b5ee624b2b4f6343e7" nm="MCNumFixups"/>
</ocx>
<rx lb="411" cb="3" le="411" ce="10" pvirg="true">
<n32 lb="411" cb="10">
<n45 lb="411" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getVecShifterOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_2205474f0825c9ae6dad662772f85b46" file="1" linestart="420" lineend="442" previous="a02134cf98a7511a1f2de07587fbe4b7_2205474f0825c9ae6dad662772f85b46" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="423" cb="78" le="442" ce="1">
<dst lb="424" cb="3" le="424" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="424" cb="25" le="424" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="424" cb="25" le="424" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="424" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="424" cb="39">
<drx lb="424" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="425" cb="3" le="425" ce="3">
<bt name="void"/>
<n46 lb="425" cb="3" le="425" ce="3">
<exp pvirg="true"/>
<xop lb="425" cb="3" le="425" ce="3" kind="||">
<n46 lb="425" cb="3" le="425" ce="3">
<exp pvirg="true"/>
<uo lb="425" cb="3" le="425" ce="3" kind="!">
<uo lb="425" cb="3" le="425" ce="3" kind="!">
<n46 lb="425" cb="3" le="425" ce="3">
<exp pvirg="true"/>
<xop lb="425" cb="3" le="425" ce="3" kind="&amp;&amp;">
<mce lb="425" cb="3" le="425" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="425" cb="3" le="425" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="425" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="425" cb="3">
<n32 lb="425" cb="3">
<n52 lb="425" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="425" cb="3" le="425" ce="3">
<n46 lb="425" cb="3" le="425" ce="3">
<exp pvirg="true"/>
<xop lb="425" cb="3" le="425" ce="3" kind=",">
<ce lb="425" cb="3" le="425" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="425" cb="3">
<drx lb="425" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="425" cb="3">
<n52 lb="425" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="425" cb="3">
<n52 lb="425" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="425" cb="3">
<n45 lb="425" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="425" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<sy lb="427" cb="3" le="438" ce="3">
<mce lb="427" cb="11" le="427" ce="21" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="427" cb="11" le="427" ce="14" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="427" cb="11" kind="lvalue" nm="MO"/>
</mex>
</mce>
<u lb="427" cb="24" le="438" ce="3">
<dx lb="428" cb="3" le="429" ce="5">
<bks lb="429" cb="5"/>
</dx>
<cax lb="430" cb="3" le="431" ce="12">
<n32 lb="430" cb="8">
<n45 lb="430" cb="8"/>
</n32>
<rx lb="431" cb="5" le="431" ce="12" pvirg="true">
<n32 lb="431" cb="12">
<n45 lb="431" cb="12"/>
</n32>
</rx>
</cax>
<cax lb="432" cb="3" le="433" ce="12">
<n32 lb="432" cb="8">
<n45 lb="432" cb="8">
<flit/>
</n45>
</n32>
<rx lb="433" cb="5" le="433" ce="12" pvirg="true">
<n32 lb="433" cb="12">
<n45 lb="433" cb="12">
<flit/>
</n45>
</n32>
</rx>
</cax>
<cax lb="434" cb="3" le="435" ce="12">
<n32 lb="434" cb="8">
<n45 lb="434" cb="8">
<flit/>
</n45>
</n32>
<rx lb="435" cb="5" le="435" ce="12" pvirg="true">
<n32 lb="435" cb="12">
<n45 lb="435" cb="12">
<flit/>
</n45>
</n32>
</rx>
</cax>
<cax lb="436" cb="3" le="437" ce="12">
<n32 lb="436" cb="8">
<n45 lb="436" cb="8">
<flit/>
</n45>
</n32>
<rx lb="437" cb="5" le="437" ce="12" pvirg="true">
<n32 lb="437" cb="12">
<n45 lb="437" cb="12">
<flit/>
</n45>
</n32>
</rx>
</cax>
</u>
</sy>
<ocast lb="440" cb="3" le="440" ce="3">
<bt name="void"/>
<n46 lb="440" cb="3" le="440" ce="3">
<exp pvirg="true"/>
<xop lb="440" cb="3" le="440" ce="3" kind="||">
<n46 lb="440" cb="3" le="440" ce="3">
<exp pvirg="true"/>
<uo lb="440" cb="3" le="440" ce="3" kind="!">
<uo lb="440" cb="3" le="440" ce="3" kind="!">
<n46 lb="440" cb="3" le="440" ce="3">
<exp pvirg="true"/>
<xop lb="440" cb="3" le="440" ce="3" kind="&amp;&amp;">
<n9 lb="440" cb="3"/>
<n32 lb="440" cb="3">
<n32 lb="440" cb="3">
<n52 lb="440" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="440" cb="3" le="440" ce="3">
<n46 lb="440" cb="3" le="440" ce="3">
<exp pvirg="true"/>
<xop lb="440" cb="3" le="440" ce="3" kind=",">
<ce lb="440" cb="3" le="440" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="440" cb="3">
<drx lb="440" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="440" cb="3">
<n52 lb="440" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="440" cb="3">
<n52 lb="440" cb="3"/>
</n32>
<n32 lb="440" cb="3">
<n45 lb="440" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="440" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="441" cb="3" le="441" ce="10" pvirg="true">
<n32 lb="441" cb="10">
<n45 lb="441" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSIMDShift64OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_b14e15a7856c40a95137c8a0656dd989" file="1" linestart="444" lineend="451" previous="a02134cf98a7511a1f2de07587fbe4b7_b14e15a7856c40a95137c8a0656dd989" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="447" cb="79" le="451" ce="1">
<dst lb="448" cb="3" le="448" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="448" cb="25" le="448" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="448" cb="25" le="448" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="448" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="448" cb="39">
<drx lb="448" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="449" cb="3" le="449" ce="3">
<bt name="void"/>
<n46 lb="449" cb="3" le="449" ce="3">
<exp pvirg="true"/>
<xop lb="449" cb="3" le="449" ce="3" kind="||">
<n46 lb="449" cb="3" le="449" ce="3">
<exp pvirg="true"/>
<uo lb="449" cb="3" le="449" ce="3" kind="!">
<uo lb="449" cb="3" le="449" ce="3" kind="!">
<n46 lb="449" cb="3" le="449" ce="3">
<exp pvirg="true"/>
<xop lb="449" cb="3" le="449" ce="3" kind="&amp;&amp;">
<mce lb="449" cb="3" le="449" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="449" cb="3" le="449" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="449" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="449" cb="3">
<n32 lb="449" cb="3">
<n52 lb="449" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="449" cb="3" le="449" ce="3">
<n46 lb="449" cb="3" le="449" ce="3">
<exp pvirg="true"/>
<xop lb="449" cb="3" le="449" ce="3" kind=",">
<ce lb="449" cb="3" le="449" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="449" cb="3">
<drx lb="449" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="449" cb="3">
<n52 lb="449" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="449" cb="3">
<n52 lb="449" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="449" cb="3">
<n45 lb="449" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="449" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="450" cb="3" le="450" ce="27" pvirg="true">
<n32 lb="450" cb="10" le="450" ce="27">
<xop lb="450" cb="10" le="450" ce="27" kind="-">
<n32 lb="450" cb="10">
<n45 lb="450" cb="10">
<flit/>
</n45>
</n32>
<n46 lb="450" cb="15" le="450" ce="27">
<exp pvirg="true"/>
<mce lb="450" cb="16" le="450" ce="26" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="450" cb="16" le="450" ce="19" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="450" cb="16" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n46>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSIMDShift64_32OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_c9e3e94c1bbb2223e39f0f2c6efc60c9" file="1" linestart="453" lineend="459" previous="a02134cf98a7511a1f2de07587fbe4b7_c9e3e94c1bbb2223e39f0f2c6efc60c9" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="455" cb="39" le="459" ce="1">
<dst lb="456" cb="3" le="456" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="456" cb="25" le="456" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="456" cb="25" le="456" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="456" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="456" cb="39">
<drx lb="456" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="457" cb="3" le="457" ce="3">
<bt name="void"/>
<n46 lb="457" cb="3" le="457" ce="3">
<exp pvirg="true"/>
<xop lb="457" cb="3" le="457" ce="3" kind="||">
<n46 lb="457" cb="3" le="457" ce="3">
<exp pvirg="true"/>
<uo lb="457" cb="3" le="457" ce="3" kind="!">
<uo lb="457" cb="3" le="457" ce="3" kind="!">
<n46 lb="457" cb="3" le="457" ce="3">
<exp pvirg="true"/>
<xop lb="457" cb="3" le="457" ce="3" kind="&amp;&amp;">
<mce lb="457" cb="3" le="457" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="457" cb="3" le="457" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="457" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="457" cb="3">
<n32 lb="457" cb="3">
<n52 lb="457" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="457" cb="3" le="457" ce="3">
<n46 lb="457" cb="3" le="457" ce="3">
<exp pvirg="true"/>
<xop lb="457" cb="3" le="457" ce="3" kind=",">
<ce lb="457" cb="3" le="457" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="457" cb="3">
<drx lb="457" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="457" cb="3">
<n52 lb="457" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="457" cb="3">
<n52 lb="457" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="457" cb="3">
<n45 lb="457" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="457" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="458" cb="3" le="458" ce="32" pvirg="true">
<n32 lb="458" cb="10" le="458" ce="32">
<xop lb="458" cb="10" le="458" ce="32" kind="-">
<n32 lb="458" cb="10">
<n45 lb="458" cb="10">
<flit/>
</n45>
</n32>
<n46 lb="458" cb="15" le="458" ce="32">
<exp pvirg="true"/>
<xop lb="458" cb="16" le="458" ce="30" kind="|">
<mce lb="458" cb="16" le="458" ce="26" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="458" cb="16" le="458" ce="19" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="458" cb="16" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="458" cb="30">
<n45 lb="458" cb="30">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSIMDShift32OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_2cafcc1a040edf9357e1392d5742b93e" file="1" linestart="461" lineend="468" previous="a02134cf98a7511a1f2de07587fbe4b7_2cafcc1a040edf9357e1392d5742b93e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="464" cb="79" le="468" ce="1">
<dst lb="465" cb="3" le="465" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="465" cb="25" le="465" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="465" cb="25" le="465" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="465" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="465" cb="39">
<drx lb="465" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="466" cb="3" le="466" ce="3">
<bt name="void"/>
<n46 lb="466" cb="3" le="466" ce="3">
<exp pvirg="true"/>
<xop lb="466" cb="3" le="466" ce="3" kind="||">
<n46 lb="466" cb="3" le="466" ce="3">
<exp pvirg="true"/>
<uo lb="466" cb="3" le="466" ce="3" kind="!">
<uo lb="466" cb="3" le="466" ce="3" kind="!">
<n46 lb="466" cb="3" le="466" ce="3">
<exp pvirg="true"/>
<xop lb="466" cb="3" le="466" ce="3" kind="&amp;&amp;">
<mce lb="466" cb="3" le="466" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="466" cb="3" le="466" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="466" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="466" cb="3">
<n32 lb="466" cb="3">
<n52 lb="466" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="466" cb="3" le="466" ce="3">
<n46 lb="466" cb="3" le="466" ce="3">
<exp pvirg="true"/>
<xop lb="466" cb="3" le="466" ce="3" kind=",">
<ce lb="466" cb="3" le="466" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="466" cb="3">
<drx lb="466" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="466" cb="3">
<n52 lb="466" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="466" cb="3">
<n52 lb="466" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="466" cb="3">
<n45 lb="466" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="466" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="467" cb="3" le="467" ce="32" pvirg="true">
<n32 lb="467" cb="10" le="467" ce="32">
<xop lb="467" cb="10" le="467" ce="32" kind="-">
<n32 lb="467" cb="10">
<n45 lb="467" cb="10">
<flit/>
</n45>
</n32>
<n46 lb="467" cb="15" le="467" ce="32">
<exp pvirg="true"/>
<xop lb="467" cb="16" le="467" ce="30" kind="|">
<mce lb="467" cb="16" le="467" ce="26" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="467" cb="16" le="467" ce="19" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="467" cb="16" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="467" cb="30">
<n45 lb="467" cb="30">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSIMDShift16OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_c13516d733d5d0870a9c8e55694dc7fa" file="1" linestart="470" lineend="477" previous="a02134cf98a7511a1f2de07587fbe4b7_c13516d733d5d0870a9c8e55694dc7fa" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="473" cb="79" le="477" ce="1">
<dst lb="474" cb="3" le="474" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="474" cb="25" le="474" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="474" cb="25" le="474" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="474" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="474" cb="39">
<drx lb="474" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="475" cb="3" le="475" ce="3">
<bt name="void"/>
<n46 lb="475" cb="3" le="475" ce="3">
<exp pvirg="true"/>
<xop lb="475" cb="3" le="475" ce="3" kind="||">
<n46 lb="475" cb="3" le="475" ce="3">
<exp pvirg="true"/>
<uo lb="475" cb="3" le="475" ce="3" kind="!">
<uo lb="475" cb="3" le="475" ce="3" kind="!">
<n46 lb="475" cb="3" le="475" ce="3">
<exp pvirg="true"/>
<xop lb="475" cb="3" le="475" ce="3" kind="&amp;&amp;">
<mce lb="475" cb="3" le="475" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="475" cb="3" le="475" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="475" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="475" cb="3">
<n32 lb="475" cb="3">
<n52 lb="475" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="475" cb="3" le="475" ce="3">
<n46 lb="475" cb="3" le="475" ce="3">
<exp pvirg="true"/>
<xop lb="475" cb="3" le="475" ce="3" kind=",">
<ce lb="475" cb="3" le="475" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="475" cb="3">
<drx lb="475" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="475" cb="3">
<n52 lb="475" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="475" cb="3">
<n52 lb="475" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="475" cb="3">
<n45 lb="475" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="475" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="476" cb="3" le="476" ce="31" pvirg="true">
<n32 lb="476" cb="10" le="476" ce="31">
<xop lb="476" cb="10" le="476" ce="31" kind="-">
<n32 lb="476" cb="10">
<n45 lb="476" cb="10">
<flit/>
</n45>
</n32>
<n46 lb="476" cb="15" le="476" ce="31">
<exp pvirg="true"/>
<xop lb="476" cb="16" le="476" ce="30" kind="|">
<mce lb="476" cb="16" le="476" ce="26" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="476" cb="16" le="476" ce="19" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="476" cb="16" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="476" cb="30">
<n45 lb="476" cb="30">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getFixedPointScaleOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_6f5b794e815c4e46b7b26880c7acf543" file="1" linestart="481" lineend="487" previous="a02134cf98a7511a1f2de07587fbe4b7_6f5b794e815c4e46b7b26880c7acf543" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="483" cb="39" le="487" ce="1">
<dst lb="484" cb="3" le="484" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="484" cb="25" le="484" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="484" cb="25" le="484" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="484" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="484" cb="39">
<drx lb="484" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="485" cb="3" le="485" ce="3">
<bt name="void"/>
<n46 lb="485" cb="3" le="485" ce="3">
<exp pvirg="true"/>
<xop lb="485" cb="3" le="485" ce="3" kind="||">
<n46 lb="485" cb="3" le="485" ce="3">
<exp pvirg="true"/>
<uo lb="485" cb="3" le="485" ce="3" kind="!">
<uo lb="485" cb="3" le="485" ce="3" kind="!">
<n46 lb="485" cb="3" le="485" ce="3">
<exp pvirg="true"/>
<xop lb="485" cb="3" le="485" ce="3" kind="&amp;&amp;">
<mce lb="485" cb="3" le="485" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="485" cb="3" le="485" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="485" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="485" cb="3">
<n32 lb="485" cb="3">
<n52 lb="485" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="485" cb="3" le="485" ce="3">
<n46 lb="485" cb="3" le="485" ce="3">
<exp pvirg="true"/>
<xop lb="485" cb="3" le="485" ce="3" kind=",">
<ce lb="485" cb="3" le="485" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="485" cb="3">
<drx lb="485" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="485" cb="3">
<n52 lb="485" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="485" cb="3">
<n52 lb="485" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="485" cb="3">
<n45 lb="485" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="485" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="486" cb="3" le="486" ce="25" pvirg="true">
<n32 lb="486" cb="10" le="486" ce="25">
<xop lb="486" cb="10" le="486" ce="25" kind="-">
<n32 lb="486" cb="10">
<n45 lb="486" cb="10">
<flit/>
</n45>
</n32>
<mce lb="486" cb="15" le="486" ce="25" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="486" cb="15" le="486" ce="18" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="486" cb="15" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getVecShiftR64OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_6b99b1c16f9217957e850a96010b534c" file="1" linestart="489" lineend="496" previous="a02134cf98a7511a1f2de07587fbe4b7_6b99b1c16f9217957e850a96010b534c" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="492" cb="79" le="496" ce="1">
<dst lb="493" cb="3" le="493" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="493" cb="25" le="493" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="493" cb="25" le="493" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="493" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="493" cb="39">
<drx lb="493" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="494" cb="3" le="494" ce="3">
<bt name="void"/>
<n46 lb="494" cb="3" le="494" ce="3">
<exp pvirg="true"/>
<xop lb="494" cb="3" le="494" ce="3" kind="||">
<n46 lb="494" cb="3" le="494" ce="3">
<exp pvirg="true"/>
<uo lb="494" cb="3" le="494" ce="3" kind="!">
<uo lb="494" cb="3" le="494" ce="3" kind="!">
<n46 lb="494" cb="3" le="494" ce="3">
<exp pvirg="true"/>
<xop lb="494" cb="3" le="494" ce="3" kind="&amp;&amp;">
<mce lb="494" cb="3" le="494" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="494" cb="3" le="494" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="494" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="494" cb="3">
<n32 lb="494" cb="3">
<n52 lb="494" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="494" cb="3" le="494" ce="3">
<n46 lb="494" cb="3" le="494" ce="3">
<exp pvirg="true"/>
<xop lb="494" cb="3" le="494" ce="3" kind=",">
<ce lb="494" cb="3" le="494" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="494" cb="3">
<drx lb="494" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="494" cb="3">
<n52 lb="494" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="494" cb="3">
<n52 lb="494" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="494" cb="3">
<n45 lb="494" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="494" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="495" cb="3" le="495" ce="25" pvirg="true">
<n32 lb="495" cb="10" le="495" ce="25">
<xop lb="495" cb="10" le="495" ce="25" kind="-">
<n32 lb="495" cb="10">
<n45 lb="495" cb="10">
<flit/>
</n45>
</n32>
<mce lb="495" cb="15" le="495" ce="25" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="495" cb="15" le="495" ce="18" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="495" cb="15" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getVecShiftR32OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_b81df240fb11c7aa1d801621053bc3cd" file="1" linestart="498" lineend="505" previous="a02134cf98a7511a1f2de07587fbe4b7_b81df240fb11c7aa1d801621053bc3cd" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="501" cb="79" le="505" ce="1">
<dst lb="502" cb="3" le="502" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="502" cb="25" le="502" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="502" cb="25" le="502" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="502" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="502" cb="39">
<drx lb="502" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="503" cb="3" le="503" ce="3">
<bt name="void"/>
<n46 lb="503" cb="3" le="503" ce="3">
<exp pvirg="true"/>
<xop lb="503" cb="3" le="503" ce="3" kind="||">
<n46 lb="503" cb="3" le="503" ce="3">
<exp pvirg="true"/>
<uo lb="503" cb="3" le="503" ce="3" kind="!">
<uo lb="503" cb="3" le="503" ce="3" kind="!">
<n46 lb="503" cb="3" le="503" ce="3">
<exp pvirg="true"/>
<xop lb="503" cb="3" le="503" ce="3" kind="&amp;&amp;">
<mce lb="503" cb="3" le="503" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="503" cb="3" le="503" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="503" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="503" cb="3">
<n32 lb="503" cb="3">
<n52 lb="503" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="503" cb="3" le="503" ce="3">
<n46 lb="503" cb="3" le="503" ce="3">
<exp pvirg="true"/>
<xop lb="503" cb="3" le="503" ce="3" kind=",">
<ce lb="503" cb="3" le="503" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="503" cb="3">
<drx lb="503" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="503" cb="3">
<n52 lb="503" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="503" cb="3">
<n52 lb="503" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="503" cb="3">
<n45 lb="503" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="503" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="504" cb="3" le="504" ce="25" pvirg="true">
<n32 lb="504" cb="10" le="504" ce="25">
<xop lb="504" cb="10" le="504" ce="25" kind="-">
<n32 lb="504" cb="10">
<n45 lb="504" cb="10">
<flit/>
</n45>
</n32>
<mce lb="504" cb="15" le="504" ce="25" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="504" cb="15" le="504" ce="18" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="504" cb="15" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getVecShiftR16OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_12cc8d346696c989fc678617b4b82d0c" file="1" linestart="507" lineend="514" previous="a02134cf98a7511a1f2de07587fbe4b7_12cc8d346696c989fc678617b4b82d0c" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="510" cb="79" le="514" ce="1">
<dst lb="511" cb="3" le="511" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="511" cb="25" le="511" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="511" cb="25" le="511" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="511" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="511" cb="39">
<drx lb="511" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="512" cb="3" le="512" ce="3">
<bt name="void"/>
<n46 lb="512" cb="3" le="512" ce="3">
<exp pvirg="true"/>
<xop lb="512" cb="3" le="512" ce="3" kind="||">
<n46 lb="512" cb="3" le="512" ce="3">
<exp pvirg="true"/>
<uo lb="512" cb="3" le="512" ce="3" kind="!">
<uo lb="512" cb="3" le="512" ce="3" kind="!">
<n46 lb="512" cb="3" le="512" ce="3">
<exp pvirg="true"/>
<xop lb="512" cb="3" le="512" ce="3" kind="&amp;&amp;">
<mce lb="512" cb="3" le="512" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="512" cb="3" le="512" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="512" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="512" cb="3">
<n32 lb="512" cb="3">
<n52 lb="512" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="512" cb="3" le="512" ce="3">
<n46 lb="512" cb="3" le="512" ce="3">
<exp pvirg="true"/>
<xop lb="512" cb="3" le="512" ce="3" kind=",">
<ce lb="512" cb="3" le="512" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="512" cb="3">
<drx lb="512" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="512" cb="3">
<n52 lb="512" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="512" cb="3">
<n52 lb="512" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="512" cb="3">
<n45 lb="512" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="512" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="513" cb="3" le="513" ce="25" pvirg="true">
<n32 lb="513" cb="10" le="513" ce="25">
<xop lb="513" cb="10" le="513" ce="25" kind="-">
<n32 lb="513" cb="10">
<n45 lb="513" cb="10">
<flit/>
</n45>
</n32>
<mce lb="513" cb="15" le="513" ce="25" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="513" cb="15" le="513" ce="18" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="513" cb="15" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getVecShiftR8OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_32192ae1b1b5a9013191c318d5660a2e" file="1" linestart="516" lineend="523" previous="a02134cf98a7511a1f2de07587fbe4b7_32192ae1b1b5a9013191c318d5660a2e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="519" cb="78" le="523" ce="1">
<dst lb="520" cb="3" le="520" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="520" cb="25" le="520" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="520" cb="25" le="520" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="520" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="520" cb="39">
<drx lb="520" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="521" cb="3" le="521" ce="3">
<bt name="void"/>
<n46 lb="521" cb="3" le="521" ce="3">
<exp pvirg="true"/>
<xop lb="521" cb="3" le="521" ce="3" kind="||">
<n46 lb="521" cb="3" le="521" ce="3">
<exp pvirg="true"/>
<uo lb="521" cb="3" le="521" ce="3" kind="!">
<uo lb="521" cb="3" le="521" ce="3" kind="!">
<n46 lb="521" cb="3" le="521" ce="3">
<exp pvirg="true"/>
<xop lb="521" cb="3" le="521" ce="3" kind="&amp;&amp;">
<mce lb="521" cb="3" le="521" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="521" cb="3" le="521" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="521" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="521" cb="3">
<n32 lb="521" cb="3">
<n52 lb="521" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="521" cb="3" le="521" ce="3">
<n46 lb="521" cb="3" le="521" ce="3">
<exp pvirg="true"/>
<xop lb="521" cb="3" le="521" ce="3" kind=",">
<ce lb="521" cb="3" le="521" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="521" cb="3">
<drx lb="521" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="521" cb="3">
<n52 lb="521" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="521" cb="3">
<n52 lb="521" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="521" cb="3">
<n45 lb="521" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="521" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="522" cb="3" le="522" ce="24" pvirg="true">
<n32 lb="522" cb="10" le="522" ce="24">
<xop lb="522" cb="10" le="522" ce="24" kind="-">
<n32 lb="522" cb="10">
<n45 lb="522" cb="10">
<flit/>
</n45>
</n32>
<mce lb="522" cb="14" le="522" ce="24" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="522" cb="14" le="522" ce="17" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="522" cb="14" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getVecShiftL64OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_ba42be4946eccea56f9b1a6eaa4794a0" file="1" linestart="525" lineend="532" previous="a02134cf98a7511a1f2de07587fbe4b7_ba42be4946eccea56f9b1a6eaa4794a0" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="528" cb="79" le="532" ce="1">
<dst lb="529" cb="3" le="529" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="529" cb="25" le="529" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="529" cb="25" le="529" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="529" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="529" cb="39">
<drx lb="529" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="530" cb="3" le="530" ce="3">
<bt name="void"/>
<n46 lb="530" cb="3" le="530" ce="3">
<exp pvirg="true"/>
<xop lb="530" cb="3" le="530" ce="3" kind="||">
<n46 lb="530" cb="3" le="530" ce="3">
<exp pvirg="true"/>
<uo lb="530" cb="3" le="530" ce="3" kind="!">
<uo lb="530" cb="3" le="530" ce="3" kind="!">
<n46 lb="530" cb="3" le="530" ce="3">
<exp pvirg="true"/>
<xop lb="530" cb="3" le="530" ce="3" kind="&amp;&amp;">
<mce lb="530" cb="3" le="530" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="530" cb="3" le="530" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="530" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="530" cb="3">
<n32 lb="530" cb="3">
<n52 lb="530" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="530" cb="3" le="530" ce="3">
<n46 lb="530" cb="3" le="530" ce="3">
<exp pvirg="true"/>
<xop lb="530" cb="3" le="530" ce="3" kind=",">
<ce lb="530" cb="3" le="530" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="530" cb="3">
<drx lb="530" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="530" cb="3">
<n52 lb="530" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="530" cb="3">
<n52 lb="530" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="530" cb="3">
<n45 lb="530" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="530" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="531" cb="3" le="531" ce="24" pvirg="true">
<n32 lb="531" cb="10" le="531" ce="24">
<xop lb="531" cb="10" le="531" ce="24" kind="-">
<mce lb="531" cb="10" le="531" ce="20" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="531" cb="10" le="531" ce="13" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="531" cb="10" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="531" cb="24">
<n45 lb="531" cb="24">
<flit/>
</n45>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getVecShiftL32OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_59436ce033147810830320d268e1206b" file="1" linestart="534" lineend="541" previous="a02134cf98a7511a1f2de07587fbe4b7_59436ce033147810830320d268e1206b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="537" cb="79" le="541" ce="1">
<dst lb="538" cb="3" le="538" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="538" cb="25" le="538" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="538" cb="25" le="538" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="538" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="538" cb="39">
<drx lb="538" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="539" cb="3" le="539" ce="3">
<bt name="void"/>
<n46 lb="539" cb="3" le="539" ce="3">
<exp pvirg="true"/>
<xop lb="539" cb="3" le="539" ce="3" kind="||">
<n46 lb="539" cb="3" le="539" ce="3">
<exp pvirg="true"/>
<uo lb="539" cb="3" le="539" ce="3" kind="!">
<uo lb="539" cb="3" le="539" ce="3" kind="!">
<n46 lb="539" cb="3" le="539" ce="3">
<exp pvirg="true"/>
<xop lb="539" cb="3" le="539" ce="3" kind="&amp;&amp;">
<mce lb="539" cb="3" le="539" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="539" cb="3" le="539" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="539" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="539" cb="3">
<n32 lb="539" cb="3">
<n52 lb="539" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="539" cb="3" le="539" ce="3">
<n46 lb="539" cb="3" le="539" ce="3">
<exp pvirg="true"/>
<xop lb="539" cb="3" le="539" ce="3" kind=",">
<ce lb="539" cb="3" le="539" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="539" cb="3">
<drx lb="539" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="539" cb="3">
<n52 lb="539" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="539" cb="3">
<n52 lb="539" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="539" cb="3">
<n45 lb="539" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="539" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="540" cb="3" le="540" ce="24" pvirg="true">
<n32 lb="540" cb="10" le="540" ce="24">
<xop lb="540" cb="10" le="540" ce="24" kind="-">
<mce lb="540" cb="10" le="540" ce="20" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="540" cb="10" le="540" ce="13" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="540" cb="10" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="540" cb="24">
<n45 lb="540" cb="24">
<flit/>
</n45>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getVecShiftL16OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_f221f428775e39090395303101a60698" file="1" linestart="543" lineend="550" previous="a02134cf98a7511a1f2de07587fbe4b7_f221f428775e39090395303101a60698" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="546" cb="79" le="550" ce="1">
<dst lb="547" cb="3" le="547" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="547" cb="25" le="547" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="547" cb="25" le="547" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="547" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="547" cb="39">
<drx lb="547" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="548" cb="3" le="548" ce="3">
<bt name="void"/>
<n46 lb="548" cb="3" le="548" ce="3">
<exp pvirg="true"/>
<xop lb="548" cb="3" le="548" ce="3" kind="||">
<n46 lb="548" cb="3" le="548" ce="3">
<exp pvirg="true"/>
<uo lb="548" cb="3" le="548" ce="3" kind="!">
<uo lb="548" cb="3" le="548" ce="3" kind="!">
<n46 lb="548" cb="3" le="548" ce="3">
<exp pvirg="true"/>
<xop lb="548" cb="3" le="548" ce="3" kind="&amp;&amp;">
<mce lb="548" cb="3" le="548" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="548" cb="3" le="548" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="548" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="548" cb="3">
<n32 lb="548" cb="3">
<n52 lb="548" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="548" cb="3" le="548" ce="3">
<n46 lb="548" cb="3" le="548" ce="3">
<exp pvirg="true"/>
<xop lb="548" cb="3" le="548" ce="3" kind=",">
<ce lb="548" cb="3" le="548" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="548" cb="3">
<drx lb="548" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="548" cb="3">
<n52 lb="548" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="548" cb="3">
<n52 lb="548" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="548" cb="3">
<n45 lb="548" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="548" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="549" cb="3" le="549" ce="24" pvirg="true">
<n32 lb="549" cb="10" le="549" ce="24">
<xop lb="549" cb="10" le="549" ce="24" kind="-">
<mce lb="549" cb="10" le="549" ce="20" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="549" cb="10" le="549" ce="13" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="549" cb="10" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="549" cb="24">
<n45 lb="549" cb="24">
<flit/>
</n45>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getVecShiftL8OpValue" id="a02134cf98a7511a1f2de07587fbe4b7_f25d1886dffaf74768097dc5d5b99af6" file="1" linestart="552" lineend="559" previous="a02134cf98a7511a1f2de07587fbe4b7_f25d1886dffaf74768097dc5d5b99af6" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="555" cb="78" le="559" ce="1">
<dst lb="556" cb="3" le="556" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="556" cb="25" le="556" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="556" cb="25" le="556" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="556" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="556" cb="39">
<drx lb="556" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="557" cb="3" le="557" ce="3">
<bt name="void"/>
<n46 lb="557" cb="3" le="557" ce="3">
<exp pvirg="true"/>
<xop lb="557" cb="3" le="557" ce="3" kind="||">
<n46 lb="557" cb="3" le="557" ce="3">
<exp pvirg="true"/>
<uo lb="557" cb="3" le="557" ce="3" kind="!">
<uo lb="557" cb="3" le="557" ce="3" kind="!">
<n46 lb="557" cb="3" le="557" ce="3">
<exp pvirg="true"/>
<xop lb="557" cb="3" le="557" ce="3" kind="&amp;&amp;">
<mce lb="557" cb="3" le="557" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="557" cb="3" le="557" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="557" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="557" cb="3">
<n32 lb="557" cb="3">
<n52 lb="557" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="557" cb="3" le="557" ce="3">
<n46 lb="557" cb="3" le="557" ce="3">
<exp pvirg="true"/>
<xop lb="557" cb="3" le="557" ce="3" kind=",">
<ce lb="557" cb="3" le="557" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="557" cb="3">
<drx lb="557" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="557" cb="3">
<n52 lb="557" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="557" cb="3">
<n52 lb="557" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="557" cb="3">
<n45 lb="557" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="557" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="558" cb="3" le="558" ce="24" pvirg="true">
<n32 lb="558" cb="10" le="558" ce="24">
<xop lb="558" cb="10" le="558" ce="24" kind="-">
<mce lb="558" cb="10" le="558" ce="20" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="558" cb="10" le="558" ce="13" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="558" cb="10" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="558" cb="24">
<n45 lb="558" cb="24">
<flit/>
</n45>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getMoveVecShifterOpValue" id="a02134cf98a7511a1f2de07587fbe4b7_6b27e957eab84a4029ead002a2353466" file="1" linestart="563" lineend="572" previous="a02134cf98a7511a1f2de07587fbe4b7_6b27e957eab84a4029ead002a2353466" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="565" cb="39" le="572" ce="1">
<dst lb="566" cb="3" le="566" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="566" cb="25" le="566" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="566" cb="25" le="566" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="566" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="566" cb="39">
<drx lb="566" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<ocast lb="567" cb="3" le="567" ce="3">
<bt name="void"/>
<n46 lb="567" cb="3" le="567" ce="3">
<exp pvirg="true"/>
<xop lb="567" cb="3" le="567" ce="3" kind="||">
<n46 lb="567" cb="3" le="567" ce="3">
<exp pvirg="true"/>
<uo lb="567" cb="3" le="567" ce="3" kind="!">
<uo lb="567" cb="3" le="567" ce="3" kind="!">
<n46 lb="567" cb="3" le="567" ce="3">
<exp pvirg="true"/>
<xop lb="567" cb="3" le="567" ce="3" kind="&amp;&amp;">
<mce lb="567" cb="3" le="567" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="567" cb="3" le="567" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="567" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="567" cb="3">
<n32 lb="567" cb="3">
<n52 lb="567" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="567" cb="3" le="567" ce="3">
<n46 lb="567" cb="3" le="567" ce="3">
<exp pvirg="true"/>
<xop lb="567" cb="3" le="567" ce="3" kind=",">
<ce lb="567" cb="3" le="567" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="567" cb="3">
<drx lb="567" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="567" cb="3">
<n52 lb="567" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="567" cb="3">
<n52 lb="567" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="567" cb="3">
<n45 lb="567" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="567" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="569" cb="3" le="569" ce="61">
<exp pvirg="true"/>
<Var nm="ShiftVal" value="true">
<bt name="unsigned int"/>
<ce lb="569" cb="23" le="569" ce="60" nbparm="1" id="864223d452b25e8af751853e029bbe7d_f430f91e9c926575e8daf474cf390cfd">
<exp pvirg="true"/>
<n32 lb="569" cb="23" le="569" ce="35">
<drx lb="569" cb="23" le="569" ce="35" kind="lvalue" id="864223d452b25e8af751853e029bbe7d_f430f91e9c926575e8daf474cf390cfd" nm="getShiftValue"/>
</n32>
<n32 lb="569" cb="49" le="569" ce="59">
<mce lb="569" cb="49" le="569" ce="59" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="569" cb="49" le="569" ce="52" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="569" cb="49" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</ce>
</Var>
</dst>
<ocast lb="570" cb="3" le="570" ce="3">
<bt name="void"/>
<n46 lb="570" cb="3" le="570" ce="3">
<exp pvirg="true"/>
<xop lb="570" cb="3" le="570" ce="3" kind="||">
<n46 lb="570" cb="3" le="570" ce="3">
<exp pvirg="true"/>
<uo lb="570" cb="3" le="570" ce="3" kind="!">
<uo lb="570" cb="3" le="570" ce="3" kind="!">
<n46 lb="570" cb="3" le="570" ce="3">
<exp pvirg="true"/>
<xop lb="570" cb="3" le="570" ce="3" kind="&amp;&amp;">
<n46 lb="570" cb="3" le="570" ce="3">
<exp pvirg="true"/>
<xop lb="570" cb="3" le="570" ce="3" kind="||">
<xop lb="570" cb="3" le="570" ce="3" kind="==">
<n32 lb="570" cb="3">
<drx lb="570" cb="3" kind="lvalue" nm="ShiftVal"/>
</n32>
<n32 lb="570" cb="3">
<n45 lb="570" cb="3">
<flit/>
</n45>
</n32>
</xop>
<xop lb="570" cb="3" le="570" ce="3" kind="==">
<n32 lb="570" cb="3">
<drx lb="570" cb="3" kind="lvalue" nm="ShiftVal"/>
</n32>
<n32 lb="570" cb="3">
<n45 lb="570" cb="3">
<flit/>
</n45>
</n32>
</xop>
</xop>
</n46>
<n32 lb="570" cb="3">
<n32 lb="570" cb="3">
<n52 lb="570" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="570" cb="3" le="570" ce="3">
<n46 lb="570" cb="3" le="570" ce="3">
<exp pvirg="true"/>
<xop lb="570" cb="3" le="570" ce="3" kind=",">
<ce lb="570" cb="3" le="570" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="570" cb="3">
<drx lb="570" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="570" cb="3">
<n52 lb="570" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="570" cb="3">
<n52 lb="570" cb="3"/>
</n32>
<n32 lb="570" cb="3">
<n45 lb="570" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="570" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="571" cb="3" le="571" ce="30" pvirg="true">
<n32 lb="571" cb="10" le="571" ce="30">
<co lb="571" cb="10" le="571" ce="30">
<exp pvirg="true"/>
<xop lb="571" cb="10" le="571" ce="22" kind="==">
<n32 lb="571" cb="10">
<drx lb="571" cb="10" kind="lvalue" nm="ShiftVal"/>
</n32>
<n32 lb="571" cb="22">
<n45 lb="571" cb="22"/>
</n32>
</xop>
<n45 lb="571" cb="26"/>
<n45 lb="571" cb="30">
<flit/>
</n45>
</co>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="fixMOVZ" id="a02134cf98a7511a1f2de07587fbe4b7_d0daf17dcb8d33c1378459fa5f5c0183" file="1" linestart="574" lineend="603" previous="a02134cf98a7511a1f2de07587fbe4b7_d0daf17dcb8d33c1378459fa5f5c0183" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="EncodedValue" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="575" cb="74" le="603" ce="1">
<dst lb="580" cb="3" le="580" ce="40">
<exp pvirg="true"/>
<Var nm="UImm16MO" value="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
<n10 lb="580" cb="24" le="580" ce="39">
<typeptr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6e1c98aa202efbb91d78eed877d232"/>
<temp/>
<mce lb="580" cb="24" le="580" ce="39" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="580" cb="24" le="580" ce="27" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="580" cb="24" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="580" cb="38">
<n45 lb="580" cb="38">
<flit/>
</n45>
</n32>
</mce>
</n10>
</Var>
</dst>
<if lb="583" cb="3" le="584" ce="12">
<mce lb="583" cb="7" le="583" ce="22" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="583" cb="7" le="583" ce="16" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<n32 lb="583" cb="7">
<drx lb="583" cb="7" kind="lvalue" nm="UImm16MO"/>
</n32>
</mex>
</mce>
<rx lb="584" cb="5" le="584" ce="12" pvirg="true">
<n32 lb="584" cb="12">
<drx lb="584" cb="12" kind="lvalue" nm="EncodedValue"/>
</n32>
</rx>
</if>
<dst lb="586" cb="3" le="586" ce="70">
<exp pvirg="true"/>
<Var nm="A64E">
<pt>
<QualType const="true">
<rt>
<cr id="b64baa751af4b2d5af2740f234e3264d_7572a3a5e3ed38eddd9928f5f687e71e"/>
</rt>
</QualType>
</pt>
<ce lb="586" cb="31" le="586" ce="69" nbparm="1" id="65869d283167a146a6cfcba710ec8341_4b743d33dcf3c41c11702eca2277a792">
<exp pvirg="true"/>
<n32 lb="586" cb="31" le="586" ce="49">
<drx lb="586" cb="31" le="586" ce="49" kind="lvalue" id="65869d283167a146a6cfcba710ec8341_4b743d33dcf3c41c11702eca2277a792" nm="cast">
<template_arguments>
<rt>
<cr id="b64baa751af4b2d5af2740f234e3264d_7572a3a5e3ed38eddd9928f5f687e71e"/>
</rt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_0f29b7896b35764a545396257701b0ee"/>
</rt>
</QualType>
</template_arguments>
</drx>
</n32>
<mce lb="586" cb="51" le="586" ce="68" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="586" cb="51" le="586" ce="60" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<n32 lb="586" cb="51">
<drx lb="586" cb="51" kind="lvalue" nm="UImm16MO"/>
</n32>
</mex>
</mce>
</ce>
</Var>
</dst>
<sy lb="587" cb="3" le="599" ce="3">
<n32 lb="587" cb="11" le="587" ce="25">
<mce lb="587" cb="11" le="587" ce="25" nbparm="0" id="b64baa751af4b2d5af2740f234e3264d_889c5d60e847021918ea0cd5bed19056">
<exp pvirg="true"/>
<mex lb="587" cb="11" le="587" ce="17" id="b64baa751af4b2d5af2740f234e3264d_889c5d60e847021918ea0cd5bed19056" nm="getKind" arrow="1">
<n32 lb="587" cb="11">
<drx lb="587" cb="11" kind="lvalue" nm="A64E"/>
</n32>
</mex>
</mce>
</n32>
<u lb="587" cb="28" le="599" ce="3">
<cax lb="588" cb="3" le="595" ce="37">
<n32 lb="588" cb="8" le="588" ce="23">
<drx lb="588" cb="8" le="588" ce="23" id="b64baa751af4b2d5af2740f234e3264d_e375e8de9e0bda8e7556eee41bed6d8f" nm="VK_DTPREL_G2"/>
</n32>
<cax lb="589" cb="3" le="595" ce="37">
<n32 lb="589" cb="8" le="589" ce="23">
<drx lb="589" cb="8" le="589" ce="23" id="b64baa751af4b2d5af2740f234e3264d_3dc497999bccceb0ce0b37d899a3e7e8" nm="VK_DTPREL_G1"/>
</n32>
<cax lb="590" cb="3" le="595" ce="37">
<n32 lb="590" cb="8" le="590" ce="23">
<drx lb="590" cb="8" le="590" ce="23" id="b64baa751af4b2d5af2740f234e3264d_a22c7432f9bc80e987748fb0659ea021" nm="VK_DTPREL_G0"/>
</n32>
<cax lb="591" cb="3" le="595" ce="37">
<n32 lb="591" cb="8" le="591" ce="23">
<drx lb="591" cb="8" le="591" ce="23" id="b64baa751af4b2d5af2740f234e3264d_55f6c1c70f03c26cbc84f45f68603e0f" nm="VK_GOTTPREL_G1"/>
</n32>
<cax lb="592" cb="3" le="595" ce="37">
<n32 lb="592" cb="8" le="592" ce="23">
<drx lb="592" cb="8" le="592" ce="23" id="b64baa751af4b2d5af2740f234e3264d_8dcd4092d92e21c06a85b70139908947" nm="VK_TPREL_G2"/>
</n32>
<cax lb="593" cb="3" le="595" ce="37">
<n32 lb="593" cb="8" le="593" ce="23">
<drx lb="593" cb="8" le="593" ce="23" id="b64baa751af4b2d5af2740f234e3264d_16ceb880d691b5b60492b5e57566b1f9" nm="VK_TPREL_G1"/>
</n32>
<cax lb="594" cb="3" le="595" ce="37">
<n32 lb="594" cb="8" le="594" ce="23">
<drx lb="594" cb="8" le="594" ce="23" id="b64baa751af4b2d5af2740f234e3264d_579b6e0760a9b098f4cc88321597a462" nm="VK_TPREL_G0"/>
</n32>
<rx lb="595" cb="5" le="595" ce="37" pvirg="true">
<xop lb="595" cb="12" le="595" ce="37" kind="&amp;">
<n32 lb="595" cb="12">
<drx lb="595" cb="12" kind="lvalue" nm="EncodedValue"/>
</n32>
<uo lb="595" cb="27" le="595" ce="37" kind="~">
<n46 lb="595" cb="28" le="595" ce="37">
<exp pvirg="true"/>
<xop lb="595" cb="29" le="595" ce="35" kind="&lt;&lt;">
<n45 lb="595" cb="29"/>
<n45 lb="595" cb="35">
<flit/>
</n45>
</xop>
</n46>
</uo>
</xop>
</rx>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
<dx lb="596" cb="3" le="598" ce="12">
<rx lb="598" cb="5" le="598" ce="12" pvirg="true">
<n32 lb="598" cb="12">
<drx lb="598" cb="12" kind="lvalue" nm="EncodedValue"/>
</n32>
</rx>
</dx>
</u>
</sy>
<rx lb="602" cb="3" le="602" ce="35" pvirg="true">
<xop lb="602" cb="10" le="602" ce="35" kind="&amp;">
<n32 lb="602" cb="10">
<drx lb="602" cb="10" kind="lvalue" nm="EncodedValue"/>
</n32>
<uo lb="602" cb="25" le="602" ce="35" kind="~">
<n46 lb="602" cb="26" le="602" ce="35">
<exp pvirg="true"/>
<xop lb="602" cb="27" le="602" ce="33" kind="&lt;&lt;">
<n45 lb="602" cb="27"/>
<n45 lb="602" cb="33"/>
</xop>
</n46>
</uo>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="EncodeInstruction" id="a02134cf98a7511a1f2de07587fbe4b7_a528e07e6dbeca311fc791edf886315e" file="1" linestart="605" lineend="620" previous="a02134cf98a7511a1f2de07587fbe4b7_a528e07e6dbeca311fc791edf886315e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="607" cb="80" le="620" ce="1">
<dst lb="617" cb="3" le="617" ce="59">
<exp pvirg="true"/>
<Var nm="Binary" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="617" cb="21" le="617" ce="58" nbparm="3" id="a02134cf98a7511a1f2de07587fbe4b7_f9731a42eddbfaec6d4045348658f9ca">
<exp pvirg="true"/>
<mex lb="617" cb="21" id="a02134cf98a7511a1f2de07587fbe4b7_f9731a42eddbfaec6d4045348658f9ca" nm="getBinaryCodeForInstr" arrow="1">
<n19 lb="617" cb="21"/>
</mex>
<drx lb="617" cb="43" kind="lvalue" nm="MI"/>
<drx lb="617" cb="47" kind="lvalue" nm="Fixups"/>
<drx lb="617" cb="55" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<mce lb="618" cb="3" le="618" ce="29" nbparm="3" id="a02134cf98a7511a1f2de07587fbe4b7_ca3b0110b7425c38e05a6029aba52571">
<exp pvirg="true"/>
<mex lb="618" cb="3" id="a02134cf98a7511a1f2de07587fbe4b7_ca3b0110b7425c38e05a6029aba52571" nm="EmitConstant" arrow="1">
<n19 lb="618" cb="3"/>
</mex>
<n32 lb="618" cb="16">
<drx lb="618" cb="16" kind="lvalue" nm="Binary"/>
</n32>
<n32 lb="618" cb="24">
<n45 lb="618" cb="24">
<flit/>
</n45>
</n32>
<drx lb="618" cb="27" kind="lvalue" nm="OS"/>
</mce>
<ocx lb="619" cb="3" le="619" ce="5" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="619" cb="3">
<drx lb="619" cb="3" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="619" cb="5" kind="lvalue" id="a02134cf98a7511a1f2de07587fbe4b7_f56ae74dc9a4c6c9ca07b572f7b32eec" nm="MCNumEmitted"/>
</ocx>
</u>

</Stmt>
</m>
<m name="fixMulHigh" id="a02134cf98a7511a1f2de07587fbe4b7_a84b7ae3fa50a72f6cb0e4df0ee7bb2a" file="1" linestart="622" lineend="630" previous="a02134cf98a7511a1f2de07587fbe4b7_a84b7ae3fa50a72f6cb0e4df0ee7bb2a" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="EncodedValue" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="625" cb="68" le="630" ce="1">
<cao lb="628" cb="3" le="628" ce="27" kind="|=">
<drx lb="628" cb="3" kind="lvalue" nm="EncodedValue"/>
<n32 lb="628" cb="19" le="628" ce="27">
<xop lb="628" cb="19" le="628" ce="27" kind="&lt;&lt;">
<n45 lb="628" cb="19">
<flit/>
</n45>
<n45 lb="628" cb="27">
<flit/>
</n45>
</xop>
</n32>
</cao>
<rx lb="629" cb="3" le="629" ce="10" pvirg="true">
<n32 lb="629" cb="10">
<drx lb="629" cb="10" kind="lvalue" nm="EncodedValue"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<ft name="fixLoadStoreExclusive" id="a02134cf98a7511a1f2de07587fbe4b7_3cdbddae0e0afbfa0271fefb75a586e3" file="1" linestart="632" lineend="640" previous="a02134cf98a7511a1f2de07587fbe4b7_3cdbddae0e0afbfa0271fefb75a586e3">
<template_parameters>
<DeclaratorDecl name="hasRs" id="a02134cf98a7511a1f2de07587fbe4b7_257a81a6c8440ebb22924ac2f75f3876" file="1" linestart="632" lineend="632" depth="" index="">
<bt name="int"/>
</DeclaratorDecl>
<DeclaratorDecl name="hasRt2" id="a02134cf98a7511a1f2de07587fbe4b7_947209e4f062d9d8bf43bd6d056b3767" file="1" linestart="632" lineend="632" depth="" index="">
<bt name="int"/>
</DeclaratorDecl>
</template_parameters>
<m name="fixLoadStoreExclusive" id="a02134cf98a7511a1f2de07587fbe4b7_f3d57fda0eedaf52d05b69f9bf561d4b" file="1" linestart="632" lineend="640" previous="a02134cf98a7511a1f2de07587fbe4b7_f3d57fda0eedaf52d05b69f9bf561d4b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="EncodedValue" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="635" cb="79" le="640" ce="1">
<if lb="636" cb="3" le="636" ce="31">
<uo lb="636" cb="7" le="636" ce="8" kind="!">
<n32 lb="636" cb="8">
<drx lb="636" cb="8" id="a02134cf98a7511a1f2de07587fbe4b7_257a81a6c8440ebb22924ac2f75f3876" nm="hasRs"/>
</n32>
</uo>
<cao lb="636" cb="15" le="636" ce="31" kind="|=">
<drx lb="636" cb="15" kind="lvalue" nm="EncodedValue"/>
<n32 lb="636" cb="31">
<n45 lb="636" cb="31">
<flit/>
</n45>
</n32>
</cao>
</if>
<if lb="637" cb="3" le="637" ce="32">
<uo lb="637" cb="7" le="637" ce="8" kind="!">
<n32 lb="637" cb="8">
<drx lb="637" cb="8" id="a02134cf98a7511a1f2de07587fbe4b7_947209e4f062d9d8bf43bd6d056b3767" nm="hasRt2"/>
</n32>
</uo>
<cao lb="637" cb="16" le="637" ce="32" kind="|=">
<drx lb="637" cb="16" kind="lvalue" nm="EncodedValue"/>
<n32 lb="637" cb="32">
<n45 lb="637" cb="32">
<flit/>
</n45>
</n32>
</cao>
</if>
<rx lb="639" cb="3" le="639" ce="10" pvirg="true">
<n32 lb="639" cb="10">
<drx lb="639" cb="10" kind="lvalue" nm="EncodedValue"/>
</n32>
</rx>
</u>

</Stmt>
</m>
</ft>
<m name="fixOneOperandFPComparison" id="a02134cf98a7511a1f2de07587fbe4b7_c2a19c963c4d3331e9092a8727248b8b" file="1" linestart="642" lineend="648" previous="a02134cf98a7511a1f2de07587fbe4b7_c2a19c963c4d3331e9092a8727248b8b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="EncodedValue" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="643" cb="80" le="648" ce="1">
<cao lb="646" cb="3" le="646" ce="31" kind="&amp;=">
<drx lb="646" cb="3" kind="lvalue" nm="EncodedValue"/>
<n32 lb="646" cb="19" le="646" ce="31">
<uo lb="646" cb="19" le="646" ce="31" kind="~">
<n46 lb="646" cb="20" le="646" ce="31">
<exp pvirg="true"/>
<xop lb="646" cb="21" le="646" ce="29" kind="&lt;&lt;">
<n45 lb="646" cb="21">
<flit/>
</n45>
<n45 lb="646" cb="29">
<flit/>
</n45>
</xop>
</n46>
</uo>
</n32>
</cao>
<rx lb="647" cb="3" le="647" ce="10" pvirg="true">
<n32 lb="647" cb="10">
<drx lb="647" cb="10" kind="lvalue" nm="EncodedValue"/>
</n32>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
