{
  "module_name": "cn23xx_vf_regs.h",
  "hash_id": "c1b27ffec7bae0688552ccc7f9ccea938cccb4b2d07f042b89a487ae0866a430",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/cavium/liquidio/cn23xx_vf_regs.h",
  "human_readable_source": " \n \n\n#ifndef __CN23XX_VF_REGS_H__\n#define __CN23XX_VF_REGS_H__\n\n#define     CN23XX_CONFIG_XPANSION_BAR             0x38\n\n#define     CN23XX_CONFIG_PCIE_CAP                 0x70\n#define     CN23XX_CONFIG_PCIE_DEVCAP              0x74\n#define     CN23XX_CONFIG_PCIE_DEVCTL              0x78\n#define     CN23XX_CONFIG_PCIE_LINKCAP             0x7C\n#define     CN23XX_CONFIG_PCIE_LINKCTL             0x80\n#define     CN23XX_CONFIG_PCIE_SLOTCAP             0x84\n#define     CN23XX_CONFIG_PCIE_SLOTCTL             0x88\n\n#define     CN23XX_CONFIG_PCIE_FLTMSK              0x720\n\n \n#define    CN23XX_DEFAULT_INPUT_JABBER             0xEA60  \n\n \n\n \n#define    CN23XX_VF_IQ_OFFSET                     0x20000\n\n \n\n \n#define    CN23XX_VF_SLI_IQ_INSTR_COUNT_START64     0x10040\n\n \n#define    CN23XX_VF_SLI_IQ_BASE_ADDR_START64       0x10010\n\n \n#define    CN23XX_VF_SLI_IQ_DOORBELL_START          0x10020\n\n \n#define    CN23XX_VF_SLI_IQ_SIZE_START              0x10030\n\n \n#define    CN23XX_VF_SLI_IQ_PKT_CONTROL_START64     0x10000\n\n \n#define CN23XX_VF_SLI_IQ_PKT_CONTROL64(iq)\t\t\\\n\t(CN23XX_VF_SLI_IQ_PKT_CONTROL_START64 + ((iq) * CN23XX_VF_IQ_OFFSET))\n\n#define CN23XX_VF_SLI_IQ_BASE_ADDR64(iq)\t\t\\\n\t(CN23XX_VF_SLI_IQ_BASE_ADDR_START64 + ((iq) * CN23XX_VF_IQ_OFFSET))\n\n#define CN23XX_VF_SLI_IQ_SIZE(iq)\t\t\t\\\n\t(CN23XX_VF_SLI_IQ_SIZE_START + ((iq) * CN23XX_VF_IQ_OFFSET))\n\n#define CN23XX_VF_SLI_IQ_DOORBELL(iq)\t\t\t\\\n\t(CN23XX_VF_SLI_IQ_DOORBELL_START + ((iq) * CN23XX_VF_IQ_OFFSET))\n\n#define CN23XX_VF_SLI_IQ_INSTR_COUNT64(iq)\t\t\\\n\t(CN23XX_VF_SLI_IQ_INSTR_COUNT_START64 + ((iq) * CN23XX_VF_IQ_OFFSET))\n\n \n#define    CN23XX_PKT_INPUT_CTL_VF_NUM                  BIT_ULL(32)\n#define    CN23XX_PKT_INPUT_CTL_MAC_NUM                 BIT(29)\n \n#define    CN23XX_PKT_INPUT_CTL_RDSIZE                  (3 << 25)\n#define    CN23XX_PKT_INPUT_CTL_IS_64B                  BIT(24)\n#define    CN23XX_PKT_INPUT_CTL_RST                     BIT(23)\n#define    CN23XX_PKT_INPUT_CTL_QUIET                   BIT(28)\n#define    CN23XX_PKT_INPUT_CTL_RING_ENB                BIT(22)\n#define    CN23XX_PKT_INPUT_CTL_DATA_NS                 BIT(8)\n#define    CN23XX_PKT_INPUT_CTL_DATA_ES_64B_SWAP        BIT(6)\n#define    CN23XX_PKT_INPUT_CTL_DATA_RO                 BIT(5)\n#define    CN23XX_PKT_INPUT_CTL_USE_CSR                 BIT(4)\n#define    CN23XX_PKT_INPUT_CTL_GATHER_NS               BIT(3)\n#define    CN23XX_PKT_INPUT_CTL_GATHER_ES_64B_SWAP      (2)\n#define    CN23XX_PKT_INPUT_CTL_GATHER_RO               (1)\n\n \n#define    CN23XX_PKT_INPUT_CTL_RPVF_MASK               (0x3F)\n#define    CN23XX_PKT_INPUT_CTL_RPVF_POS                (48)\n \n#define    CN23XX_PKT_INPUT_CTL_PF_NUM_MASK             (0x7)\n#define    CN23XX_PKT_INPUT_CTL_PF_NUM_POS              (45)\n \n#define    CN23XX_PKT_INPUT_CTL_VF_NUM_MASK             (0x1FFF)\n#define    CN23XX_PKT_INPUT_CTL_VF_NUM_POS              (32)\n#define    CN23XX_PKT_INPUT_CTL_MAC_NUM_MASK            (0x3)\n#define    CN23XX_PKT_INPUT_CTL_MAC_NUM_POS             (29)\n#define    CN23XX_PKT_IN_DONE_WMARK_MASK                (0xFFFFULL)\n#define    CN23XX_PKT_IN_DONE_WMARK_BIT_POS             (32)\n#define    CN23XX_PKT_IN_DONE_CNT_MASK                  (0x00000000FFFFFFFFULL)\n\n#ifdef __LITTLE_ENDIAN_BITFIELD\n#define CN23XX_PKT_INPUT_CTL_MASK\t\t\t\\\n\t(CN23XX_PKT_INPUT_CTL_RDSIZE\t\t\t\\\n\t | CN23XX_PKT_INPUT_CTL_DATA_ES_64B_SWAP\t\\\n\t | CN23XX_PKT_INPUT_CTL_USE_CSR)\n#else\n#define CN23XX_PKT_INPUT_CTL_MASK\t\t\t\\\n\t(CN23XX_PKT_INPUT_CTL_RDSIZE\t\t\t\\\n\t | CN23XX_PKT_INPUT_CTL_DATA_ES_64B_SWAP\t\\\n\t | CN23XX_PKT_INPUT_CTL_USE_CSR\t\t\t\\\n\t | CN23XX_PKT_INPUT_CTL_GATHER_ES_64B_SWAP)\n#endif\n\n \n#define    CN23XX_IN_DONE_CNTS_PI_INT               BIT_ULL(62)\n#define    CN23XX_IN_DONE_CNTS_CINT_ENB             BIT_ULL(48)\n\n \n\n \n#define    CN23XX_VF_SLI_OQ_PKT_CONTROL_START       0x10050\n\n \n#define    CN23XX_VF_SLI_OQ0_BUFF_INFO_SIZE         0x10060\n\n \n#define    CN23XX_VF_SLI_OQ_BASE_ADDR_START64       0x10070\n\n \n#define    CN23XX_VF_SLI_OQ_PKT_CREDITS_START       0x10080\n\n \n#define    CN23XX_VF_SLI_OQ_SIZE_START              0x10090\n\n \n#define    CN23XX_VF_SLI_OQ_PKT_SENT_START          0x100B0\n\n \n#define    CN23XX_VF_SLI_OQ_PKT_INT_LEVELS_START64  0x100A0\n\n \n#define    CN23XX_VF_OQ_OFFSET                      0x20000\n\n \n\n#define CN23XX_VF_SLI_OQ_PKT_CONTROL(oq)\t\t\\\n\t(CN23XX_VF_SLI_OQ_PKT_CONTROL_START + ((oq) * CN23XX_VF_OQ_OFFSET))\n\n#define CN23XX_VF_SLI_OQ_BASE_ADDR64(oq)\t\t\\\n\t(CN23XX_VF_SLI_OQ_BASE_ADDR_START64 + ((oq) * CN23XX_VF_OQ_OFFSET))\n\n#define CN23XX_VF_SLI_OQ_SIZE(oq)\t\t\t\\\n\t(CN23XX_VF_SLI_OQ_SIZE_START + ((oq) * CN23XX_VF_OQ_OFFSET))\n\n#define CN23XX_VF_SLI_OQ_BUFF_INFO_SIZE(oq)\t\t\\\n\t(CN23XX_VF_SLI_OQ0_BUFF_INFO_SIZE + ((oq) * CN23XX_VF_OQ_OFFSET))\n\n#define CN23XX_VF_SLI_OQ_PKTS_SENT(oq)\t\t\\\n\t(CN23XX_VF_SLI_OQ_PKT_SENT_START + ((oq) * CN23XX_VF_OQ_OFFSET))\n\n#define CN23XX_VF_SLI_OQ_PKTS_CREDIT(oq)\t\t\\\n\t(CN23XX_VF_SLI_OQ_PKT_CREDITS_START + ((oq) * CN23XX_VF_OQ_OFFSET))\n\n#define CN23XX_VF_SLI_OQ_PKT_INT_LEVELS(oq)\t\t\\\n\t(CN23XX_VF_SLI_OQ_PKT_INT_LEVELS_START64 + ((oq) * CN23XX_VF_OQ_OFFSET))\n\n \n#define CN23XX_VF_SLI_OQ_PKT_INT_LEVELS_CNT(oq)\t\\\n\t(CN23XX_VF_SLI_OQ_PKT_INT_LEVELS_START64 + ((oq) * CN23XX_VF_OQ_OFFSET))\n\n#define CN23XX_VF_SLI_OQ_PKT_INT_LEVELS_TIME(oq)\t\\\n\t(CN23XX_VF_SLI_OQ_PKT_INT_LEVELS_START64 +\t\\\n\t ((oq) * CN23XX_VF_OQ_OFFSET) + 4)\n\n \n#define    CN23XX_PKT_OUTPUT_CTL_TENB                  BIT(13)\n#define    CN23XX_PKT_OUTPUT_CTL_CENB                  BIT(12)\n#define    CN23XX_PKT_OUTPUT_CTL_IPTR                  BIT(11)\n#define    CN23XX_PKT_OUTPUT_CTL_ES                    BIT(9)\n#define    CN23XX_PKT_OUTPUT_CTL_NSR                   BIT(8)\n#define    CN23XX_PKT_OUTPUT_CTL_ROR                   BIT(7)\n#define    CN23XX_PKT_OUTPUT_CTL_DPTR                  BIT(6)\n#define    CN23XX_PKT_OUTPUT_CTL_BMODE                 BIT(5)\n#define    CN23XX_PKT_OUTPUT_CTL_ES_P                  BIT(3)\n#define    CN23XX_PKT_OUTPUT_CTL_NSR_P                 BIT(2)\n#define    CN23XX_PKT_OUTPUT_CTL_ROR_P                 BIT(1)\n#define    CN23XX_PKT_OUTPUT_CTL_RING_ENB              BIT(0)\n\n \n#define    CN23XX_VF_SLI_PKT_MBOX_INT_START            0x10210\n#define    CN23XX_SLI_PKT_PF_VF_MBOX_SIG_START         0x10200\n\n#define    CN23XX_SLI_MBOX_OFFSET                      0x20000\n#define    CN23XX_SLI_MBOX_SIG_IDX_OFFSET              0x8\n\n#define CN23XX_VF_SLI_PKT_MBOX_INT(q)\t\\\n\t(CN23XX_VF_SLI_PKT_MBOX_INT_START + ((q) * CN23XX_SLI_MBOX_OFFSET))\n\n#define CN23XX_SLI_PKT_PF_VF_MBOX_SIG(q, idx)\t\t\\\n\t(CN23XX_SLI_PKT_PF_VF_MBOX_SIG_START +\t\t\\\n\t ((q) * CN23XX_SLI_MBOX_OFFSET +\t\t\\\n\t  (idx) * CN23XX_SLI_MBOX_SIG_IDX_OFFSET))\n\n \n\n#define    CN23XX_VF_SLI_INT_SUM_START\t\t  0x100D0\n\n#define CN23XX_VF_SLI_INT_SUM(q)\t\t\t\\\n\t(CN23XX_VF_SLI_INT_SUM_START + ((q) * CN23XX_VF_IQ_OFFSET))\n\n \n\n#define    CN23XX_INTR_PO_INT                   BIT_ULL(63)\n#define    CN23XX_INTR_PI_INT                   BIT_ULL(62)\n#define    CN23XX_INTR_MBOX_INT                 BIT_ULL(61)\n#define    CN23XX_INTR_RESEND                   BIT_ULL(60)\n\n#define    CN23XX_INTR_CINT_ENB                 BIT_ULL(48)\n#define    CN23XX_INTR_MBOX_ENB                 BIT(0)\n\n \n#define    CN23XX_MIO_PTP_CLOCK_CFG       0x0001070000000f00ULL\n#define    CN23XX_MIO_PTP_CLOCK_LO        0x0001070000000f08ULL\n#define    CN23XX_MIO_PTP_CLOCK_HI        0x0001070000000f10ULL\n#define    CN23XX_MIO_PTP_CLOCK_COMP      0x0001070000000f18ULL\n#define    CN23XX_MIO_PTP_TIMESTAMP       0x0001070000000f20ULL\n#define    CN23XX_MIO_PTP_EVT_CNT         0x0001070000000f28ULL\n#define    CN23XX_MIO_PTP_CKOUT_THRESH_LO 0x0001070000000f30ULL\n#define    CN23XX_MIO_PTP_CKOUT_THRESH_HI 0x0001070000000f38ULL\n#define    CN23XX_MIO_PTP_CKOUT_HI_INCR   0x0001070000000f40ULL\n#define    CN23XX_MIO_PTP_CKOUT_LO_INCR   0x0001070000000f48ULL\n#define    CN23XX_MIO_PTP_PPS_THRESH_LO   0x0001070000000f50ULL\n#define    CN23XX_MIO_PTP_PPS_THRESH_HI   0x0001070000000f58ULL\n#define    CN23XX_MIO_PTP_PPS_HI_INCR     0x0001070000000f60ULL\n#define    CN23XX_MIO_PTP_PPS_LO_INCR     0x0001070000000f68ULL\n\n \n#define    CN23XX_RST_BOOT                0x0001180006001600ULL\n\n \n\n#define    CN23XX_MSIX_TABLE_ADDR_START    0x0\n#define    CN23XX_MSIX_TABLE_DATA_START    0x8\n\n#define    CN23XX_MSIX_TABLE_SIZE          0x10\n#define    CN23XX_MSIX_TABLE_ENTRIES       0x41\n\n#define    CN23XX_MSIX_ENTRY_VECTOR_CTL    BIT_ULL(32)\n\n#define CN23XX_MSIX_TABLE_ADDR(idx)\t\t\\\n\t(CN23XX_MSIX_TABLE_ADDR_START + ((idx) * CN23XX_MSIX_TABLE_SIZE))\n\n#define CN23XX_MSIX_TABLE_DATA(idx)\t\t\\\n\t(CN23XX_MSIX_TABLE_DATA_START + ((idx) * CN23XX_MSIX_TABLE_SIZE))\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}