Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: DC_FPGA_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DC_FPGA_TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DC_FPGA_TOP"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : DC_FPGA_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"cores/coregen" "cores/ipcore_dir" "coregen" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/cores/coregen/QBLtxFIFO.vhd" into library work
Parsing entity <QBLtxFIFO>.
Parsing architecture <QBLtxFIFO_a> of entity <qbltxfifo>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/cores/coregen/serializationFifo.vhd" into library work
Parsing entity <serializationFifo>.
Parsing architecture <serializationFifo_a> of entity <serializationfifo>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/cores/ipcore_dir/axi_fifo_32w_32d.vhd" into library work
Parsing entity <axi_fifo_32w_32d>.
Parsing architecture <axi_fifo_32w_32d_a> of entity <axi_fifo_32w_32d>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/ipcore_dir/clk_gen1.vhd" into library work
Parsing entity <clk_gen1>.
Parsing architecture <xilinx> of entity <clk_gen1>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/ipcore_dir/serial_data_window_fifo_w32d1024.vhd" into library work
Parsing entity <serial_data_window_fifo_w32d1024>.
Parsing architecture <serial_data_window_fifo_w32d1024_a> of entity <serial_data_window_fifo_w32d1024>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/b2tt_symbols.vhd" into library work
Parsing package <b2tt_symbols>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/klm_scrod_pkg.vhd" into library work
Parsing package <klm_scrod_pkg>.
Parsing package body <klm_scrod_pkg>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/conc_intfc_pkg.vhd" into library work
Parsing package <conc_intfc_pkg>.
Parsing package body <conc_intfc_pkg>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/klm_scint_pkg.vhd" into library work
Parsing package <klm_scint_pkg>.
Parsing package body <klm_scint_pkg>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/UtilityPkg.vhd" into library work
Parsing package <UtilityPkg>.
Parsing package body <UtilityPkg>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/ShiftOutSample.vhd" into library work
Parsing entity <ShiftOutSample>.
Parsing architecture <Behavioral> of entity <shiftoutsample>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Encode8b10b.vhd" into library work
Parsing entity <Encode8b10b>.
Parsing architecture <rtl> of entity <encode8b10b>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Decode8b10b.vhd" into library work
Parsing entity <Decode8b10b>.
Parsing architecture <rtl> of entity <decode8b10b>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/ShiftOutWindow.vhd" into library work
Parsing entity <ShiftOutWindow>.
Parsing architecture <Behavioral> of entity <shiftoutwindow>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/DigitizingLgcTX.vhd" into library work
Parsing entity <DigitizingLgcTX>.
Parsing architecture <Behavioral> of entity <digitizinglgctx>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/SyncBit.vhd" into library work
Parsing entity <SyncBit_QBL>.
Parsing architecture <structural> of entity <syncbit_qbl>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceOut.vhd" into library work
Parsing entity <S6SerialInterfaceOut>.
Parsing architecture <Behavioral> of entity <s6serialinterfaceout>.
WARNING:HDLCompiler:946 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceOut.vhd" Line 67: Actual for formal port rd_en is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceOut.vhd" Line 132: Actual for formal port c1 is neither a static name nor a globally static expression
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceIn.vhd" into library work
Parsing entity <S6SerialInterfaceIn>.
Parsing architecture <Behavioral> of entity <s6serialinterfacein>.
WARNING:HDLCompiler:946 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceIn.vhd" Line 133: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceIn.vhd" Line 250: Actual for formal port rd_en is neither a static name nor a globally static expression
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/ByteLink.vhd" into library work
Parsing entity <ByteLink>.
Parsing architecture <rtl> of entity <bytelink>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/DigitizeAndShiftOutData.vhd" into library work
Parsing entity <DigitizeAndShiftOutData>.
Parsing architecture <Behavioral> of entity <digitizeandshiftoutdata>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/QBlink.vhd" into library work
Parsing entity <QBlink>.
Parsing architecture <Behavioral> of entity <qblink>.
WARNING:HDLCompiler:946 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/QBlink.vhd" Line 270: Actual for formal port s_aresetn is neither a static name nor a globally static expression
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/BMD_definitions.vhd" into library work
Parsing package <BMD_definitions>.
Parsing package body <BMD_definitions>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/target_x_dac_control/src/xgen_klm_scrod_bus.vhd" into library work
Parsing package <TX_DAC_control_pack>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/target_x_dac_control/src/xgen_axistream_32.vhd" into library work
Parsing package <xgen_axistream_32>.
Parsing package body <xgen_axistream_32>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/target_x_dac_control/src/tx_dac_control.vhd" into library work
Parsing entity <TARGETX_DAC_CONTROL>.
Parsing architecture <Behavioral> of entity <targetx_dac_control>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/target_x_dac_control/src/roling_register_p.vhd" into library work
Parsing package <roling_register_p>.
Parsing package body <roling_register_p>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/SingleBusProcessing.vhd" into library work
Parsing entity <SingleBusProcessing>.
Parsing architecture <Behavioral> of entity <singlebusprocessing>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/SamplingLgc.vhd" into library work
Parsing entity <SamplingLgc>.
Parsing architecture <Behavioral> of entity <samplinglgc>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/sources/IO_buff_new.vhd" into library work
Parsing entity <IO_Buffers_new>.
Parsing architecture <Behavioral> of entity <io_buffers_new>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" into library work
Parsing entity <DC_Comm_back>.
Parsing architecture <Behaviorial> of entity <dc_comm_back>.
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" into library work
Parsing entity <DC_FPGA_TOP>.
Parsing architecture <rtl> of entity <dc_fpga_top>.
WARNING:HDLCompiler:946 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 462: Actual for formal port s_aresetn is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 465: Actual for formal port s_axis_tdata is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 616: Actual for formal port c1 is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DC_FPGA_TOP> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 74: Using initial value "0" for qb_rst since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 98: Using initial value '0' for reset since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 135: Using initial value '1' for asic_mask since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 140: Using initial value "010000" for ramp_length since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 142: Using initial value "0000" for t_samp_addr_settle since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 143: Using initial value "0010" for t_setup_ss_any since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 144: Using initial value "0000" for t_strobe_settle since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 145: Using initial value "0011" for t_sr_clk_high since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 146: Using initial value "0010" for t_sr_clk_low since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" Line 147: Using initial value "0001" for t_sr_clk_strobe since it is never assigned

Elaborating entity <clk_gen1> (architecture <xilinx>) from library <work>.

Elaborating entity <IO_Buffers_new> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DC_Comm_back> (architecture <Behaviorial>) with generics from library <work>.

Elaborating entity <QBlink> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SyncBit_QBL> (architecture <structural>) with generics from library <work>.

Elaborating entity <S6SerialInterfaceOut> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <serializationFifo> (architecture <serializationFifo_a>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceOut.vhd" Line 100. Case statement is complete. others clause is never selected

Elaborating entity <S6SerialInterfaceIn> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceIn.vhd" Line 219. Case statement is complete. others clause is never selected

Elaborating entity <ByteLink> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Encode8b10b> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Encode8b10b.vhd" Line 132: Assignment to illegalk ignored, since the identifier is never used

Elaborating entity <Decode8b10b> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Decode8b10b.vhd" Line 107: Assignment to cdei ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Decode8b10b.vhd" Line 111: Assignment to p22enin ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Decode8b10b.vhd" Line 112: Assignment to p22ei ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Decode8b10b.vhd" Line 113: Assignment to p31dnenin ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Decode8b10b.vhd" Line 114: Assignment to p31e ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Decode8b10b.vhd" Line 149: Assignment to alt7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Decode8b10b.vhd" Line 156: Assignment to k28 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/ByteLink.vhd" Line 207. Case statement is complete. others clause is never selected

Elaborating entity <QBLtxFIFO> (architecture <QBLtxFIFO_a>) from library <work>.

Elaborating entity <axi_fifo_32w_32d> (architecture <axi_fifo_32w_32d_a>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" Line 189: cmd_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" Line 193: cmd_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" Line 197: cmd_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" Line 201: cmd_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" Line 212: cmd_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" Line 220: cmd_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" Line 221: cmd_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" Line 229: cmd_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" Line 230: cmd_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" Line 238: cmd_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd" Line 239: cmd_data should be on the sensitivity list of the process

Elaborating entity <TARGETX_DAC_CONTROL> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/git/DC_backwards/DC_backwards/target_x_dac_control/src/tx_dac_control.vhd" Line 354. Case statement is complete. others clause is never selected

Elaborating entity <SingleBusProcessing> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/SingleBusProcessing.vhd" Line 409: Assignment to dignshift_done ignored, since the identifier is never used

Elaborating entity <DigitizeAndShiftOutData> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DigitizingLgcTX> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ShiftOutWindow> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ShiftOutSample> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/DigitizeAndShiftOutData.vhd" Line 294. Case statement is complete. others clause is never selected

Elaborating entity <serial_data_window_fifo_w32d1024> (architecture <serial_data_window_fifo_w32d1024_a>) from library <work>.

Elaborating entity <SamplingLgc> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DC_FPGA_TOP>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd".
        NUM_DCs = 0
        chls = 1
        counter_win_max = 120000
    Set property "MARK_DEBUG = TRUE" for signal <window_counter>.
    Set property "MARK_DEBUG = TRUE" for signal <stateNum_dtransfer<1>>.
    Set property "MARK_DEBUG = TRUE" for signal <stateNum_dtransfer<0>>.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" line 271: Output port <LOCKED> of the instance <clk_buffer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" line 306: Output port <SERIAL_CLK_LCK> of the instance <u_dc_receiver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" line 306: Output port <TRIG_LINK_SYNC> of the instance <u_dc_receiver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" line 356: Output port <busy> of the instance <TARGETX_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" line 402: Output port <ShiftOutWinBusy> of the instance <Udc_data> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" line 402: Output port <ShiftOutSampBusy> of the instance <Udc_data> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" line 458: Output port <s_axis_tready> of the instance <data_fifos_generation[0].data_fifos> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" line 579: Output port <cur_win> of the instance <UUT_sampling> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" line 579: Output port <samp_mod8> of the instance <UUT_sampling> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" line 579: Output port <cur_win_ii> of the instance <UUT_sampling> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/sources/DC_FPGA_TOP.vhd" line 579: Output port <BUSB_WR_ADDRCLR> of the instance <UUT_sampling> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <RES_VALID_reg>.
    Found 32-bit register for signal <DC_RESPONSE_reg>.
    Found 16-bit register for signal <CtrlRegister<4>>.
    Found 16-bit register for signal <CtrlRegister<3>>.
    Found 16-bit register for signal <CtrlRegister<2>>.
    Found 16-bit register for signal <CtrlRegister<1>>.
    Found 16-bit register for signal <CtrlRegister<0>>.
    Found 1-bit register for signal <ena>.
    Found 1-bit register for signal <RES_VALID_data>.
    Found 1-bit register for signal <qblink_tready_i>.
    Found 4-bit register for signal <ch_number>.
    Found 1-bit register for signal <RESET1>.
    Found 1-bit register for signal <data_flag>.
    Found 9-bit register for signal <first_dig_win>.
    Found 9-bit register for signal <last_dig_win>.
    Found 6-bit register for signal <sample_counter>.
    Found 9-bit register for signal <window_counter>.
    Found 32-bit register for signal <counter_send_win>.
    Found 1-bit register for signal <force_test_pattern>.
    Found 2-bit register for signal <DATA_TRANSFER_STATE>.
    Found 9-bit register for signal <twin>.
    Found 32-bit register for signal <DC_RESPONSE_data>.
    Found 27-bit register for signal <ctime>.
    Found finite state machine <FSM_0> for signal <DATA_TRANSFER_STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | DATA_CLK (rising_edge)                         |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <counter_send_win[31]_GND_17_o_add_58_OUT> created at line 538.
    Found 6-bit adder for signal <sample_counter[5]_GND_17_o_add_61_OUT> created at line 545.
    Found 9-bit adder for signal <window_counter[8]_GND_17_o_add_69_OUT> created at line 556.
    Found 4-bit adder for signal <ch_number[3]_GND_17_o_add_75_OUT> created at line 566.
    Found 27-bit adder for signal <ctime[26]_GND_17_o_add_116_OUT> created at line 604.
    Found 9-bit subtractor for signal <GND_17_o_GND_17_o_sub_55_OUT<8:0>> created at line 518.
    Found 1-bit 3-to-1 multiplexer for signal <DATA_TRANSFER_STATE[1]_X_17_o_wide_mux_105_OUT<0>> created at line 485.
    Found 1-bit 3-to-1 multiplexer for signal <DATA_TRANSFER_STATE[1]_X_17_o_wide_mux_106_OUT<0>> created at line 485.
    Found 32-bit 4-to-1 multiplexer for signal <GND_17_o_GND_17_o_mux_25_OUT> created at line 385.
    Found 32-bit 7-to-1 multiplexer for signal <n0343> created at line 385.
WARNING:Xst:737 - Found 1-bit latch for signal <stateNum_dtransfer<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stateNum_dtransfer<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit comparator greater for signal <sample_counter[5]_PWR_17_o_LessThan_61_o> created at line 540
    Found 9-bit comparator greater for signal <window_counter[8]_twin[8]_LessThan_69_o> created at line 555
INFO:Xst:2774 - HDL ADVISOR - MARK_DEBUG, INIT properties attached to signal window_counter may hinder XST clustering optimizations.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 256 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   2 Comparator(s).
	inferred  57 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DC_FPGA_TOP> synthesized.

Synthesizing Unit <clk_gen1>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/ipcore_dir/clk_gen1.vhd".
    Summary:
	no macro.
Unit <clk_gen1> synthesized.

Synthesizing Unit <IO_Buffers_new>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/sources/IO_buff_new.vhd".
        num_DC = 0
    Summary:
	no macro.
Unit <IO_Buffers_new> synthesized.

Synthesizing Unit <DC_Comm_back>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/sources/DC_Comm_back.vhd".
        num_DC = 0
        TIMEOUT_G = 125000
    Set property "MARK_DEBUG = TRUE" for signal <stateNum<1>>.
    Set property "MARK_DEBUG = TRUE" for signal <stateNum<0>>.
    Found 2-bit register for signal <r_state>.
    Found 1-bit register for signal <r_rd_req>.
    Found 2-bit register for signal <r_read>.
    Found 2-bit register for signal <r_write>.
    Found 32-bit register for signal <r_timeoutCnt>.
    Found 16-bit register for signal <r_regAddr>.
    Found 16-bit register for signal <r_regWrData>.
    Found 1-bit register for signal <r_regReq>.
    Found 2-bit register for signal <r_regOp>.
    Found 1-bit register for signal <r_dataReq>.
    Found 1-bit register for signal <r_write_dac>.
    Found finite state machine <FSM_1> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | DATA_CLK (rising_edge)                         |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <r_timeoutCnt[31]_GND_55_o_add_30_OUT> created at line 209.
    Found 4x2-bit Read Only RAM for signal <GND_55_o_GND_55_o_mux_40_OUT>
    Found 32-bit 3-to-1 multiplexer for signal <comb.v_timeoutCnt> created at line 176.
WARNING:Xst:737 - Found 1-bit latch for signal <stateNum<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stateNum<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred  31 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DC_Comm_back> synthesized.

Synthesizing Unit <QBlink>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/QBlink.vhd".
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/QBlink.vhd" line 198: Output port <full> of the instance <QBlink_TX_FIFO_W32R8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/QBlink.vhd" line 198: Output port <overflow> of the instance <QBlink_TX_FIFO_W32R8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/QBlink.vhd" line 268: Output port <s_axis_tready> of the instance <QBlink_RX_FIFO_W8R32_1> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'serialClkLocked', unconnected in block 'QBlink', is tied to its initial value (0).
    Found 32-bit register for signal <i_s_axis_tdata>.
    Found 32-bit register for signal <v_counter>.
    Found 1-bit register for signal <i_s_axis_tvalid>.
    Found 32-bit adder for signal <n0060> created at line 253.
    Found 32-bit subtractor for signal <v_counter[31]_GND_58_o_sub_38_OUT<31:0>> created at line 254.
    Found 32-bit comparator greater for signal <n0045> created at line 256
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  33 Multiplexer(s).
Unit <QBlink> synthesized.

Synthesizing Unit <SyncBit_QBL>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/SyncBit.vhd".
        SYNC_STAGES_G = 2
        CLK_POL_G = '1'
        RST_POL_G = '1'
        INIT_STATE_G = '1'
    Summary:
	no macro.
Unit <SyncBit_QBL> synthesized.

Synthesizing Unit <S6SerialInterfaceOut>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceOut.vhd".
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceOut.vhd" line 60: Output port <full> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <r_dataWord>.
    Found 4-bit register for signal <r_bitCount>.
    Found 1-bit register for signal <r_serialDataOutRising>.
    Found 1-bit register for signal <r_serialDataOutFalling>.
    Found 1-bit register for signal <r_state>.
    Found 5-bit subtractor for signal <n0042[4:0]> created at line 92.
    Found 4-bit adder for signal <r_bitCount[3]_GND_60_o_add_7_OUT> created at line 98.
    Found 4-bit subtractor for signal <GND_60_o_GND_60_o_sub_5_OUT<3:0>> created at line 93.
    Found 1-bit 10-to-1 multiplexer for signal <GND_60_o_X_59_o_Mux_2_o> created at line 92.
    Found 1-bit 10-to-1 multiplexer for signal <GND_60_o_X_59_o_Mux_5_o> created at line 93.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <S6SerialInterfaceOut> synthesized.

Synthesizing Unit <S6SerialInterfaceIn>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceIn.vhd".
        BITSLIP_WAIT_G = 200
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceIn.vhd" line 243: Output port <full> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/S6SerialInterfaceIn.vhd" line 243: Output port <valid> of the instance <U_SerializationFifo> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <fallingWord>.
    Found 10-bit register for signal <dataWord>.
    Found 10-bit register for signal <dataWordFlipped>.
    Found 2-bit register for signal <r_state>.
    Found 10-bit register for signal <r_dataWord>.
    Found 1-bit register for signal <r_dataWrite>.
    Found 4-bit register for signal <r_bitCount>.
    Found 16-bit register for signal <r_slipCount>.
    Found 1-bit register for signal <r_flip>.
    Found 5-bit register for signal <risingWord>.
    Found finite state machine <FSM_2> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sstX5Clk (rising_edge)                         |
    | Reset              | sstX5Rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | reset_s                                        |
    | Power Up State     | reset_s                                        |
    | Recovery State     | reset_s                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <r_bitCount[3]_GND_64_o_add_6_OUT> created at line 186.
    Found 16-bit adder for signal <r_slipCount[15]_GND_64_o_add_10_OUT> created at line 204.
    Found 16-bit comparator greater for signal <r_slipCount[15]_GND_64_o_LessThan_10_o> created at line 203
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <S6SerialInterfaceIn> synthesized.

Synthesizing Unit <ByteLink>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/ByteLink.vhd".
        ALIGN_CYCLES_G = 100
WARNING:Xst:37 - Detected unknown constraint/property "mark_debug1". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MARK_DEBUG = TRUE" for signal <BLStateNum>.
    Found 8-bit register for signal <inputTxData8b>.
    Found 1-bit register for signal <inputTxData8bValid>.
    Found 2-bit register for signal <r_state>.
    Found 1-bit register for signal <r_aligned>.
    Found 8-bit register for signal <r_rxData8b>.
    Found 1-bit register for signal <r_rxData8bValid>.
    Found 8-bit register for signal <r_txData8b>.
    Found 1-bit register for signal <r_txDataK>.
    Found 10-bit register for signal <r_txData10b>.
    Found 32-bit register for signal <r_alignCnt>.
    Found 10-bit register for signal <inputRxData10b>.
    Found finite state machine <FSM_3> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | reset_s                                        |
    | Power Up State     | reset_s                                        |
    | Recovery State     | reset_s                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <r_alignCnt[31]_GND_67_o_add_8_OUT> created at line 183.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ByteLink> synthesized.

Synthesizing Unit <Encode8b10b>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Encode8b10b.vhd".
    Found 1-bit register for signal <dispOut>.
    Found 10-bit register for signal <dataOut>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Encode8b10b> synthesized.

Synthesizing Unit <Decode8b10b>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/QBLink/source/Decode8b10b.vhd".
    Found 1-bit register for signal <dataKOut>.
    Found 1-bit register for signal <dispOut>.
    Found 1-bit register for signal <codeErr>.
    Found 1-bit register for signal <dispErr>.
    Found 8-bit register for signal <dataOut>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Decode8b10b> synthesized.

Synthesizing Unit <TARGETX_DAC_CONTROL>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/target_x_dac_control/src/tx_dac_control.vhd".
        REGISTER_WIDTH = 19
    Found 1-bit register for signal <SIN>.
    Found 1-bit register for signal <SCLK>.
    Found 1-bit register for signal <PCLK>.
    Found 2-bit register for signal <UPDATE_REG>.
    Found 1-bit register for signal <SIN_i>.
    Found 1-bit register for signal <SCLK_i>.
    Found 1-bit register for signal <PCLK_i>.
    Found 32-bit register for signal <cnt>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <ENABLE_COUNTER>.
    Found 5-bit register for signal <STATE>.
    Found 16-bit register for signal <INTERNAL_COUNTER>.
    Found finite state machine <FSM_4> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 25                                             |
    | Transitions        | 38                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <INTERNAL_COUNTER[15]_GND_73_o_add_0_OUT> created at line 1241.
    Found 32-bit adder for signal <cnt[31]_GND_73_o_add_17_OUT> created at line 211.
    Found 5-bit subtractor for signal <GND_73_o_cnt[31]_sub_10_OUT<4:0>> created at line 173.
    Found 1-bit 19-to-1 multiplexer for signal <GND_73_o_X_67_o_Mux_10_o> created at line 173.
    Found 32-bit comparator greater for signal <GND_73_o_cnt[31]_LessThan_9_o> created at line 171
    Found 16-bit comparator greater for signal <LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o> created at line 222
    Found 16-bit comparator greater for signal <LATCH_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_33_o> created at line 348
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TARGETX_DAC_CONTROL> synthesized.

Synthesizing Unit <SingleBusProcessing>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/SingleBusProcessing.vhd".
        baseline_g = "110000000000"
        SLOW_CTRL_BUFF = 5
        USE_PULSE_HEIGHT_HIST = '0'
        USE_DBG_WAVE_FIFO = '0'
        chls = 1
        N_BITS_AVG_g = 7
    Found 2-bit register for signal <dig_store_proc_ena>.
    Found 2-bit register for signal <force_test_pattern_ena>.
    Found 1-bit register for signal <single_bus_state>.
    Found 1-bit register for signal <digNshift_ena>.
    Found 1-bit register for signal <force_test_pattern_i>.
    Found 1-bit register for signal <proc_reset>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SingleBusProcessing> synthesized.

Synthesizing Unit <DigitizeAndShiftOutData>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/DigitizeAndShiftOutData.vhd".
        chls = 1
    Found 9-bit register for signal <first_dig_win_i>.
    Found 3-bit register for signal <digNshift_state>.
    Found 1-bit register for signal <shift_asic_mask>.
    Found 1-bit register for signal <busy>.
    Found 9-bit register for signal <BUS_RD_WINSEL_i>.
    Found 1-bit register for signal <dig_ena>.
    Found 1-bit register for signal <i_asic_mask>.
    Found 1-bit register for signal <shift_ena>.
    Found 5-bit register for signal <shift_samp_start>.
    Found 1-bit register for signal <ena_i>.
    Found finite state machine <FSM_5> for signal <digNshift_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <BUS_RD_WINSEL_i[8]_GND_76_o_add_12_OUT> created at line 283.
    Found 9-bit comparator equal for signal <n0019> created at line 282
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DigitizeAndShiftOutData> synthesized.

Synthesizing Unit <DigitizingLgcTX>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/DigitizingLgcTX.vhd".
        t_delay_ramp_ena = "00011"
        t_wilk_clear_high = "0011110"
    Found 2-bit register for signal <digitization_state>.
    Found 1-bit register for signal <BUS_CLR>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <BUS_RD_ENA>.
    Found 1-bit register for signal <BUS_RAMP>.
    Found 12-bit register for signal <dig_st_fms_ctr>.
    Found 2-bit register for signal <ena_i>.
    Found finite state machine <FSM_6> for signal <digitization_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <dig_st_fms_ctr[11]_GND_77_o_add_13_OUT> created at line 116.
    Found 12-bit 4-to-1 multiplexer for signal <digitization_state[1]_GND_77_o_wide_mux_21_OUT> created at line 77.
    Found 12-bit comparator greater for signal <dig_st_fms_ctr[11]_GND_77_o_LessThan_5_o> created at line 94
    Found 12-bit comparator greater for signal <dig_st_fms_ctr[11]_GND_77_o_LessThan_9_o> created at line 105
    Found 6-bit comparator greater for signal <dig_st_fms_ctr[11]_ramp_length[11]_LessThan_13_o> created at line 115
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DigitizingLgcTX> synthesized.

Synthesizing Unit <ShiftOutWindow>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/ShiftOutWindow.vhd".
        chls = 1
    Found 2-bit register for signal <shift_win_state>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <asic_checklist>.
    Found 5-bit register for signal <samplesel_i>.
    Found 1-bit register for signal <shift_out_samp_ena>.
    Found 5-bit register for signal <samp_stop_asic_i>.
    Found 2-bit register for signal <ena_i>.
    Found finite state machine <FSM_7> for signal <shift_win_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <samplesel_i[4]_GND_78_o_add_10_OUT> created at line 213.
    Found 5-bit comparator equal for signal <samplesel_i[4]_samp_stop_asic_i[4]_equal_10_o> created at line 209
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ShiftOutWindow> synthesized.

Synthesizing Unit <ShiftOutSample>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/ShiftOutSample.vhd".
        num_bits_wilk_adc = 12
        chls = 1
    Found 1-bit register for signal <sr_clk_i>.
    Found 1-bit register for signal <SR_CLR>.
    Found 1-bit register for signal <SR_SEL>.
    Found 4-bit register for signal <sr_ctrl_fsm_ctr>.
    Found 4-bit register for signal <sr_ctrl_bit_count>.
    Found 1-bit register for signal <samplesel_any_i>.
    Found 1-bit register for signal <asic_sel_i>.
    Found 1-bit register for signal <busy>.
    Found 4-bit register for signal <sr_ctrl_state>.
    Found 1-bit register for signal <rx_bits_fsm_ena>.
    Found 11-bit register for signal <sample_data_i<0>>.
    Found 1-bit register for signal <samples_valid>.
    Found 4-bit register for signal <rx_fsm_ctr>.
    Found 4-bit register for signal <rx_bit_count>.
    Found 2-bit register for signal <rx_bits_state>.
    Found 12-bit register for signal <sample_data<0>>.
    Found 2-bit register for signal <ena_i>.
    Found finite state machine <FSM_9> for signal <rx_bits_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <sr_ctrl_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 16                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <sr_ctrl_fsm_ctr[3]_GND_79_o_add_36_OUT> created at line 261.
    Found 4-bit adder for signal <sr_ctrl_bit_count[3]_GND_79_o_add_38_OUT> created at line 266.
    Found 4-bit adder for signal <rx_fsm_ctr[3]_GND_79_o_add_61_OUT> created at line 302.
    Found 4-bit adder for signal <rx_bit_count[3]_GND_79_o_add_65_OUT> created at line 314.
    Found 4-bit 3-to-1 multiplexer for signal <rx_bits_state[1]_X_73_o_wide_mux_73_OUT> created at line 284.
    Found 4-bit comparator greater for signal <sr_ctrl_fsm_ctr[3]_t_sr_clk_strobe[3]_LessThan_8_o> created at line 174
    Found 4-bit comparator greater for signal <sr_ctrl_fsm_ctr[3]_t_setup_ss_any[3]_LessThan_20_o> created at line 222
    Found 4-bit comparator greater for signal <sr_ctrl_fsm_ctr[3]_GND_79_o_LessThan_27_o> created at line 238
    Found 4-bit comparator greater for signal <sr_ctrl_fsm_ctr[3]_t_sr_clk_high[3]_LessThan_31_o> created at line 249
    Found 4-bit comparator greater for signal <sr_ctrl_bit_count[3]_PWR_48_o_LessThan_38_o> created at line 265
    Found 4-bit comparator greater for signal <rx_fsm_ctr[3]_GND_79_o_LessThan_61_o> created at line 301
    Found 4-bit comparator greater for signal <rx_bit_count[3]_PWR_48_o_LessThan_65_o> created at line 313
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ShiftOutSample> synthesized.

Synthesizing Unit <SamplingLgc>.
    Related source file is "/home/ise/git/DC_backwards/DC_backwards/targetX_modules/source/SamplingLgc.vhd".
        NUM_DCs = 0
    Found 2-bit register for signal <samp_mod8>.
    Found 1-bit register for signal <i_reset>.
    Found 2-bit register for signal <i_sync_sr>.
    Found 6-bit register for signal <i_ctime64ns_bit_sr>.
    Found 1-bit register for signal <wr_ena>.
    Found 1-bit register for signal <wr_addrclr_i>.
    Found 9-bit register for signal <cur_win_i>.
    Found 2-bit register for signal <samp_mod8_i>.
    Found 1-bit register for signal <analog_store_state>.
    Found 9-bit register for signal <cur_win>.
    Found 9-bit adder for signal <cur_win_i[8]_GND_125_o_add_8_OUT> created at line 1241.
    Found 2-bit adder for signal <samp_mod8_i[1]_GND_125_o_add_9_OUT> created at line 192.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <SamplingLgc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x2-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 27
 12-bit adder                                          : 1
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
 4-bit adder                                           : 7
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 128
 1-bit register                                        : 63
 10-bit register                                       : 7
 11-bit register                                       : 1
 12-bit register                                       : 2
 16-bit register                                       : 9
 2-bit register                                        : 12
 27-bit register                                       : 1
 32-bit register                                       : 8
 4-bit register                                        : 7
 5-bit register                                        : 4
 6-bit register                                        : 2
 8-bit register                                        : 4
 9-bit register                                        : 8
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 19
 12-bit comparator greater                             : 2
 16-bit comparator greater                             : 3
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 7
 5-bit comparator equal                                : 1
 6-bit comparator greater                              : 2
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 196
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 19-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 120
 1-bit 3-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 4
 12-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 14
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 21
 4-bit 3-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 10
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/serial_data_window_fifo_w32d1024.ngc>.
Reading core <cores/coregen/QBLtxFIFO.ngc>.
Reading core <cores/ipcore_dir/axi_fifo_32w_32d.ngc>.
Reading core <cores/coregen/serializationFifo.ngc>.
Loading core <serial_data_window_fifo_w32d1024> for timing and area information for instance <data_fifos_generation[0].data_fifos>.
Loading core <QBLtxFIFO> for timing and area information for instance <QBlink_TX_FIFO_W32R8>.
Loading core <axi_fifo_32w_32d> for timing and area information for instance <QBlink_RX_FIFO_W8R32_1>.
Loading core <serializationFifo> for timing and area information for instance <U_SerializationFifo>.
Loading core <serializationFifo> for timing and area information for instance <U_SerializationFifo>.
INFO:Xst:2261 - The FF/Latch <dataWord_0> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_1> 
INFO:Xst:2261 - The FF/Latch <dataWord_2> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_3> 
INFO:Xst:2261 - The FF/Latch <dataWord_4> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_5> 
INFO:Xst:2261 - The FF/Latch <dataWord_6> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_7> 
INFO:Xst:2261 - The FF/Latch <dataWord_1> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_0> 
INFO:Xst:2261 - The FF/Latch <dataWord_8> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_9> 
INFO:Xst:2261 - The FF/Latch <dataWord_3> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_2> 
INFO:Xst:2261 - The FF/Latch <dataWord_5> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_7> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_6> 
INFO:Xst:2261 - The FF/Latch <dataWord_9> in Unit <U_SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_8> 
WARNING:Xst:1426 - The value init of the FF/Latch asic_sel_i hinder the constant cleaning in the block U0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <samp_stop_asic_i_0> has a constant value of 1 in block <ShftWin_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <samp_stop_asic_i_1> has a constant value of 1 in block <ShftWin_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <samp_stop_asic_i_2> has a constant value of 1 in block <ShftWin_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <samp_stop_asic_i_3> has a constant value of 1 in block <ShftWin_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <samp_stop_asic_i_4> has a constant value of 1 in block <ShftWin_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_asic_mask> has a constant value of 1 in block <DigitizeAndShiftOutData_i>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <DC_Comm_back>.
INFO:Xst:3231 - The small RAM <Mram_GND_55_o_GND_55_o_mux_40_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <r_write>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_Comm_back> synthesized (advanced).

Synthesizing (advanced) Unit <DC_FPGA_TOP>.
The following registers are absorbed into counter <ctime>: 1 register on signal <ctime>.
Unit <DC_FPGA_TOP> synthesized (advanced).

Synthesizing (advanced) Unit <DigitizeAndShiftOutData>.
The following registers are absorbed into counter <BUS_RD_WINSEL_i>: 1 register on signal <BUS_RD_WINSEL_i>.
Unit <DigitizeAndShiftOutData> synthesized (advanced).

Synthesizing (advanced) Unit <QBlink>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <QBlink> synthesized (advanced).

Synthesizing (advanced) Unit <S6SerialInterfaceIn>.
The following registers are absorbed into counter <r_slipCount>: 1 register on signal <r_slipCount>.
Unit <S6SerialInterfaceIn> synthesized (advanced).

Synthesizing (advanced) Unit <SamplingLgc>.
The following registers are absorbed into counter <cur_win_i>: 1 register on signal <cur_win_i>.
Unit <SamplingLgc> synthesized (advanced).

Synthesizing (advanced) Unit <ShiftOutSample>.
The following registers are absorbed into counter <sr_ctrl_bit_count>: 1 register on signal <sr_ctrl_bit_count>.
The following registers are absorbed into counter <rx_bit_count>: 1 register on signal <rx_bit_count>.
Unit <ShiftOutSample> synthesized (advanced).

Synthesizing (advanced) Unit <ShiftOutWindow>.
The following registers are absorbed into counter <samplesel_i>: 1 register on signal <samplesel_i>.
Unit <ShiftOutWindow> synthesized (advanced).

Synthesizing (advanced) Unit <TARGETX_DAC_CONTROL>.
The following registers are absorbed into counter <INTERNAL_COUNTER>: 1 register on signal <INTERNAL_COUNTER>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <TARGETX_DAC_CONTROL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x2-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 18
 12-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 4-bit adder                                           : 5
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 10
 16-bit up counter                                     : 2
 27-bit up counter                                     : 1
 32-bit down counter                                   : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Registers                                            : 633
 Flip-Flops                                            : 633
# Comparators                                          : 19
 12-bit comparator greater                             : 2
 16-bit comparator greater                             : 3
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 7
 5-bit comparator equal                                : 1
 6-bit comparator greater                              : 2
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 189
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 19-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 120
 1-bit 3-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 4
 12-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 13
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 19
 4-bit 3-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 10
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch asic_sel_i hinder the constant cleaning in the block ShiftOutSample.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <dataWord_0> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_1> 
INFO:Xst:2261 - The FF/Latch <dataWord_2> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_3> 
INFO:Xst:2261 - The FF/Latch <dataWord_4> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_5> 
INFO:Xst:2261 - The FF/Latch <dataWord_6> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_7> 
INFO:Xst:2261 - The FF/Latch <dataWord_1> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_0> 
INFO:Xst:2261 - The FF/Latch <dataWord_8> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_9> 
INFO:Xst:2261 - The FF/Latch <dataWord_3> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_2> 
INFO:Xst:2261 - The FF/Latch <dataWord_5> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_4> 
INFO:Xst:2261 - The FF/Latch <dataWord_7> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_6> 
INFO:Xst:2261 - The FF/Latch <dataWord_9> in Unit <S6SerialInterfaceIn> is equivalent to the following FF/Latch, which will be removed : <dataWordFlipped_8> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <DATA_TRANSFER_STATE[1:2]> with user encoding.
-------------------------------------------
 State                         | Encoding
-------------------------------------------
 idle                          | 00
 send_header                   | 01
 send_windows_for_each_channel | 10
-------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Udc_data/DigitizeAndShiftOutData_i/FSM_5> on signal <digNshift_state[1:3]> with gray encoding.
----------------------------------------
 State                      | Encoding
----------------------------------------
 idle                       | 000
 wait_dig_busy_to_come_up   | 001
 wait_dig_window            | 011
 wait_shift_busy_to_come_up | 010
 wait_shift_out             | 110
----------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/FSM_7> on signal <shift_win_state[1:2]> with user encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 idle                    | 00
 samp_range              | 01
 wait_sr_busy_to_come_up | 10
 wait_shift_out_sample   | 11
-------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/U0/FSM_9> on signal <rx_bits_state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 waiting  | 01
 shifting | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/U0/FSM_8> on signal <sr_ctrl_state[1:4]> with user encoding.
-----------------------------------------------------
 State                                   | Encoding
-----------------------------------------------------
 idle                                    | 0000
 wait_for_sample_addressing_to_finish    | 0001
 wait_setup_sr_clk_strobe                | 0010
 wait_t_sr_clk_strobe_high               | 0011
 wait_t_sr_clk_strobe_low                | 0100
 hold_everything_low_before_shifting_out | 0101
 wait_samplesel_any_and_first_bit        | 0110
 wait_t_sr_clk_high                      | 0111
 wait_t_sr_clk_low                       | 1000
-----------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Udc_data/DigitizeAndShiftOutData_i/DigLgc_i/FSM_6> on signal <digitization_state[1:2]> with gray encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 idle                  | 00
 wait_addr_settle_time | 01
 wait_xfer_to_wilk_adc | 11
 wait_ramp_length      | 10
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_dc_receiver/FSM_1> on signal <r_state[1:2]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle            | 00
 decode_command  | 01
 read_addr_value | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/FSM_2> on signal <r_state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 reset_s     | 00
 read_word_s | 01
 bitslip_s   | 11
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_dc_receiver/DC_Interface_back/U_ByteLink/FSM_3> on signal <r_state[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 reset_s    | 00
 training_s | 01
 locked_s   | 11
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <TARGETX_control/FSM_4> on signal <STATE[1:5]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 00000
 load_dac_low_set0   | 00001
 load_dac_low_wait0  | 00010
 load_dac_low_mid    | 00011
 load_dac_low_set1   | 00101
 load_dac_low_wait1  | 00110
 load_dac_high_set0  | 00111
 load_dac_high_wait0 | 01000
 load_dac_high_mid   | 01001
 load_dac_high_set1  | 01010
 load_dac_high_wait1 | 01011
 latch_set0          | 00100
 latch_wait0         | 01100
 latch_set1          | 01101
 latch_wait1         | 01110
 latch_set2          | 01111
 latch_wait2         | 10000
 latch_set3          | 10001
 latch_wait3         | 10010
 latch_set4          | 10011
 latch_wait4         | 10100
 latch_set5          | 10101
 latch_wait5         | 10110
 latch_set6          | 10111
 latch_wait6         | 11000
---------------------------------
WARNING:Xst:1293 - FF/Latch <r_bitCount_0> has a constant value of 0 in block <S6SerialInterfaceOut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_bitCount_0> has a constant value of 0 in block <S6SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_16> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_17> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_18> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_19> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_20> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_21> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_22> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_23> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_24> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_25> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_26> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_27> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_28> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_29> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_30> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DC_RESPONSE_reg_31> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ctime_12> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_13> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_14> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_15> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_16> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_17> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_18> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_19> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_20> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_21> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_22> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_23> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_24> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_25> of sequential type is unconnected in block <DC_FPGA_TOP>.
WARNING:Xst:2677 - Node <ctime_26> of sequential type is unconnected in block <DC_FPGA_TOP>.
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    stateNum_dtransfer_1 in unit <DC_FPGA_TOP>
    stateNum_dtransfer_0 in unit <DC_FPGA_TOP>
    stateNum_1 in unit <DC_Comm_back>
    stateNum_0 in unit <DC_Comm_back>


Optimizing unit <clk_gen1> ...

Optimizing unit <IO_Buffers_new> ...

Optimizing unit <SyncBit_QBL> ...

Optimizing unit <DC_FPGA_TOP> ...

Optimizing unit <SingleBusProcessing> ...

Optimizing unit <DigitizeAndShiftOutData> ...

Optimizing unit <ShiftOutWindow> ...

Optimizing unit <ShiftOutSample> ...
WARNING:Xst:1293 - FF/Latch <rx_fsm_ctr_3> has a constant value of 0 in block <ShiftOutSample>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rx_fsm_ctr_3> has a constant value of 0 in block <ShiftOutSample>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_ctrl_fsm_ctr_3> has a constant value of 0 in block <ShiftOutSample>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <DigitizingLgcTX> ...

Optimizing unit <DC_Comm_back> ...

Optimizing unit <QBlink> ...

Optimizing unit <S6SerialInterfaceOut> ...

Optimizing unit <S6SerialInterfaceIn> ...

Optimizing unit <ByteLink> ...

Optimizing unit <Encode8b10b> ...

Optimizing unit <Decode8b10b> ...

Optimizing unit <TARGETX_DAC_CONTROL> ...

Optimizing unit <SamplingLgc> ...
WARNING:Xst:1293 - FF/Latch <i_asic_mask> has a constant value of 1 in block <DigitizeAndShiftOutData_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <samp_stop_asic_i_0> has a constant value of 1 in block <ShftWin_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <samp_stop_asic_i_1> has a constant value of 1 in block <ShftWin_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <samp_stop_asic_i_2> has a constant value of 1 in block <ShftWin_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <samp_stop_asic_i_3> has a constant value of 1 in block <ShftWin_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <samp_stop_asic_i_4> has a constant value of 1 in block <ShftWin_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <busy> of sequential type is unconnected in block <TARGETX_control>.
WARNING:Xst:2677 - Node <cur_win_0> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_1> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_2> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_3> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_4> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_5> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_6> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_7> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_8> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <samp_mod8_i_0> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <samp_mod8_i_1> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <samp_mod8_0> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <samp_mod8_1> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_i_0> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_i_1> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_i_2> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_i_3> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_i_4> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_i_5> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_i_6> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_i_7> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:2677 - Node <cur_win_i_8> of sequential type is unconnected in block <UUT_sampling>.
WARNING:Xst:1293 - FF/Latch <sr_ctrl_fsm_ctr_3> has a constant value of 0 in block <U0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dig_st_fms_ctr_11> has a constant value of 0 in block <DigLgc_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_8> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_9> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_10> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_11> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_12> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_13> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_14> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_slipCount_15> has a constant value of 0 in block <U_SerialInterfaceIn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_31> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_30> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_29> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_28> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_27> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_26> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_25> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_24> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_23> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_22> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_21> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_20> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_19> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_18> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_17> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_16> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_15> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_14> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_13> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_12> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_11> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_10> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_9> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_8> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_alignCnt_7> has a constant value of 0 in block <U_ByteLink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_31> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_30> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_29> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_28> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_27> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_26> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_24> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_23> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_25> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_22> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_21> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_20> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_19> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_18> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_17> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_15> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_14> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_16> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_13> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_12> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_11> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_10> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_9> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_8> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_6> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_5> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_7> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_4> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_3> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_counter_2> has a constant value of 0 in block <DC_Interface_back>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ch_number_0> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ch_number_1> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ch_number_2> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ch_number_3> has a constant value of 0 in block <DC_FPGA_TOP>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DC_FPGA_TOP, actual ratio is 31.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_SerializationFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_SerializationFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <QBlink_TX_FIFO_W32R8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <QBlink_RX_FIFO_W8R32_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <data_fifos_generation[0].data_fifos> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 

Final Macro Processing ...

Processing Unit <UUT_sampling> :
	Found 6-bit shift register for signal <i_ctime64ns_bit_sr_5>.
Unit <UUT_sampling> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 665
 Flip-Flops                                            : 665
# Shift Registers                                      : 1
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DC_FPGA_TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1734
#      GND                         : 21
#      INV                         : 47
#      LUT1                        : 116
#      LUT2                        : 172
#      LUT3                        : 170
#      LUT4                        : 199
#      LUT5                        : 235
#      LUT6                        : 289
#      MUXCY                       : 279
#      MUXF7                       : 13
#      VCC                         : 11
#      XORCY                       : 182
# FlipFlops/Latches                : 1177
#      FD                          : 201
#      FDC                         : 202
#      FDCE                        : 126
#      FDE                         : 393
#      FDP                         : 71
#      FDPE                        : 12
#      FDR                         : 110
#      FDRE                        : 53
#      FDS                         : 2
#      IDDR2                       : 1
#      LD                          : 4
#      ODDR2                       : 2
# RAMS                             : 7
#      RAMB16BWER                  : 4
#      RAMB8BWER                   : 3
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 34
#      IBUF                        : 1
#      IBUFDS                      : 2
#      IBUFGDS                     : 1
#      OBUF                        : 27
#      OBUFDS                      : 3
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1177  out of   4800    24%  
 Number of Slice LUTs:                 1229  out of   2400    51%  
    Number used as Logic:              1228  out of   2400    51%  
    Number used as Memory:                1  out of   1200     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1694
   Number with an unused Flip Flop:     517  out of   1694    30%  
   Number with an unused LUT:           465  out of   1694    27%  
   Number of fully used LUT-FF pairs:   712  out of   1694    42%  
   Number of unique control sets:       126

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  34  out of    102    33%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of     12    50%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------+----------------------------------+-------+
Clock Signal                                            | Clock buffer(FF name)            | Load  |
--------------------------------------------------------+----------------------------------+-------+
clk_buffer/pll_base_inst/CLKOUT0                        | BUFG                             | 871   |
clk_buffer/pll_base_inst/CLKOUT2                        | BUFG                             | 178   |
clk_buffer/pll_base_inst/CLKOUT1                        | BUFG                             | 138   |
u_dc_receiver/stateNum_0_G(u_dc_receiver/stateNum_0_G:O)| NONE(*)(u_dc_receiver/stateNum_0)| 2     |
stateNum_dtransfer_0_G(stateNum_dtransfer_0_G:O)        | NONE(*)(stateNum_dtransfer_0)    | 2     |
--------------------------------------------------------+----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.094ns (Maximum Frequency: 196.294MHz)
   Minimum input arrival time before clock: 2.531ns
   Maximum output required time after clock: 4.555ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_buffer/pll_base_inst/CLKOUT0'
  Clock period: 5.094ns (frequency: 196.294MHz)
  Total number of paths / destination ports: 16739 / 1922
-------------------------------------------------------------------------
Delay:               5.094ns (Levels of Logic = 5)
  Source:            u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27 (FF)
  Destination:       u_dc_receiver/r_timeoutCnt_2 (FF)
  Source Clock:      clk_buffer/pll_base_inst/CLKOUT0 rising
  Destination Clock: clk_buffer/pll_base_inst/CLKOUT0 rising

  Data Path: u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27 to u_dc_receiver/r_timeoutCnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   1.015  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27 (m_axis_tdata<27>)
     end scope: 'u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1:m_axis_tdata<27>'
     end scope: 'u_dc_receiver/DC_Interface_back:localWordOut<27>'
     LUT6:I0->O            2   0.203   0.845  cmd_data[0][31]_GND_55_o_equal_10_o<31>13 (cmd_data[0][31]_GND_55_o_equal_10_o<31>13)
     LUT6:I3->O            5   0.205   0.819  cmd_data[0][31]_GND_55_o_equal_10_o<31>2 (cmd_data[0][31]_GND_55_o_equal_10_o<31>2)
     LUT4:I2->O           18   0.203   1.050  r_state_FSM_FFd1-In11 (r_state_FSM_FFd1-In1)
     LUT5:I4->O            1   0.205   0.000  r_state_FSM_FFd2-In1 (r_state_FSM_FFd2-In)
     FD:D                      0.102          r_state_FSM_FFd2
    ----------------------------------------
    Total                      5.094ns (1.365ns logic, 3.729ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_buffer/pll_base_inst/CLKOUT2'
  Clock period: 4.772ns (frequency: 209.560MHz)
  Total number of paths / destination ports: 1911 / 278
-------------------------------------------------------------------------
Delay:               4.772ns (Levels of Logic = 3)
  Source:            Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/U0/sr_ctrl_state_FSM_FFd2 (FF)
  Destination:       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/U0/sr_ctrl_bit_count_0 (FF)
  Source Clock:      clk_buffer/pll_base_inst/CLKOUT2 rising
  Destination Clock: clk_buffer/pll_base_inst/CLKOUT2 rising

  Data Path: Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/U0/sr_ctrl_state_FSM_FFd2 to Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/U0/sr_ctrl_bit_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.447   1.340  sr_ctrl_state_FSM_FFd2 (sr_ctrl_state_FSM_FFd2)
     LUT4:I0->O            4   0.203   0.684  sr_ctrl_state_FSM_FFd1-In11 (sr_ctrl_state<3>_inv_inv)
     LUT6:I5->O            4   0.205   0.684  sr_ctrl_state_FSM_FFd4-In21 (sr_ctrl_state_FSM_FFd4-In2)
     LUT6:I5->O            4   0.205   0.683  _n0238_inv1 (_n0238_inv)
     FDE:CE                    0.322          sr_ctrl_bit_count_0
    ----------------------------------------
    Total                      4.772ns (1.382ns logic, 3.390ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_buffer/pll_base_inst/CLKOUT1'
  Clock period: 3.560ns (frequency: 280.895MHz)
  Total number of paths / destination ports: 832 / 299
-------------------------------------------------------------------------
Delay:               3.560ns (Levels of Logic = 3)
  Source:            u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6 (FF)
  Destination:       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_flip (FF)
  Source Clock:      clk_buffer/pll_base_inst/CLKOUT1 rising
  Destination Clock: clk_buffer/pll_base_inst/CLKOUT1 rising

  Data Path: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_flip
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   1.201  r_slipCount_6 (r_slipCount_6)
     LUT5:I0->O            2   0.203   0.617  _n0131_inv41 (r_slipCount[15]_GND_64_o_LessThan_10_o_inv)
     LUT3:I2->O            1   0.205   0.580  r_flip_rstpot_SW1 (N6)
     LUT6:I5->O            1   0.205   0.000  r_flip_rstpot (r_flip_rstpot)
     FDR:D                     0.102          r_flip
    ----------------------------------------
    Total                      3.560ns (1.162ns logic, 2.398ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_buffer/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              2.531ns (Levels of Logic = 4)
  Source:            SYNC_P<0> (PAD)
  Destination:       Udc_data/force_test_pattern_i (FF)
  Destination Clock: clk_buffer/pll_base_inst/CLKOUT2 rising

  Data Path: SYNC_P<0> to Udc_data/force_test_pattern_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DC_IO_BUFF:SYNC_P<0>'
     IBUFDS:I->O           7   1.222   1.002  Gen_buffers[0].SYNC2_IBUFDS_inst (SYNC<0>)
     end scope: 'DC_IO_BUFF:SYNC<0>'
     begin scope: 'Udc_data:rst'
     LUT5:I2->O            1   0.205   0.000  force_test_pattern_i_rstpot1 (force_test_pattern_i_rstpot1)
     FD:D                      0.102          force_test_pattern_i
    ----------------------------------------
    Total                      2.531ns (1.529ns logic, 1.002ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_buffer/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              2.405ns (Levels of Logic = 5)
  Source:            SYNC_P<0> (PAD)
  Destination:       u_dc_receiver/DC_Interface_back/U_SstX5Reset/G_RisingEdgeClock.cdc_reg1 (FF)
  Destination Clock: clk_buffer/pll_base_inst/CLKOUT1 rising

  Data Path: SYNC_P<0> to u_dc_receiver/DC_Interface_back/U_SstX5Reset/G_RisingEdgeClock.cdc_reg1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DC_IO_BUFF:SYNC_P<0>'
     IBUFDS:I->O           7   1.222   0.878  Gen_buffers[0].SYNC2_IBUFDS_inst (SYNC<0>)
     end scope: 'DC_IO_BUFF:SYNC<0>'
     begin scope: 'u_dc_receiver:sync<0>'
     begin scope: 'u_dc_receiver/DC_Interface_back:sync'
     begin scope: 'u_dc_receiver/DC_Interface_back/U_SstX5Reset:asyncBit'
     LUT2:I0->O            1   0.203   0.000  G_RisingEdgeClock.cdc_reg1_glue_rst (G_RisingEdgeClock.cdc_reg1_glue_rst)
     FD:D                      0.102          G_RisingEdgeClock.cdc_reg1
    ----------------------------------------
    Total                      2.405ns (1.527ns logic, 0.878ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_buffer/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.405ns (Levels of Logic = 5)
  Source:            SYNC_P<0> (PAD)
  Destination:       u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg1 (FF)
  Destination Clock: clk_buffer/pll_base_inst/CLKOUT0 rising

  Data Path: SYNC_P<0> to u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DC_IO_BUFF:SYNC_P<0>'
     IBUFDS:I->O           7   1.222   0.878  Gen_buffers[0].SYNC2_IBUFDS_inst (SYNC<0>)
     end scope: 'DC_IO_BUFF:SYNC<0>'
     begin scope: 'u_dc_receiver:sync<0>'
     begin scope: 'u_dc_receiver/DC_Interface_back:sync'
     begin scope: 'u_dc_receiver/DC_Interface_back/U_SstReset:asyncBit'
     LUT2:I0->O            1   0.203   0.000  G_RisingEdgeClock.cdc_reg1_glue_rst (G_RisingEdgeClock.cdc_reg1_glue_rst)
     FD:D                      0.102          G_RisingEdgeClock.cdc_reg1
    ----------------------------------------
    Total                      2.405ns (1.527ns logic, 0.878ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_buffer/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 28 / 26
-------------------------------------------------------------------------
Offset:              4.555ns (Levels of Logic = 4)
  Source:            Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/U0/samplesel_any_i (FF)
  Destination:       SAMPLESEL_ANY (PAD)
  Source Clock:      clk_buffer/pll_base_inst/CLKOUT2 rising

  Data Path: Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/U0/samplesel_any_i to SAMPLESEL_ANY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  samplesel_any_i (samplesel_any_i)
     LUT2:I0->O            1   0.203   0.579  Mmux_SAMPLESEL_ANY11 (SAMPLESEL_ANY)
     end scope: 'Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/U0:SAMPLESEL_ANY'
     end scope: 'Udc_data/DigitizeAndShiftOutData_i/ShftWin_i:SAMPLESEL_ANY'
     end scope: 'Udc_data/DigitizeAndShiftOutData_i:SAMPLESEL_ANY'
     end scope: 'Udc_data:SAMPLESEL_ANY'
     OBUF:I->O                 2.571          SAMPLESEL_ANY_OBUF (SAMPLESEL_ANY)
    ----------------------------------------
    Total                      4.555ns (3.221ns logic, 1.334ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_buffer/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 2)
  Source:            TARGETX_control/SCLK (FF)
  Destination:       SCLK (PAD)
  Source Clock:      clk_buffer/pll_base_inst/CLKOUT0 rising

  Data Path: TARGETX_control/SCLK to SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  SCLK (SCLK)
     end scope: 'TARGETX_control:SCLK'
     OBUF:I->O                 2.571          SCLK_OBUF (SCLK)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_buffer/pll_base_inst/CLKOUT0
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clk_buffer/pll_base_inst/CLKOUT0|    5.094|         |         |         |
clk_buffer/pll_base_inst/CLKOUT1|    1.128|         |         |         |
clk_buffer/pll_base_inst/CLKOUT2|    1.128|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_buffer/pll_base_inst/CLKOUT1
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clk_buffer/pll_base_inst/CLKOUT0|    2.801|         |         |         |
clk_buffer/pll_base_inst/CLKOUT1|    3.560|         |    1.026|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_buffer/pll_base_inst/CLKOUT2
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clk_buffer/pll_base_inst/CLKOUT0|    4.688|         |         |         |
clk_buffer/pll_base_inst/CLKOUT2|    4.772|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock stateNum_dtransfer_0_G
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clk_buffer/pll_base_inst/CLKOUT0|         |         |    2.629|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_dc_receiver/stateNum_0_G
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clk_buffer/pll_base_inst/CLKOUT0|         |         |    2.282|         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 6.01 secs
 
--> 


Total memory usage is 515956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  187 (   0 filtered)
Number of infos    :  129 (   0 filtered)

