Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Mar 26 05:24:28 2023
| Host         : DESKTOP-M50IQ3R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simpleCodeConv2_timing_summary_routed.rpt -pb simpleCodeConv2_timing_summary_routed.pb -rpx simpleCodeConv2_timing_summary_routed.rpx -warn_on_violation
| Design       : simpleCodeConv2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.246ns  (logic 4.010ns (55.340%)  route 3.236ns (44.660%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.362     2.366    A_IBUF[2]
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.152     2.518 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.393    Y_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         2.853     7.246 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.246    Y[2]
    U14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.015ns  (logic 3.791ns (54.032%)  route 3.225ns (45.968%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.362     2.366    A_IBUF[2]
    SLICE_X0Y53          LUT4 (Prop_lut4_I2_O)        0.124     2.490 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.353    Y_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.662     7.015 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.015    Y[3]
    V11                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.691ns  (logic 3.956ns (59.115%)  route 2.736ns (40.885%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.036     2.021    A_IBUF[0]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.118     2.139 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700     3.839    Y_OBUF[0]
    T13                  OBUF (Prop_obuf_I_O)         2.852     6.691 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.691    Y[0]
    T13                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.671ns  (logic 3.778ns (56.638%)  route 2.893ns (43.362%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.222     2.229    A_IBUF[1]
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.124     2.353 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.024    Y_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.647     6.671 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.671    Y[1]
    V14                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.423ns (65.161%)  route 0.761ns (34.839%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           0.419     0.633    A_IBUF[0]
    SLICE_X0Y53          LUT2 (Prop_lut2_I0_O)        0.045     0.678 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.020    Y_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.164     2.184 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.184    Y[1]
    V14                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.491ns (66.038%)  route 0.767ns (33.962%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           0.419     0.633    A_IBUF[0]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.048     0.681 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.029    Y_OBUF[0]
    T13                  OBUF (Prop_obuf_I_O)         1.228     2.257 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.257    Y[0]
    T13                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.459ns (64.031%)  route 0.820ns (35.969%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           0.405     0.641    A_IBUF[1]
    SLICE_X0Y53          LUT4 (Prop_lut4_I1_O)        0.045     0.686 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.100    Y_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.178     2.279 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.279    Y[3]
    V11                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.514ns (64.562%)  route 0.831ns (35.438%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           0.405     0.641    A_IBUF[1]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.049     0.690 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.116    Y_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.229     2.345 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.345    Y[2]
    U14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------





