/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("microprocessador_vlg_vec_tst|address")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|address[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|address";
}

SIGNAL("microprocessador_vlg_vec_tst|address[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|address";
}

SIGNAL("microprocessador_vlg_vec_tst|address[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|address";
}

SIGNAL("microprocessador_vlg_vec_tst|address[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|address";
}

SIGNAL("microprocessador_vlg_vec_tst|address[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|address";
}

SIGNAL("microprocessador_vlg_vec_tst|address[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|address";
}

SIGNAL("microprocessador_vlg_vec_tst|address[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|address";
}

SIGNAL("microprocessador_vlg_vec_tst|address[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|address";
}

SIGNAL("microprocessador_vlg_vec_tst|clk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|execute")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|instruction")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|instruction[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|instruction";
}

SIGNAL("microprocessador_vlg_vec_tst|instruction[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|instruction";
}

SIGNAL("microprocessador_vlg_vec_tst|instruction[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|instruction";
}

SIGNAL("microprocessador_vlg_vec_tst|instruction[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|instruction";
}

SIGNAL("microprocessador_vlg_vec_tst|instruction[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|instruction";
}

SIGNAL("microprocessador_vlg_vec_tst|instruction[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|instruction";
}

SIGNAL("microprocessador_vlg_vec_tst|instruction[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|instruction";
}

SIGNAL("microprocessador_vlg_vec_tst|instruction[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "microprocessador_vlg_vec_tst|instruction";
}

SIGNAL("microprocessador_vlg_vec_tst|reset")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|carryflag")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|finished")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|saida[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|saida[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|saida[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|saida[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|saida[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|saida[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|saida[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|saida[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|regcarryflag|out0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.JMP~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.JMP~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|reset~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.start~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|execute~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Selector1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.decode~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Selector1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.busca~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|WideOr1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|clk~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.LD~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.LD~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.ST~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.ST~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|WideOr3~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.instOUT~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.instOUT~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Selector19~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Selector19~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.JZ~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.JZ~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.instIN~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.instIN~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|WideOr2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|WideOr2~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.MVI~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.MVI~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.SUB~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.SUB~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|WideOr9~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|WideOr6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Selector18~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Selector18~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.SHL~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.SHL~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.SHR~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.SHR~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|WideOr0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Mux18~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Selector16~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|WideOr4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.MOV~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.MOV~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|WideOr0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux15~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Selector0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Selector11~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux15~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux15~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux2~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux3~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux4~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux5~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux6~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux7~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux7~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~1_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~3_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~5_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~7_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~9_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~11_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~13_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux2~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux3~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux4~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux5~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux6~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux7~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux7~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|next_state.ADD~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|state.ADD~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|regcarryflag|out0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|regcarryflag|out0~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|mux2select[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|mux2select[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|mux1select[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|mux1select[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|mux0select[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|mux0select[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|mux0select[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|instruction~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|instruction~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|instruction~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|instruction~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|instruction~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|instruction~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|instruction~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|instruction~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|address~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|address~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|address~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|address~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|address~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|address~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|address~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("microprocessador_vlg_vec_tst|i1|address~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|address[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|address[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|address[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|address[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|address[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|address[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|address[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 880.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|address[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|clk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|execute")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 380.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|instruction[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|instruction[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 210.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|instruction[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 550.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|instruction[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 210.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|instruction[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|instruction[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 330.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 470.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|instruction[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|instruction[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 410.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|reset")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|carryflag")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|finished")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 45.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 365.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|saida[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|saida[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|saida[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|saida[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|saida[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|saida[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 345.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 515.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|saida[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 225.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 365.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|saida[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 225.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 515.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 130.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 130.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|regcarryflag|out0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 410.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 1 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.JMP~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 130.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 130.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.JMP~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|reset~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.start~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 995.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|execute~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 380.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Selector1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 45.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 55.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 55.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 45.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 65.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 65.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 65.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 65.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 385.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.decode~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 35.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Selector1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 35.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 45.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 45.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 35.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 55.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 55.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 55.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 65.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 55.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 375.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.busca~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 365.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|WideOr1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 45.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 70.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 365.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|clk~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 660.0;
		LEVEL 1 FOR 340.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.LD~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.LD~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.ST~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.ST~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|WideOr3~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 405.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 585.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.instOUT~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 205.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 130.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.instOUT~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 215.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 130.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 365.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Selector19~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 330.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 45.0;
		LEVEL 0 FOR 470.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Selector19~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 330.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 45.0;
		LEVEL 0 FOR 470.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.JZ~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.JZ~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.instIN~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.instIN~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|WideOr2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 45.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 895.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|WideOr2~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 365.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 880.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.MVI~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 35.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 905.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.MVI~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 45.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 895.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 530.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 410.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.SUB~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 545.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 445.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.SUB~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 555.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|WideOr9~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|WideOr6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 45.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 130.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Selector18~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 405.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 585.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Selector18~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 405.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 515.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 130.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.SHL~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.SHL~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.SHR~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.SHR~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|WideOr0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 555.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Mux18~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 445.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Selector16~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|WideOr4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 280.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 370.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 550.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.MOV~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 395.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.MOV~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 405.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 585.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|WideOr0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 45.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 585.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux15~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 95.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 895.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Selector0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 35.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 175.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Selector11~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 45.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 130.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux15~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux15~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux2~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux3~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux4~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux5~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux6~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux7~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux7~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~1_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~3_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 130.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~5_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~7_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~9_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~11_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~13_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 725.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux2~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux3~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux4~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 390.0;
		LEVEL 0 FOR 445.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 390.0;
		LEVEL 0 FOR 445.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 130.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux5~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 130.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 290.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 130.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 130.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 445.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 210.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux6~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 130.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 130.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 130.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 1 FOR 10.0;
		LEVEL X FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL X FOR 50.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux7~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux7~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|Mux7~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 710.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|next_state.ADD~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 145.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 735.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|state.ADD~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 725.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|regcarryflag|out0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|regcarryflag|out0~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 105.0;
		LEVEL 1 FOR 895.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 345.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 515.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 225.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 365.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 225.0;
		LEVEL 1 FOR 260.0;
		LEVEL 0 FOR 515.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|mux2select[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|mux2select[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|mux1select[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|mux1select[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 515.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|mux0select[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 955.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|mux0select[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 895.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|mux0select[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 45.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 445.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 275.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 585.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 165.0;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 435.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 55.0;
		LEVEL 1 FOR 360.0;
		LEVEL 0 FOR 585.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 845.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 835.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 130.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 155.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 595.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|instruction~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|instruction~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 210.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|instruction~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 550.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|instruction~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 210.0;
		LEVEL 0 FOR 340.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|instruction~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|instruction~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 330.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 470.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|instruction~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|instruction~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 410.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|address~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|address~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|address~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|address~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|address~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|address~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|address~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 880.0;
	}
}

TRANSITION_LIST("microprocessador_vlg_vec_tst|i1|address~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|address";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
	CHILDREN = 1, 2, 3, 4, 5, 6, 7, 8;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|address[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|address[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|address[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|address[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|address[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|address[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|address[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|address[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|clk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|execute";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|instruction";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
	CHILDREN = 12, 13, 14, 15, 16, 17, 18, 19;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|instruction[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|instruction[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|instruction[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|instruction[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|instruction[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|instruction[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|instruction[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|instruction[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|reset";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|carryflag";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|finished";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|saida[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|saida[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|saida[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|saida[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|saida[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|saida[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|saida[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|saida[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add1~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|regcarryflag|out0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.JMP~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.JMP~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|reset~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.start~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|execute~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Selector1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.decode~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Selector1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.busca~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|WideOr1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|clk~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.LD~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.LD~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.ST~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.ST~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|WideOr3~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.instOUT~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.instOUT~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Selector19~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Selector19~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.JZ~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.JZ~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.instIN~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.instIN~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|WideOr2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|WideOr2~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.MVI~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.MVI~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.SUB~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.SUB~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|WideOr9~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|WideOr6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Selector18~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Selector18~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.SHL~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.SHL~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.SHR~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.SHR~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|alucontrol~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|WideOr0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|alucontrol~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Mux18~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Selector16~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|WideOr4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.MOV~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.MOV~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|WideOr0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux15~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Selector0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Selector11~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux15~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux15~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux2~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux3~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux4~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux5~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux6~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux7~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux2|Mux7~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~1_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~3_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~5_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~7_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~9_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~11_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~13_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|LessThan0~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux0~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux1~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux2~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux2~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux3~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux3~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux4~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux4~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux5~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux5~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux6~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux6~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|Add2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux0|Mux7~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux7~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|mux1|Mux7~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|Mux7~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|next_state.ADD~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|state.ADD~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|regcarryflag|out0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|regcarryflag|out0~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg10|out0[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg11|out0[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg01|out0[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reout|out0[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|mux2select[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|mux2select[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|mux1select[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|mux1select[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|mux0select[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|mux0select[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|mux0select[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|controlador0|alucontrol[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|reg00|out0[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|datapath0|ALU0|temp[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|instruction~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|instruction~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|instruction~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|instruction~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|instruction~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|instruction~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|instruction~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|instruction~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|address~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|address~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|address~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|address~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|address~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|address~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|address~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "microprocessador_vlg_vec_tst|i1|address~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}
;
