$date
	Fri Mar  7 06:08:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_TB $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 64 " pc_in [63:0] $end
$var wire 64 # pc_out [63:0] $end
$var wire 1 $ reset $end
$var reg 64 % pc_reg [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
0$
bx #
b0 "
0!
$end
#5000
b0 #
b0 %
1!
#10000
0!
1$
b1101111010101101101111101110111111011110101011011011111011101111 "
#15000
1!
#17000
0$
b100 "
#20000
0!
#25000
b100 #
b100 %
1!
#27000
b10000000000000000000000000000000 "
#30000
0!
#35000
b10000000000000000000000000000000 #
b10000000000000000000000000000000 %
1!
#37000
b1111111111111111111111111111111111111111111111111111111111111100 "
#40000
0!
#45000
b1111111111111111111111111111111111111111111111111111111111111100 #
b1111111111111111111111111111111111111111111111111111111111111100 %
1!
#47000
b0 #
b0 %
1$
b1000000000000 "
#50000
0!
#55000
1!
#57000
0$
b1000 "
#60000
0!
#65000
b1000 #
b1000 %
1!
#67000
b1100 "
#70000
0!
#75000
b1100 #
b1100 %
1!
#77000
b10000 "
#80000
0!
#85000
b10000 #
b10000 %
1!
#87000
b10000000000000 "
#90000
0!
#95000
b10000000000000 #
b10000000000000 %
1!
#97000
b0 #
b0 %
1$
b10000000000100 "
#100000
0!
#105000
1!
#110000
0!
#115000
1!
#117000
