Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/cenema/Desktop/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 70bfede1797c454c845835ec7ac58b4a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot n_k2ProcessorV1_0_sim_behav xil_defaultlib.n_k2ProcessorV1_0_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'en' on this module [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/imports/new/n_clockDivider.sv:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
