// Seed: 2722040001
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  tri0 id_2;
  wire id_3;
  type_6(
      1, 1
  );
  assign id_3 = id_2;
  always @(posedge id_3 or posedge id_2) begin
    id_2[1] <= 1;
  end
  type_7(
      1'h0, 1
  );
  assign id_2 = id_2;
endmodule
