============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Mon Sep 19 12:46:52 2022

   Run on =     DESKTOP-DRS13TT
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 14 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db" in  1.493783s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (101.5%)

RUN-1004 : used memory is 307 MB, reserved memory is 278 MB, peak memory is 356 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(88)
HDL-1007 : analyze verilog file SF1_SOC.v
HDL-1007 : undeclared symbol 'I_uart_tx', assumed default net type 'wire' in SF1_SOC.v(93)
HDL-1007 : undeclared symbol 'O_uart_rx', assumed default net type 'wire' in SF1_SOC.v(94)
HDL-1007 : analyze verilog file ahb_pwm.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(88)
HDL-1007 : analyze verilog file SF1_SOC.v
HDL-1007 : undeclared symbol 'I_uart_tx', assumed default net type 'wire' in SF1_SOC.v(93)
HDL-1007 : undeclared symbol 'O_uart_rx', assumed default net type 'wire' in SF1_SOC.v(94)
HDL-1007 : analyze verilog file ahb_pwm.v
HDL-1007 : analyze verilog file gpio_controler.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing -mode ideal"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 14 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
HDL-1007 : analyze verilog file ahb_pwm.v
HDL-1007 : analyze verilog file ahb_pwm.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing -mode ideal"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 57 feed throughs used by 19 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: SF1S60
PRG-2505 : ProgramSvf:  program pwm_demo_Runs/phy_1/pwm_demo.svf successfully
RUN-1003 : finish command "program_svf -svf pwm_demo_Runs/phy_1/pwm_demo.svf -spd 6" in  12.362902s wall, 0.218750s user + 0.171875s system = 0.390625s CPU (3.2%)

RUN-1004 : used memory is 427 MB, reserved memory is 367 MB, peak memory is 454 MB
RUN-1003 : finish command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0" in  12.527628s wall, 0.296875s user + 0.171875s system = 0.468750s CPU (3.7%)

RUN-1004 : used memory is 427 MB, reserved memory is 367 MB, peak memory is 454 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: SF1S60
PRG-2505 : ProgramSvf:  program pwm_demo_Runs/phy_1/pwm_demo.svf successfully
RUN-1003 : finish command "program_svf -svf pwm_demo_Runs/phy_1/pwm_demo.svf -spd 6" in  12.362939s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (2.3%)

RUN-1004 : used memory is 439 MB, reserved memory is 379 MB, peak memory is 454 MB
RUN-1003 : finish command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0" in  12.525429s wall, 0.187500s user + 0.171875s system = 0.359375s CPU (2.9%)

RUN-1004 : used memory is 439 MB, reserved memory is 379 MB, peak memory is 454 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: SF1S60
PRG-2505 : ProgramSvf:  program pwm_demo_Runs/phy_1/pwm_demo.svf successfully
RUN-1003 : finish command "program_svf -svf pwm_demo_Runs/phy_1/pwm_demo.svf -spd 6" in  12.364009s wall, 0.140625s user + 0.140625s system = 0.281250s CPU (2.3%)

RUN-1004 : used memory is 447 MB, reserved memory is 382 MB, peak memory is 459 MB
RUN-1003 : finish command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0" in  12.526265s wall, 0.218750s user + 0.156250s system = 0.375000s CPU (3.0%)

RUN-1004 : used memory is 447 MB, reserved memory is 382 MB, peak memory is 459 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: SF1S60
PRG-2505 : ProgramSvf:  program pwm_demo_Runs/phy_1/pwm_demo.svf successfully
RUN-1003 : finish command "program_svf -svf pwm_demo_Runs/phy_1/pwm_demo.svf -spd 6" in  12.542588s wall, 0.250000s user + 0.140625s system = 0.390625s CPU (3.1%)

RUN-1004 : used memory is 454 MB, reserved memory is 388 MB, peak memory is 466 MB
RUN-1003 : finish command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0" in  12.703153s wall, 0.328125s user + 0.140625s system = 0.468750s CPU (3.7%)

RUN-1004 : used memory is 454 MB, reserved memory is 388 MB, peak memory is 466 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file SF1_SOC.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
GUI-6001 WARNING: File C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo.bit does not exist!
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing -mode ideal"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 57 feed throughs used by 19 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: SF1S60
PRG-2505 : ProgramSvf:  program pwm_demo_Runs/phy_1/pwm_demo.svf successfully
RUN-1003 : finish command "program_svf -svf pwm_demo_Runs/phy_1/pwm_demo.svf -spd 6" in  12.554625s wall, 0.234375s user + 0.140625s system = 0.375000s CPU (3.0%)

RUN-1004 : used memory is 478 MB, reserved memory is 408 MB, peak memory is 491 MB
RUN-1003 : finish command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0" in  12.715878s wall, 0.296875s user + 0.140625s system = 0.437500s CPU (3.4%)

RUN-1004 : used memory is 478 MB, reserved memory is 408 MB, peak memory is 491 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: SF1S60
PRG-2505 : ProgramSvf:  program pwm_demo_Runs/phy_1/pwm_demo.svf successfully
RUN-1003 : finish command "program_svf -svf pwm_demo_Runs/phy_1/pwm_demo.svf -spd 6" in  12.549369s wall, 0.218750s user + 0.140625s system = 0.359375s CPU (2.9%)

RUN-1004 : used memory is 480 MB, reserved memory is 415 MB, peak memory is 493 MB
RUN-1003 : finish command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0" in  12.712030s wall, 0.296875s user + 0.140625s system = 0.437500s CPU (3.4%)

RUN-1004 : used memory is 480 MB, reserved memory is 415 MB, peak memory is 493 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ahb_pwm.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
GUI-6001 WARNING: File C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo.bit does not exist!
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing -mode ideal"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 41 feed throughs used by 17 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit ..\riscv_project\pwm_demo\Debug\pwm_demo.hex -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: SF1S60
PRG-8003 ERROR: Download: the bit file(..\riscv_project\pwm_demo\Debug\pwm_demo.hex) is invalid
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: SF1S60
PRG-2505 : ProgramSvf:  program pwm_demo_Runs/phy_1/pwm_demo.svf successfully
RUN-1003 : finish command "program_svf -svf pwm_demo_Runs/phy_1/pwm_demo.svf -spd 6" in  12.584821s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (2.5%)

RUN-1004 : used memory is 484 MB, reserved memory is 422 MB, peak memory is 497 MB
RUN-1003 : finish command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0" in  12.744911s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (3.1%)

RUN-1004 : used memory is 484 MB, reserved memory is 422 MB, peak memory is 497 MB
GUI-1001 : Download success!
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
GUI-6001 WARNING: File C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo.bit does not exist!
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing -mode ideal"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/zhang/Desktop/work/FPGA/PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 53 feed throughs used by 27 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: SF1S60
PRG-2505 : ProgramSvf:  program pwm_demo_Runs/phy_1/pwm_demo.svf successfully
RUN-1003 : finish command "program_svf -svf pwm_demo_Runs/phy_1/pwm_demo.svf -spd 6" in  12.452668s wall, 0.234375s user + 0.093750s system = 0.328125s CPU (2.6%)

RUN-1004 : used memory is 516 MB, reserved memory is 449 MB, peak memory is 530 MB
RUN-1003 : finish command "download -bit pwm_demo_Runs\phy_1\pwm_demo.bit -mode program_riscv -hex2 C:\Users\zhang\Desktop\work\FPGA\PWM\riscv_project\pwm_demo\Debug\pwm_demo.hex -spd 6 -sec 64 -cable 0" in  12.613962s wall, 0.296875s user + 0.125000s system = 0.421875s CPU (3.3%)

RUN-1004 : used memory is 516 MB, reserved memory is 449 MB, peak memory is 530 MB
GUI-1001 : Download success!
