Running: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o F:/ECE238/LAB_6_ACCTUAL/testbench_isim_beh.exe -prj F:/ECE238/LAB_6_ACCTUAL/testbench_beh.prj work.testbench 
ISim O.40d (signature 0x79f3f3a8)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "F:/ECE238/LAB_6_ACCTUAL/../Lab 6/L5P1 SequenceDetector.vhd" into library work
Parsing VHDL file "F:/ECE238/LAB_6_ACCTUAL/../Lab 6/L5P1 SequenceDetector_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99896 KB
Fuse CPU Usage: 889 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Using precompiled package textio from library std
Using precompiled package std_logic_textio from library ieee
Compiling architecture xuencedetectorarch of entity xuencedetector [xuencedetector_default]
Compiling architecture testbench of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable F:/ECE238/LAB_6_ACCTUAL/testbench_isim_beh.exe
Fuse Memory Usage: 106664 KB
Fuse CPU Usage: 1825 ms
