#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027e32afcc50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0000027e311cc0b0 .param/l "ALU_ADD" 1 3 2, C4<0001>;
P_0000027e311cc0e8 .param/l "ALU_AND" 1 3 3, C4<0010>;
P_0000027e311cc120 .param/l "ALU_LTS" 1 3 7, C4<0110>;
P_0000027e311cc158 .param/l "ALU_LTU" 1 3 8, C4<0111>;
P_0000027e311cc190 .param/l "ALU_NOR" 1 3 5, C4<0100>;
P_0000027e311cc1c8 .param/l "ALU_OR" 1 3 4, C4<0011>;
P_0000027e311cc200 .param/l "ALU_PASS1" 1 3 1, C4<0000>;
P_0000027e311cc238 .param/l "ALU_PASS2" 1 3 11, C4<1010>;
P_0000027e311cc270 .param/l "ALU_SLL" 1 3 9, C4<1000>;
P_0000027e311cc2a8 .param/l "ALU_SRA" 1 3 12, C4<1011>;
P_0000027e311cc2e0 .param/l "ALU_SRL" 1 3 10, C4<1001>;
P_0000027e311cc318 .param/l "ALU_SUB" 1 3 6, C4<0101>;
P_0000027e311cc350 .param/l "MEM_BASE_ADDR" 1 4 5, C4<00000000000000000001000000000000>;
P_0000027e311cc388 .param/l "MEM_NUM_BITS" 1 4 7, +C4<00000000000000000000000000100000>;
P_0000027e311cc3c0 .param/l "MEM_NUM_WORDS" 1 4 6, +C4<00000000000000000000010000000000>;
P_0000027e311cc3f8 .param/l "ONE" 1 3 14, C4<1>;
P_0000027e311cc430 .param/l "REG_BASE_ADDR" 1 5 5, C4<00000000000000000010000000000000>;
P_0000027e311cc468 .param/l "REG_NUM_BITS" 1 5 7, +C4<00000000000000000000000000100000>;
P_0000027e311cc4a0 .param/l "REG_NUM_WORDS" 1 5 6, +C4<00000000000000000000000000100000>;
P_0000027e311cc4d8 .param/l "ZERO" 1 3 13, C4<0>;
S_0000027e32afd370 .scope module, "equality" "equality" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 1 "equal";
    .port_info 3 /OUTPUT 1 "not_equal";
P_0000027e32ad7480 .param/l "NUM_BITS" 0 6 4, +C4<00000000000000000000000000100000>;
o0000027e32afdd28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027e32abea50_0 .net "data1", 31 0, o0000027e32afdd28;  0 drivers
o0000027e32afdd58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027e32abd470_0 .net "data2", 31 0, o0000027e32afdd58;  0 drivers
v0000027e32abec30_0 .net "equal", 0 0, L_0000027e32b6f960;  1 drivers
v0000027e32abee10_0 .net "not_equal", 0 0, L_0000027e32b6f460;  1 drivers
L_0000027e32b6f960 .cmp/eq 32, o0000027e32afdd28, o0000027e32afdd58;
L_0000027e32b6f460 .cmp/ne 32, o0000027e32afdd28, o0000027e32afdd58;
S_0000027e32afd500 .scope module, "forward" "forward" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "r1_addr_s3";
    .port_info 1 /INPUT 5 "r2_addr_s3";
    .port_info 2 /INPUT 1 "rw_s4";
    .port_info 3 /INPUT 4 "waddr_s4";
P_0000027e311a87a0 .param/l "ADDR_LEFT" 0 7 4, +C4<000000000000000000000000000000100>;
P_0000027e311a87d8 .param/l "BITS" 0 7 2, +C4<00000000000000000000000000000010>;
P_0000027e311a8810 .param/l "REG_WORDS" 0 7 3, +C4<00000000000000000000000000100000>;
o0000027e32afdea8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000027e32abf090_0 .net "r1_addr_s3", 4 0, o0000027e32afdea8;  0 drivers
o0000027e32afded8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000027e32abdb50_0 .net "r2_addr_s3", 4 0, o0000027e32afded8;  0 drivers
o0000027e32afdf08 .functor BUFZ 1, C4<z>; HiZ drive
v0000027e32abf1d0_0 .net "rw_s4", 0 0, o0000027e32afdf08;  0 drivers
o0000027e32afdf38 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000027e32abd510_0 .net "waddr_s4", 3 0, o0000027e32afdf38;  0 drivers
S_0000027e311c4b00 .scope module, "top_cpu4" "top_cpu4" 8 2;
 .timescale 0 0;
v0000027e32b6f000_0 .var "clk", 0 0;
v0000027e32b6fdc0_0 .var "counter", 31 0;
v0000027e32b6fc80_0 .net "exception", 0 0, v0000027e32b59180_0;  1 drivers
v0000027e32b6f820_0 .net "halt", 0 0, L_0000027e32ad31e0;  1 drivers
v0000027e32b6f8c0_0 .var "rst_", 0 0;
E_0000027e32ad7600 .event negedge, v0000027e32b4eb20_0;
E_0000027e32ad8000 .event anyedge, v0000027e32b5c630_0, v0000027e32b59180_0, v0000027e32b6e7e0_0, v0000027e32b6fdc0_0;
S_0000027e311c4c90 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 8 55, 8 55 0, S_0000027e311c4b00;
 .timescale 0 0;
v0000027e32abd790_0 .var/i "index", 31 0;
S_0000027e311b89c0 .scope module, "cpu4" "cpu4" 8 10, 9 4 0, S_0000027e311c4b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "halt";
    .port_info 1 /OUTPUT 1 "exception";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_";
P_0000027e311b8b50 .param/l "BITS" 1 10 1, +C4<00000000000000000000000000100000>;
P_0000027e311b8b88 .param/l "D_MEM_BASE_ADDR" 1 10 5, C4<01000000000000000000000000000000>;
P_0000027e311b8bc0 .param/l "D_MEM_WORDS" 1 10 3, +C4<00000000000000000000010000000000>;
P_0000027e311b8bf8 .param/l "IMM_LEFT" 1 10 14, +C4<00000000000000000000000000010000>;
P_0000027e311b8c30 .param/l "I_MEM_BASE_ADDR" 1 10 4, +C4<00000000000000000000000000000000>;
P_0000027e311b8c68 .param/l "I_MEM_WORDS" 1 10 2, +C4<00000000000000000000010000000000>;
P_0000027e311b8ca0 .param/l "JMP_LEFT" 1 10 13, +C4<00000000000000000000000000011001>;
P_0000027e311b8cd8 .param/l "OP_BITS" 1 10 12, +C4<00000000000000000000000000000100>;
P_0000027e311b8d10 .param/l "REG_ADDR_LEFT" 1 10 7, +C4<000000000000000000000000000000100>;
P_0000027e311b8d48 .param/l "REG_WORDS" 1 10 6, +C4<00000000000000000000000000100000>;
P_0000027e311b8d80 .param/l "SHIFT_BITS" 1 10 10, +C4<00000000000000000000000000000101>;
L_0000027e32ad46e0 .functor NOT 1, v0000027e32b5a760_0, C4<0>, C4<0>, C4<0>;
L_0000027e32ad36b0 .functor AND 1, v0000027e32b5b370_0, L_0000027e32ad46e0, C4<1>, C4<1>;
L_0000027e32ad35d0 .functor AND 1, v0000027e32b6d3e0_0, L_0000027e32b6ed80, C4<1>, C4<1>;
L_0000027e32ad3790 .functor NOT 1, L_0000027e32ad35d0, C4<0>, C4<0>, C4<0>;
L_0000027e32ad3f00 .functor AND 1, v0000027e32b5a760_0, L_0000027e32ad3790, C4<1>, C4<1>;
L_0000027e32ad3410 .functor OR 1, L_0000027e32ad36b0, L_0000027e32ad3f00, C4<0>, C4<0>;
L_0000027e32ad3e90 .functor AND 1, v0000027e32b6d3e0_0, L_0000027e32b6ed80, C4<1>, C4<1>;
L_0000027e32ad3d40 .functor NOT 1, L_0000027e32ad3e90, C4<0>, C4<0>, C4<0>;
L_0000027e32ad3aa0 .functor NOT 1, L_0000027e32b6f780, C4<0>, C4<0>, C4<0>;
L_0000027e32ad47c0 .functor BUFZ 32, L_0000027e32ad3100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e32ad31e0 .functor BUFZ 1, v0000027e32b67ea0_0, C4<0>, C4<0>, C4<0>;
v0000027e32b6be60_0 .net *"_ivl_10", 0 0, L_0000027e32ad3f00;  1 drivers
v0000027e32b6ba00_0 .net *"_ivl_14", 0 0, L_0000027e32ad3e90;  1 drivers
v0000027e32b6aba0_0 .net *"_ivl_16", 0 0, L_0000027e32ad3d40;  1 drivers
L_0000027e32b70448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027e32b6baa0_0 .net/2u *"_ivl_18", 0 0, L_0000027e32b70448;  1 drivers
v0000027e32b6bc80_0 .net *"_ivl_2", 0 0, L_0000027e32ad46e0;  1 drivers
L_0000027e32b70eb0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b6ac40_0 .net/2u *"_ivl_32", 30 0, L_0000027e32b70eb0;  1 drivers
v0000027e32b6b780_0 .net *"_ivl_34", 0 0, L_0000027e32ad3aa0;  1 drivers
v0000027e32b6a380_0 .net *"_ivl_36", 31 0, L_0000027e32bcb760;  1 drivers
v0000027e32b6b820_0 .net *"_ivl_38", 31 0, L_0000027e32bcc340;  1 drivers
v0000027e32b6b000_0 .net *"_ivl_4", 0 0, L_0000027e32ad36b0;  1 drivers
v0000027e32b6b500_0 .net *"_ivl_41", 15 0, L_0000027e32bcbb20;  1 drivers
v0000027e32b6b140_0 .net *"_ivl_43", 15 0, L_0000027e32bcb3a0;  1 drivers
v0000027e32b6af60_0 .net *"_ivl_44", 31 0, L_0000027e32bcc2a0;  1 drivers
v0000027e32b6a4c0_0 .net *"_ivl_46", 31 0, L_0000027e32bcaea0;  1 drivers
v0000027e32b6a6a0_0 .net *"_ivl_48", 31 0, L_0000027e32bcaf40;  1 drivers
v0000027e32b6bd20_0 .net *"_ivl_53", 0 0, L_0000027e32bcafe0;  1 drivers
v0000027e32b6b8c0_0 .net *"_ivl_54", 15 0, L_0000027e32bcb120;  1 drivers
v0000027e32b6b960_0 .net *"_ivl_56", 31 0, L_0000027e32bcb300;  1 drivers
L_0000027e32b70f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b6bdc0_0 .net/2u *"_ivl_58", 15 0, L_0000027e32b70f88;  1 drivers
v0000027e32b6a060_0 .net *"_ivl_6", 0 0, L_0000027e32ad35d0;  1 drivers
v0000027e32b6a1a0_0 .net *"_ivl_60", 31 0, L_0000027e32bcb800;  1 drivers
L_0000027e32b70fd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027e32b6b1e0_0 .net/2u *"_ivl_66", 31 0, L_0000027e32b70fd0;  1 drivers
v0000027e32b6a2e0_0 .net *"_ivl_68", 31 0, L_0000027e32bcbbc0;  1 drivers
v0000027e32b6a420_0 .net *"_ivl_70", 31 0, L_0000027e32bcbee0;  1 drivers
v0000027e32b6a560_0 .net *"_ivl_8", 0 0, L_0000027e32ad3790;  1 drivers
v0000027e32b6ace0_0 .net "addr", 25 0, L_0000027e32bcb440;  1 drivers
v0000027e32b6a740_0 .net "addr_m", 0 0, L_0000027e32b6ed80;  1 drivers
v0000027e32b6a7e0_0 .net "alu_imm", 0 0, v0000027e32b59f40_0;  1 drivers
v0000027e32b6ad80_0 .net "alu_imm_s3", 0 0, v0000027e32b5e380_0;  1 drivers
v0000027e32b6ae20_0 .net "alu_in_1", 31 0, L_0000027e32ad47c0;  1 drivers
v0000027e32b6aec0_0 .net "alu_in_2", 31 0, L_0000027e32bc89c0;  1 drivers
v0000027e32b6b0a0_0 .net "alu_op", 3 0, v0000027e32b590e0_0;  1 drivers
v0000027e32b6b280_0 .net "alu_op_s3", 3 0, v0000027e32b5e740_0;  1 drivers
v0000027e32b6b3c0_0 .net "alu_out", 31 0, v0000027e32ab3820_0;  1 drivers
v0000027e32b6b460_0 .net "alu_out_s4", 31 0, v0000027e32b5e560_0;  1 drivers
v0000027e32b6c8a0_0 .net "alu_out_s5", 31 0, v0000027e32b67c20_0;  1 drivers
v0000027e32b6c940_0 .net "atomic", 0 0, v0000027e32b59fe0_0;  1 drivers
v0000027e32b6df20_0 .net "atomic_s3", 0 0, v0000027e32b67a40_0;  1 drivers
v0000027e32b6e740_0 .net "atomic_s4", 0 0, v0000027e32b5db60_0;  1 drivers
v0000027e32b6de80_0 .net "atomic_s5", 0 0, v0000027e32b688a0_0;  1 drivers
v0000027e32b6c760_0 .net "breq", 0 0, v0000027e32b5a080_0;  1 drivers
v0000027e32b6da20_0 .net "brne", 0 0, v0000027e32b5a120_0;  1 drivers
v0000027e32b6e420_0 .net "byte_en", 3 0, v0000027e32b5a4e0_0;  1 drivers
v0000027e32b6e240_0 .net "byte_en_s3", 3 0, v0000027e32b670e0_0;  1 drivers
v0000027e32b6c9e0_0 .net "byte_en_s4", 3 0, v0000027e32b5d0c0_0;  1 drivers
v0000027e32b6c080_0 .net "byte_en_s5", 3 0, v0000027e32b67f40_0;  1 drivers
v0000027e32b6cc60_0 .net "check_link", 0 0, v0000027e32b5a760_0;  1 drivers
v0000027e32b6c300_0 .net "check_link_s3", 0 0, v0000027e32b68ee0_0;  1 drivers
v0000027e32b6d8e0_0 .net "check_link_s4", 0 0, v0000027e32b5d3e0_0;  1 drivers
v0000027e32b6c1c0_0 .net "clk", 0 0, v0000027e32b6f000_0;  1 drivers
v0000027e32b6c6c0_0 .net "d_mem_rdata", 31 0, L_0000027e32bc84c0;  1 drivers
v0000027e32b6c580_0 .net "d_mem_rdata_s5", 31 0, v0000027e32b681c0_0;  1 drivers
v0000027e32b6dde0_0 .net "equal", 0 0, v0000027e32b4dfe0_0;  1 drivers
v0000027e32b6dfc0_0 .net "exception", 0 0, v0000027e32b59180_0;  alias, 1 drivers
v0000027e32b6e7e0_0 .net "halt", 0 0, L_0000027e32ad31e0;  alias, 1 drivers
v0000027e32b6e560_0 .net "halt_s2", 0 0, v0000027e32b5ba50_0;  1 drivers
v0000027e32b6c800_0 .net "halt_s3", 0 0, v0000027e32b68260_0;  1 drivers
v0000027e32b6d5c0_0 .net "halt_s4", 0 0, v0000027e32b5ec40_0;  1 drivers
v0000027e32b6dca0_0 .net "halt_s5", 0 0, v0000027e32b67ea0_0;  1 drivers
v0000027e32b6e380_0 .net "i_mem_rdata", 31 0, L_0000027e32b6ece0;  1 drivers
v0000027e32b6ca80_0 .net "imm", 15 0, L_0000027e32bcb620;  1 drivers
v0000027e32b6cb20_0 .net "jal", 0 0, v0000027e32b5beb0_0;  1 drivers
v0000027e32b6d160_0 .net "jmp", 0 0, v0000027e32b5c8b0_0;  1 drivers
v0000027e32b6e6a0_0 .net "jreg", 0 0, v0000027e32b5cbd0_0;  1 drivers
v0000027e32b6cbc0_0 .var "link_addr", 31 0;
v0000027e32b6d200_0 .net "link_rw_", 0 0, L_0000027e32b6f780;  1 drivers
v0000027e32b6e2e0_0 .net "link_rw_s5", 0 0, v0000027e32b67fe0_0;  1 drivers
v0000027e32b6d3e0_0 .var "link_valid", 0 0;
v0000027e32b6cee0_0 .net "load_link_", 0 0, v0000027e32b5b5f0_0;  1 drivers
v0000027e32b6cd00_0 .net "load_link_s3", 0 0, v0000027e32b67220_0;  1 drivers
v0000027e32b6cda0_0 .net "load_link_s4", 0 0, v0000027e32b5d160_0;  1 drivers
v0000027e32b6e4c0_0 .net "mem_rw_", 0 0, v0000027e32b5b370_0;  1 drivers
v0000027e32b6ce40_0 .net "mem_rw_s3", 0 0, v0000027e32b68c60_0;  1 drivers
v0000027e32b6d660_0 .net "mem_rw_s4", 0 0, v0000027e32b5d480_0;  1 drivers
v0000027e32b6cf80_0 .net "not_equal", 0 0, v0000027e32b4e800_0;  1 drivers
v0000027e32b6c120_0 .net "pc_addr", 31 0, v0000027e32b5de80_0;  1 drivers
v0000027e32b6e060_0 .net "r1_addr", 4 0, L_0000027e32ad4050;  1 drivers
v0000027e32b6d700_0 .net "r1_data", 31 0, L_0000027e32ad3100;  1 drivers
v0000027e32b6d2a0_0 .net "r1_data_s3", 31 0, v0000027e32b684e0_0;  1 drivers
v0000027e32b6d020_0 .net "r2_addr", 4 0, L_0000027e32bcb6c0;  1 drivers
v0000027e32b6e600_0 .net "r2_data", 31 0, L_0000027e32ad3b10;  1 drivers
v0000027e32b6d0c0_0 .net "r2_data_s3", 31 0, v0000027e32b686c0_0;  1 drivers
v0000027e32b6d340_0 .net "r2_data_s4", 31 0, v0000027e32b5d2a0_0;  1 drivers
v0000027e32b6d7a0_0 .net "reg_wdata", 31 0, L_0000027e32bcb260;  1 drivers
v0000027e32b6d480_0 .net "rst_", 0 0, v0000027e32b6f8c0_0;  1 drivers
v0000027e32b6d520_0 .net "rw_", 0 0, v0000027e32b5ae70_0;  1 drivers
v0000027e32b6c260_0 .net "rw_s3", 0 0, v0000027e32b68440_0;  1 drivers
v0000027e32b6d840_0 .net "rw_s4", 0 0, v0000027e32b5e1a0_0;  1 drivers
v0000027e32b6d980_0 .net "rw_s5", 0 0, v0000027e32b68120_0;  1 drivers
v0000027e32b6dac0_0 .net "sel_mem", 0 0, v0000027e32b5bb90_0;  1 drivers
v0000027e32b6db60_0 .net "sel_mem_s3", 0 0, v0000027e32b67860_0;  1 drivers
v0000027e32b6dd40_0 .net "sel_mem_s4", 0 0, v0000027e32b5e240_0;  1 drivers
v0000027e32b6dc00_0 .net "sel_mem_s5", 0 0, v0000027e32b67360_0;  1 drivers
v0000027e32b6c3a0_0 .net "shamt", 4 0, L_0000027e32bcc020;  1 drivers
v0000027e32b6e100_0 .net "shamt_s3", 4 0, v0000027e32b68b20_0;  1 drivers
v0000027e32b6e1a0_0 .net "sign_ext_imm", 31 0, L_0000027e32bcb9e0;  1 drivers
v0000027e32b6c440_0 .net "sign_ext_imm_s3", 31 0, v0000027e32b677c0_0;  1 drivers
v0000027e32b6c4e0_0 .net "signed_ext", 0 0, v0000027e32b5c270_0;  1 drivers
v0000027e32b6c620_0 .net "swap", 0 0, v0000027e32b5b690_0;  1 drivers
v0000027e32b6e920_0 .net "use_mem_rw_", 0 0, L_0000027e32ad3410;  1 drivers
v0000027e32b6ec40_0 .net "waddr", 4 0, L_0000027e32bcc200;  1 drivers
v0000027e32b6f0a0_0 .net "waddr_s3", 4 0, v0000027e32b67b80_0;  1 drivers
v0000027e32b6f280_0 .net "waddr_s4", 4 0, v0000027e32b5ed80_0;  1 drivers
v0000027e32b6fd20_0 .net "waddr_s5", 4 0, v0000027e32b67400_0;  1 drivers
L_0000027e32b6ed80 .cmp/eq 32, v0000027e32ab3820_0, v0000027e32b6cbc0_0;
L_0000027e32b6f780 .functor MUXZ 1, L_0000027e32b70448, L_0000027e32ad3d40, v0000027e32b5a760_0, C4<>;
L_0000027e32bcb760 .concat [ 1 31 0 0], L_0000027e32ad3aa0, L_0000027e32b70eb0;
L_0000027e32bcc340 .concat [ 32 0 0 0], L_0000027e32bcb760;
L_0000027e32bcbb20 .part v0000027e32ab3820_0, 0, 16;
L_0000027e32bcb3a0 .part v0000027e32ab3820_0, 16, 16;
L_0000027e32bcc2a0 .concat [ 16 16 0 0], L_0000027e32bcb3a0, L_0000027e32bcbb20;
L_0000027e32bcaea0 .functor MUXZ 32, v0000027e32ab3820_0, L_0000027e32bcc2a0, v0000027e32b5b690_0, C4<>;
L_0000027e32bcaf40 .functor MUXZ 32, L_0000027e32bcaea0, L_0000027e32bcc340, v0000027e32b59fe0_0, C4<>;
L_0000027e32bcb260 .functor MUXZ 32, L_0000027e32bcaf40, L_0000027e32bc84c0, v0000027e32b5bb90_0, C4<>;
L_0000027e32bcafe0 .part L_0000027e32bcb620, 15, 1;
LS_0000027e32bcb120_0_0 .concat [ 1 1 1 1], L_0000027e32bcafe0, L_0000027e32bcafe0, L_0000027e32bcafe0, L_0000027e32bcafe0;
LS_0000027e32bcb120_0_4 .concat [ 1 1 1 1], L_0000027e32bcafe0, L_0000027e32bcafe0, L_0000027e32bcafe0, L_0000027e32bcafe0;
LS_0000027e32bcb120_0_8 .concat [ 1 1 1 1], L_0000027e32bcafe0, L_0000027e32bcafe0, L_0000027e32bcafe0, L_0000027e32bcafe0;
LS_0000027e32bcb120_0_12 .concat [ 1 1 1 1], L_0000027e32bcafe0, L_0000027e32bcafe0, L_0000027e32bcafe0, L_0000027e32bcafe0;
L_0000027e32bcb120 .concat [ 4 4 4 4], LS_0000027e32bcb120_0_0, LS_0000027e32bcb120_0_4, LS_0000027e32bcb120_0_8, LS_0000027e32bcb120_0_12;
L_0000027e32bcb300 .concat [ 16 16 0 0], L_0000027e32bcb620, L_0000027e32bcb120;
L_0000027e32bcb800 .concat [ 16 16 0 0], L_0000027e32bcb620, L_0000027e32b70f88;
L_0000027e32bcb9e0 .functor MUXZ 32, L_0000027e32bcb800, L_0000027e32bcb300, v0000027e32b5c270_0, C4<>;
L_0000027e32bcbbc0 .arith/sum 32, v0000027e32b5de80_0, L_0000027e32b70fd0;
L_0000027e32bcbee0 .functor MUXZ 32, L_0000027e32ad3b10, L_0000027e32bcb9e0, v0000027e32b59f40_0, C4<>;
L_0000027e32bc89c0 .functor MUXZ 32, L_0000027e32bcbee0, L_0000027e32bcbbc0, v0000027e32b5beb0_0, C4<>;
S_0000027e311b0fe0 .scope module, "alu" "alu" 9 243, 11 3 0, S_0000027e311b89c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out";
    .port_info 1 /OUTPUT 1 "equal";
    .port_info 2 /OUTPUT 1 "not_equal";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
    .port_info 5 /INPUT 4 "alu_op";
    .port_info 6 /INPUT 5 "shamt";
P_0000027e311a9560 .param/l "NUM_BITS" 0 11 5, +C4<00000000000000000000000000100000>;
P_0000027e311a9598 .param/l "OP_BITS" 0 11 6, +C4<00000000000000000000000000000100>;
P_0000027e311a95d0 .param/l "SHIFT_BITS" 0 11 7, +C4<00000000000000000000000000000101>;
v0000027e32aaa140_0 .net "alu_op", 3 0, v0000027e32b590e0_0;  alias, 1 drivers
v0000027e32ab3820_0 .var "alu_out", 31 0;
v0000027e32b4e8a0_0 .var "comp_data2", 32 0;
v0000027e32b4e4e0_0 .net "data1", 31 0, L_0000027e32ad47c0;  alias, 1 drivers
v0000027e32b4ea80_0 .net "data2", 31 0, L_0000027e32bc89c0;  alias, 1 drivers
v0000027e32b4dfe0_0 .var "equal", 0 0;
v0000027e32b4e580_0 .var "msb_bit", 0 0;
v0000027e32b4e800_0 .var "not_equal", 0 0;
v0000027e32b4e6c0_0 .var "out", 32 0;
v0000027e32b4e3a0_0 .net "shamt", 4 0, L_0000027e32bcc020;  alias, 1 drivers
v0000027e32b4ebc0_0 .var "temp_data", 31 0;
E_0000027e32ad8b80/0 .event anyedge, v0000027e32b4e4e0_0, v0000027e32b4ea80_0, v0000027e32aaa140_0, v0000027e32b4e8a0_0;
E_0000027e32ad8b80/1 .event anyedge, v0000027e32b4e6c0_0, v0000027e32b4e3a0_0, v0000027e32b4ebc0_0, v0000027e32b4e580_0;
E_0000027e32ad8b80/2 .event anyedge, v0000027e32ab3820_0;
E_0000027e32ad8b80 .event/or E_0000027e32ad8b80/0, E_0000027e32ad8b80/1, E_0000027e32ad8b80/2;
S_0000027e311b1170 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 11 166, 11 166 0, S_0000027e311b0fe0;
 .timescale 0 0;
v0000027e32aa9ba0_0 .var/2s "i", 31 0;
S_0000027e311aa550 .scope module, "d_memory" "memory" 9 261, 12 4 0, S_0000027e311b89c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rdata";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 1 "rw_";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 4 "byte_en";
P_0000027e3116b2a0 .param/l "ADDR_LEFT" 0 12 11, +C4<000000000000000000000000000001001>;
P_0000027e3116b2d8 .param/l "BASE_ADDR" 0 12 10, C4<01000000000000000000000000000000>;
P_0000027e3116b310 .param/l "BITS" 0 12 9, +C4<00000000000000000000000000100000>;
P_0000027e3116b348 .param/l "WORDS" 0 12 8, +C4<00000000000000000000010000000000>;
L_0000027e32ad4a60 .functor AND 1, L_0000027e32bca9a0, L_0000027e32bc9aa0, C4<1>, C4<1>;
L_0000027e32b710a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000027e32ad3020 .functor XNOR 1, L_0000027e32ad3410, L_0000027e32b710a8, C4<0>, C4<0>;
L_0000027e32ad3b80 .functor AND 1, L_0000027e32ad3020, L_0000027e32ad4a60, C4<1>, C4<1>;
L_0000027e32b71018 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b4fb60_0 .net/2u *"_ivl_0", 31 0, L_0000027e32b71018;  1 drivers
v0000027e32b4e620_0 .net/2u *"_ivl_12", 0 0, L_0000027e32b710a8;  1 drivers
v0000027e32b4e1c0_0 .net *"_ivl_14", 0 0, L_0000027e32ad3020;  1 drivers
v0000027e32b4e940_0 .net *"_ivl_17", 0 0, L_0000027e32ad3b80;  1 drivers
v0000027e32b4fca0_0 .net *"_ivl_18", 31 0, L_0000027e32bc9be0;  1 drivers
v0000027e32b4fa20_0 .net *"_ivl_2", 0 0, L_0000027e32bca9a0;  1 drivers
v0000027e32b4f700_0 .net *"_ivl_20", 11 0, L_0000027e32bca0e0;  1 drivers
L_0000027e32b710f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027e32b4e300_0 .net *"_ivl_23", 1 0, L_0000027e32b710f0;  1 drivers
L_0000027e32b71138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b4dea0_0 .net/2u *"_ivl_24", 31 0, L_0000027e32b71138;  1 drivers
L_0000027e32b71060 .functor BUFT 1, C4<01000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b4f2a0_0 .net/2u *"_ivl_4", 31 0, L_0000027e32b71060;  1 drivers
v0000027e32b4e440_0 .net *"_ivl_6", 0 0, L_0000027e32bc9aa0;  1 drivers
v0000027e32b4e760_0 .net "addr", 31 0, v0000027e32ab3820_0;  alias, 1 drivers
v0000027e32b4e080_0 .net "addr_is_valid", 0 0, L_0000027e32ad4a60;  1 drivers
v0000027e32b4e9e0_0 .net "byte_en", 3 0, v0000027e32b5a4e0_0;  alias, 1 drivers
v0000027e32b4eb20_0 .net "clk", 0 0, v0000027e32b6f000_0;  alias, 1 drivers
v0000027e32b4fac0 .array "mem", 1023 0, 31 0;
v0000027e32b4f520_0 .net "rdata", 31 0, L_0000027e32bc84c0;  alias, 1 drivers
v0000027e32b4eda0_0 .net "rw_", 0 0, L_0000027e32ad3410;  alias, 1 drivers
v0000027e32b4f660_0 .net "wdata", 31 0, L_0000027e32ad3b10;  alias, 1 drivers
v0000027e32b4ec60_0 .net "word_addr", 9 0, L_0000027e32bc95a0;  1 drivers
E_0000027e32ad8ac0 .event posedge, v0000027e32b4eb20_0;
L_0000027e32bca9a0 .cmp/ge 32, v0000027e32ab3820_0, L_0000027e32b71018;
L_0000027e32bc9aa0 .cmp/gt 32, L_0000027e32b71060, v0000027e32ab3820_0;
L_0000027e32bc95a0 .part v0000027e32ab3820_0, 0, 10;
L_0000027e32bc9be0 .array/port v0000027e32b4fac0, L_0000027e32bca0e0;
L_0000027e32bca0e0 .concat [ 10 2 0 0], L_0000027e32bc95a0, L_0000027e32b710f0;
L_0000027e32bc84c0 .functor MUXZ 32, L_0000027e32b71138, L_0000027e32bc9be0, L_0000027e32ad3b80, C4<>;
S_0000027e311aa6e0 .scope module, "i_memory" "memory" 9 140, 12 4 0, S_0000027e311b89c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rdata";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 1 "rw_";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 4 "byte_en";
P_0000027e32ab6250 .param/l "ADDR_LEFT" 0 12 11, +C4<000000000000000000000000000001001>;
P_0000027e32ab6288 .param/l "BASE_ADDR" 0 12 10, +C4<00000000000000000000000000000000>;
P_0000027e32ab62c0 .param/l "BITS" 0 12 9, +C4<00000000000000000000000000100000>;
P_0000027e32ab62f8 .param/l "WORDS" 0 12 8, +C4<00000000000000000000010000000000>;
L_0000027e32ad3170 .functor AND 1, L_0000027e32b6e880, L_0000027e32b6e9c0, C4<1>, C4<1>;
L_0000027e32b70880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000027e32b70760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000027e32ad3640 .functor XNOR 1, L_0000027e32b70880, L_0000027e32b70760, C4<0>, C4<0>;
L_0000027e32ad4980 .functor AND 1, L_0000027e32ad3640, L_0000027e32ad3170, C4<1>, C4<1>;
L_0000027e32b706d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b4ed00_0 .net/2u *"_ivl_0", 31 0, L_0000027e32b706d0;  1 drivers
v0000027e32b4f840_0 .net/2u *"_ivl_12", 0 0, L_0000027e32b70760;  1 drivers
v0000027e32b4f340_0 .net *"_ivl_14", 0 0, L_0000027e32ad3640;  1 drivers
v0000027e32b4fc00_0 .net *"_ivl_17", 0 0, L_0000027e32ad4980;  1 drivers
v0000027e32b4ee40_0 .net *"_ivl_18", 31 0, L_0000027e32b6eb00;  1 drivers
v0000027e32b4e120_0 .net *"_ivl_2", 0 0, L_0000027e32b6e880;  1 drivers
v0000027e32b4e260_0 .net *"_ivl_20", 11 0, L_0000027e32b6f320;  1 drivers
L_0000027e32b707a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027e32b4eee0_0 .net *"_ivl_23", 1 0, L_0000027e32b707a8;  1 drivers
L_0000027e32b707f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b4ef80_0 .net/2u *"_ivl_24", 31 0, L_0000027e32b707f0;  1 drivers
L_0000027e32b70718 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b4f020_0 .net/2u *"_ivl_4", 31 0, L_0000027e32b70718;  1 drivers
v0000027e32b4f0c0_0 .net *"_ivl_6", 0 0, L_0000027e32b6e9c0;  1 drivers
v0000027e32b4f160_0 .net "addr", 31 0, v0000027e32b5de80_0;  alias, 1 drivers
v0000027e32b4de00_0 .net "addr_is_valid", 0 0, L_0000027e32ad3170;  1 drivers
L_0000027e32b708c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027e32b4f200_0 .net "byte_en", 3 0, L_0000027e32b708c8;  1 drivers
v0000027e32b4df40_0 .net "clk", 0 0, v0000027e32b6f000_0;  alias, 1 drivers
v0000027e32b4f3e0 .array "mem", 1023 0, 31 0;
v0000027e32b4f480_0 .net "rdata", 31 0, L_0000027e32b6ece0;  alias, 1 drivers
v0000027e32b4f5c0_0 .net "rw_", 0 0, L_0000027e32b70880;  1 drivers
L_0000027e32b70838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b4f7a0_0 .net "wdata", 31 0, L_0000027e32b70838;  1 drivers
v0000027e32b4f8e0_0 .net "word_addr", 9 0, L_0000027e32b6eec0;  1 drivers
L_0000027e32b6e880 .cmp/ge 32, v0000027e32b5de80_0, L_0000027e32b706d0;
L_0000027e32b6e9c0 .cmp/gt 32, L_0000027e32b70718, v0000027e32b5de80_0;
L_0000027e32b6eec0 .part v0000027e32b5de80_0, 0, 10;
L_0000027e32b6eb00 .array/port v0000027e32b4f3e0, L_0000027e32b6f320;
L_0000027e32b6f320 .concat [ 10 2 0 0], L_0000027e32b6eec0, L_0000027e32b707a8;
L_0000027e32b6ece0 .functor MUXZ 32, L_0000027e32b707f0, L_0000027e32b6eb00, L_0000027e32ad4980, C4<>;
S_0000027e3119c870 .scope module, "instr_reg" "instr_reg" 9 159, 13 2 0, S_0000027e311b89c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "r1_addr";
    .port_info 1 /OUTPUT 5 "r2_addr";
    .port_info 2 /OUTPUT 5 "waddr";
    .port_info 3 /OUTPUT 5 "shamt";
    .port_info 4 /OUTPUT 4 "alu_op";
    .port_info 5 /OUTPUT 16 "imm";
    .port_info 6 /OUTPUT 26 "addr";
    .port_info 7 /OUTPUT 1 "rw_";
    .port_info 8 /OUTPUT 1 "mem_rw_";
    .port_info 9 /OUTPUT 1 "sel_mem";
    .port_info 10 /OUTPUT 1 "alu_imm";
    .port_info 11 /OUTPUT 1 "signed_ext";
    .port_info 12 /OUTPUT 4 "byte_en";
    .port_info 13 /OUTPUT 1 "halt";
    .port_info 14 /OUTPUT 1 "swap";
    .port_info 15 /OUTPUT 1 "load_link_";
    .port_info 16 /OUTPUT 1 "check_link";
    .port_info 17 /OUTPUT 1 "atomic";
    .port_info 18 /OUTPUT 1 "jmp";
    .port_info 19 /OUTPUT 1 "breq";
    .port_info 20 /OUTPUT 1 "brne";
    .port_info 21 /OUTPUT 1 "jal";
    .port_info 22 /OUTPUT 1 "jreg";
    .port_info 23 /OUTPUT 1 "exception";
    .port_info 24 /INPUT 1 "clk";
    .port_info 25 /INPUT 1 "load_instr";
    .port_info 26 /INPUT 32 "mem_data";
    .port_info 27 /INPUT 1 "rst_";
    .port_info 28 /INPUT 1 "equal";
    .port_info 29 /INPUT 1 "not_equal";
P_0000027e32b4fdc0 .param/l "ADD" 1 14 1, C4<000000100000>;
P_0000027e32b4fdf8 .param/l "ADDI" 1 14 2, C4<001000000000>;
P_0000027e32b4fe30 .param/l "ADDIU" 1 14 3, C4<001001000000>;
P_0000027e32b4fe68 .param/l "ADDR_LEFT" 0 13 6, +C4<000000000000000000000000000000100>;
P_0000027e32b4fea0 .param/l "ADDU" 1 14 4, C4<000000100001>;
P_0000027e32b4fed8 .param/l "ALU_ADD" 1 3 2, C4<0001>;
P_0000027e32b4ff10 .param/l "ALU_AND" 1 3 3, C4<0010>;
P_0000027e32b4ff48 .param/l "ALU_LTS" 1 3 7, C4<0110>;
P_0000027e32b4ff80 .param/l "ALU_LTU" 1 3 8, C4<0111>;
P_0000027e32b4ffb8 .param/l "ALU_NOR" 1 3 5, C4<0100>;
P_0000027e32b4fff0 .param/l "ALU_OR" 1 3 4, C4<0011>;
P_0000027e32b50028 .param/l "ALU_PASS1" 1 3 1, C4<0000>;
P_0000027e32b50060 .param/l "ALU_PASS2" 1 3 11, C4<1010>;
P_0000027e32b50098 .param/l "ALU_SLL" 1 3 9, C4<1000>;
P_0000027e32b500d0 .param/l "ALU_SRA" 1 3 12, C4<1011>;
P_0000027e32b50108 .param/l "ALU_SRL" 1 3 10, C4<1001>;
P_0000027e32b50140 .param/l "ALU_SUB" 1 3 6, C4<0101>;
P_0000027e32b50178 .param/l "AND" 1 14 5, C4<000000100100>;
P_0000027e32b501b0 .param/l "ANDI" 1 14 6, C4<001100000000>;
P_0000027e32b501e8 .param/l "BEQ" 1 14 7, C4<000100000000>;
P_0000027e32b50220 .param/l "BITS" 0 13 4, +C4<00000000000000000000000000100000>;
P_0000027e32b50258 .param/l "BNE" 1 14 8, C4<000101000000>;
P_0000027e32b50290 .param/l "CODE_BITS" 1 13 52, +C4<00000000000000000000000000000110>;
P_0000027e32b502c8 .param/l "FUNC_BITS" 1 13 53, +C4<00000000000000000000000000000110>;
P_0000027e32b50300 .param/l "FU_LEFT" 1 13 59, +C4<00000000000000000000000000000101>;
P_0000027e32b50338 .param/l "HALT" 1 14 33, C4<111111000000>;
P_0000027e32b50370 .param/l "IMM_LEFT" 0 13 12, +C4<00000000000000000000000000010000>;
P_0000027e32b503a8 .param/l "J" 1 14 19, C4<000010000000>;
P_0000027e32b503e0 .param/l "JAL" 1 14 20, C4<000011000000>;
P_0000027e32b50418 .param/l "JMP_LEFT" 0 13 11, +C4<00000000000000000000000000011001>;
P_0000027e32b50450 .param/l "JR" 1 14 21, C4<000000001000>;
P_0000027e32b50488 .param/l "LBU" 1 14 22, C4<100100000000>;
P_0000027e32b504c0 .param/l "LHU" 1 14 23, C4<100101000000>;
P_0000027e32b504f8 .param/l "LL" 1 14 24, C4<110000000000>;
P_0000027e32b50530 .param/l "LUI" 1 14 25, C4<001111000000>;
P_0000027e32b50568 .param/l "LW" 1 14 9, C4<100011000000>;
P_0000027e32b505a0 .param/l "NOP" 1 13 64, C4<00000000000000000000000000100000>;
P_0000027e32b505d8 .param/l "NOR" 1 14 10, C4<000000100111>;
P_0000027e32b50610 .param/l "NUM_REG_BITS" 1 13 60, +C4<00000000000000000000000000000101>;
P_0000027e32b50648 .param/l "ONE" 1 3 14, C4<1>;
P_0000027e32b50680 .param/l "OP_BEQ" 1 13 78, C4<000100>;
P_0000027e32b506b8 .param/l "OP_BITS" 0 13 9, +C4<00000000000000000000000000000100>;
P_0000027e32b506f0 .param/l "OP_BNE" 1 13 79, C4<000101>;
P_0000027e32b50728 .param/l "OP_JTYPE1" 1 13 62, C4<000010>;
P_0000027e32b50760 .param/l "OP_JTYPE2" 1 13 63, C4<000011>;
P_0000027e32b50798 .param/l "OP_LEFT" 1 13 54, +C4<00000000000000000000000000011111>;
P_0000027e32b507d0 .param/l "OP_RTYPE" 1 13 61, C4<000000>;
P_0000027e32b50808 .param/l "OP_SB" 1 13 82, C4<101000>;
P_0000027e32b50840 .param/l "OP_SC" 1 13 80, C4<111000>;
P_0000027e32b50878 .param/l "OP_SH" 1 13 83, C4<101001>;
P_0000027e32b508b0 .param/l "OP_SW" 1 13 77, C4<101011>;
P_0000027e32b508e8 .param/l "OR" 1 14 11, C4<000000100101>;
P_0000027e32b50920 .param/l "ORI" 1 14 12, C4<001101000000>;
P_0000027e32b50958 .param/l "RA_REG" 1 13 81, C4<11111>;
P_0000027e32b50990 .param/l "RD_LEFT" 1 13 57, +C4<00000000000000000000000000001111>;
P_0000027e32b509c8 .param/l "REG_WORDS" 0 13 5, +C4<00000000000000000000000000100000>;
P_0000027e32b50a00 .param/l "RS_LEFT" 1 13 55, +C4<00000000000000000000000000011001>;
P_0000027e32b50a38 .param/l "RT_LEFT" 1 13 56, +C4<00000000000000000000000000010100>;
P_0000027e32b50a70 .param/l "SB" 1 14 26, C4<101000000000>;
P_0000027e32b50aa8 .param/l "SC" 1 14 27, C4<111000000000>;
P_0000027e32b50ae0 .param/l "SH" 1 14 28, C4<101001000000>;
P_0000027e32b50b18 .param/l "SHIFT_BITS" 0 13 10, +C4<00000000000000000000000000000101>;
P_0000027e32b50b50 .param/l "SH_LEFT" 1 13 58, +C4<00000000000000000000000000001010>;
P_0000027e32b50b88 .param/l "SLL" 1 14 13, C4<000000000000>;
P_0000027e32b50bc0 .param/l "SLT" 1 14 29, C4<000000101010>;
P_0000027e32b50bf8 .param/l "SLTI" 1 14 30, C4<001010000000>;
P_0000027e32b50c30 .param/l "SLTIU" 1 14 31, C4<001011000000>;
P_0000027e32b50c68 .param/l "SLTU" 1 14 32, C4<000000101011>;
P_0000027e32b50ca0 .param/l "SRA" 1 14 18, C4<000000000011>;
P_0000027e32b50cd8 .param/l "SRL" 1 14 14, C4<000000000010>;
P_0000027e32b50d10 .param/l "SUB" 1 14 16, C4<000000100010>;
P_0000027e32b50d48 .param/l "SUBU" 1 14 17, C4<000000100011>;
P_0000027e32b50d80 .param/l "SW" 1 14 15, C4<101011000000>;
P_0000027e32b50db8 .param/l "ZERO" 1 3 13, C4<0>;
L_0000027e32ad3800 .functor OR 1, L_0000027e32b6f1e0, L_0000027e32b6f3c0, C4<0>, C4<0>;
L_0000027e32ad3250 .functor AND 1, L_0000027e32b6f640, L_0000027e32b6f6e0, C4<1>, C4<1>;
L_0000027e32ad4910 .functor OR 1, L_0000027e32bcbe40, L_0000027e32bcbf80, C4<0>, C4<0>;
L_0000027e32ad39c0 .functor OR 1, L_0000027e32ad4910, L_0000027e32bcbc60, C4<0>, C4<0>;
L_0000027e32ad4750 .functor OR 1, L_0000027e32ad39c0, L_0000027e32bcacc0, C4<0>, C4<0>;
L_0000027e32ad4280 .functor OR 1, L_0000027e32ad4750, L_0000027e32bcbda0, C4<0>, C4<0>;
L_0000027e32ad41a0 .functor OR 1, L_0000027e32ad4280, L_0000027e32bcb580, C4<0>, C4<0>;
L_0000027e32ad38e0 .functor OR 1, L_0000027e32b6f140, L_0000027e32ad41a0, C4<0>, C4<0>;
L_0000027e32ad4050 .functor BUFZ 5, L_0000027e32bcc0c0, C4<00000>, C4<00000>, C4<00000>;
L_0000027e32ad49f0 .functor OR 1, L_0000027e32b6f140, L_0000027e32ad38e0, C4<0>, C4<0>;
L_0000027e32b70dd8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027e32b4f980_0 .net/2u *"_ivl_100", 4 0, L_0000027e32b70dd8;  1 drivers
L_0000027e32b70e20 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000027e32b59220_0 .net/2u *"_ivl_104", 4 0, L_0000027e32b70e20;  1 drivers
v0000027e32b59720_0 .net *"_ivl_106", 4 0, L_0000027e32bcba80;  1 drivers
L_0000027e32b709e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027e32b5ad00_0 .net/2u *"_ivl_12", 5 0, L_0000027e32b709e8;  1 drivers
v0000027e32b5a800_0 .net *"_ivl_14", 0 0, L_0000027e32b6f1e0;  1 drivers
L_0000027e32b70a30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027e32b5a3a0_0 .net/2u *"_ivl_16", 5 0, L_0000027e32b70a30;  1 drivers
v0000027e32b5ac60_0 .net *"_ivl_18", 0 0, L_0000027e32b6f3c0;  1 drivers
L_0000027e32b70910 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b59680_0 .net/2u *"_ivl_2", 5 0, L_0000027e32b70910;  1 drivers
v0000027e32b59360_0 .net *"_ivl_21", 0 0, L_0000027e32ad3800;  1 drivers
L_0000027e32b70a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027e32b59a40_0 .net/2u *"_ivl_22", 0 0, L_0000027e32b70a78;  1 drivers
L_0000027e32b70ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027e32b59b80_0 .net/2u *"_ivl_24", 0 0, L_0000027e32b70ac0;  1 drivers
L_0000027e32b70b08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b59c20_0 .net/2u *"_ivl_28", 5 0, L_0000027e32b70b08;  1 drivers
v0000027e32b5a8a0_0 .net *"_ivl_30", 0 0, L_0000027e32b6f640;  1 drivers
v0000027e32b59540_0 .net *"_ivl_33", 0 0, L_0000027e32b6f6e0;  1 drivers
v0000027e32b5a580_0 .net *"_ivl_35", 0 0, L_0000027e32ad3250;  1 drivers
L_0000027e32b70b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027e32b5a940_0 .net/2u *"_ivl_36", 0 0, L_0000027e32b70b50;  1 drivers
L_0000027e32b70b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027e32b58f00_0 .net/2u *"_ivl_38", 0 0, L_0000027e32b70b98;  1 drivers
v0000027e32b59ae0_0 .net *"_ivl_4", 0 0, L_0000027e32b6f5a0;  1 drivers
v0000027e32b58fa0_0 .net *"_ivl_43", 5 0, L_0000027e32bcad60;  1 drivers
L_0000027e32b70be0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b5a440_0 .net/2u *"_ivl_44", 5 0, L_0000027e32b70be0;  1 drivers
L_0000027e32b70c28 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000027e32b58e60_0 .net/2u *"_ivl_54", 5 0, L_0000027e32b70c28;  1 drivers
v0000027e32b5a620_0 .net *"_ivl_56", 0 0, L_0000027e32bcbe40;  1 drivers
L_0000027e32b70c70 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000027e32b5a260_0 .net/2u *"_ivl_58", 5 0, L_0000027e32b70c70;  1 drivers
L_0000027e32b70958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027e32b59900_0 .net/2u *"_ivl_6", 0 0, L_0000027e32b70958;  1 drivers
v0000027e32b5a300_0 .net *"_ivl_60", 0 0, L_0000027e32bcbf80;  1 drivers
v0000027e32b59040_0 .net *"_ivl_63", 0 0, L_0000027e32ad4910;  1 drivers
L_0000027e32b70cb8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000027e32b599a0_0 .net/2u *"_ivl_64", 5 0, L_0000027e32b70cb8;  1 drivers
v0000027e32b5abc0_0 .net *"_ivl_66", 0 0, L_0000027e32bcbc60;  1 drivers
v0000027e32b5a1c0_0 .net *"_ivl_69", 0 0, L_0000027e32ad39c0;  1 drivers
L_0000027e32b70d00 .functor BUFT 1, C4<111000>, C4<0>, C4<0>, C4<0>;
v0000027e32b59cc0_0 .net/2u *"_ivl_70", 5 0, L_0000027e32b70d00;  1 drivers
v0000027e32b5a6c0_0 .net *"_ivl_72", 0 0, L_0000027e32bcacc0;  1 drivers
v0000027e32b59400_0 .net *"_ivl_75", 0 0, L_0000027e32ad4750;  1 drivers
L_0000027e32b70d48 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0000027e32b5a9e0_0 .net/2u *"_ivl_76", 5 0, L_0000027e32b70d48;  1 drivers
v0000027e32b594a0_0 .net *"_ivl_78", 0 0, L_0000027e32bcbda0;  1 drivers
L_0000027e32b709a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027e32b597c0_0 .net/2u *"_ivl_8", 0 0, L_0000027e32b709a0;  1 drivers
v0000027e32b592c0_0 .net *"_ivl_81", 0 0, L_0000027e32ad4280;  1 drivers
L_0000027e32b70d90 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0000027e32b595e0_0 .net/2u *"_ivl_82", 5 0, L_0000027e32b70d90;  1 drivers
v0000027e32b59860_0 .net *"_ivl_84", 0 0, L_0000027e32bcb580;  1 drivers
v0000027e32b59d60_0 .net *"_ivl_87", 0 0, L_0000027e32ad41a0;  1 drivers
v0000027e32b59e00_0 .net *"_ivl_98", 0 0, L_0000027e32ad49f0;  1 drivers
v0000027e32b59ea0_0 .net "addr", 25 0, L_0000027e32bcb440;  alias, 1 drivers
v0000027e32b59f40_0 .var "alu_imm", 0 0;
v0000027e32b590e0_0 .var "alu_op", 3 0;
v0000027e32b59fe0_0 .var "atomic", 0 0;
v0000027e32b5a080_0 .var "breq", 0 0;
v0000027e32b5a120_0 .var "brne", 0 0;
v0000027e32b5a4e0_0 .var "byte_en", 3 0;
v0000027e32b5a760_0 .var "check_link", 0 0;
v0000027e32b5aa80_0 .net "clk", 0 0, v0000027e32b6f000_0;  alias, 1 drivers
v0000027e32b5ab20_0 .net "equal", 0 0, v0000027e32b4dfe0_0;  alias, 1 drivers
v0000027e32b59180_0 .var "exception", 0 0;
v0000027e32b5c4f0_0 .net "funct", 5 0, L_0000027e32bcb4e0;  1 drivers
v0000027e32b5ba50_0 .var "halt", 0 0;
v0000027e32b5b2d0_0 .net "i_type", 0 0, L_0000027e32bcb1c0;  1 drivers
v0000027e32b5c590_0 .net "imm", 15 0, L_0000027e32bcb620;  alias, 1 drivers
v0000027e32b5b550_0 .var "instr", 31 0;
v0000027e32b5c950_0 .net "j_type", 0 0, L_0000027e32b6f500;  1 drivers
v0000027e32b5beb0_0 .var "jal", 0 0;
v0000027e32b5c8b0_0 .var "jmp", 0 0;
v0000027e32b5cbd0_0 .var "jreg", 0 0;
L_0000027e32b70e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027e32b5baf0_0 .net "load_instr", 0 0, L_0000027e32b70e68;  1 drivers
v0000027e32b5b5f0_0 .var "load_link_", 0 0;
v0000027e32b5b190_0 .net "mem_data", 31 0, L_0000027e32b6ece0;  alias, 1 drivers
v0000027e32b5b370_0 .var "mem_rw_", 0 0;
v0000027e32b5b9b0_0 .net "not_equal", 0 0, v0000027e32b4e800_0;  alias, 1 drivers
v0000027e32b5cd10_0 .net "opcode", 5 0, L_0000027e32b6ee20;  1 drivers
v0000027e32b5c3b0_0 .net "r1_addr", 4 0, L_0000027e32ad4050;  alias, 1 drivers
v0000027e32b5c9f0_0 .net "r2_addr", 4 0, L_0000027e32bcb6c0;  alias, 1 drivers
v0000027e32b5b050_0 .net "r_type", 0 0, L_0000027e32b6f140;  1 drivers
v0000027e32b5c090_0 .net "rd", 4 0, L_0000027e32bcc160;  1 drivers
v0000027e32b5cb30_0 .net "rs", 4 0, L_0000027e32bcc0c0;  1 drivers
v0000027e32b5c630_0 .net "rst_", 0 0, v0000027e32b6f8c0_0;  alias, 1 drivers
v0000027e32b5c310_0 .net "rt", 4 0, L_0000027e32bcae00;  1 drivers
v0000027e32b5b730_0 .net "rt_is_src", 0 0, L_0000027e32ad38e0;  1 drivers
v0000027e32b5ae70_0 .var "rw_", 0 0;
v0000027e32b5bb90_0 .var "sel_mem", 0 0;
v0000027e32b5af10_0 .net "shamt", 4 0, L_0000027e32bcc020;  alias, 1 drivers
v0000027e32b5c270_0 .var "signed_ext", 0 0;
v0000027e32b5c6d0_0 .var "stall", 0 0;
v0000027e32b5b690_0 .var "swap", 0 0;
v0000027e32b5b0f0_0 .net "waddr", 4 0, L_0000027e32bcc200;  alias, 1 drivers
E_0000027e32ad8d80 .event anyedge, v0000027e32b5cd10_0, v0000027e32b5c4f0_0, v0000027e32b4dfe0_0, v0000027e32b4e800_0;
E_0000027e32ad8380 .event anyedge, v0000027e32b5b550_0;
E_0000027e32ad8400/0 .event negedge, v0000027e32b5c630_0;
E_0000027e32ad8400/1 .event posedge, v0000027e32b4eb20_0;
E_0000027e32ad8400 .event/or E_0000027e32ad8400/0, E_0000027e32ad8400/1;
L_0000027e32b6ee20 .part v0000027e32b5b550_0, 26, 6;
L_0000027e32b6f5a0 .cmp/eq 6, L_0000027e32b6ee20, L_0000027e32b70910;
L_0000027e32b6f140 .functor MUXZ 1, L_0000027e32b709a0, L_0000027e32b70958, L_0000027e32b6f5a0, C4<>;
L_0000027e32b6f1e0 .cmp/eq 6, L_0000027e32b6ee20, L_0000027e32b709e8;
L_0000027e32b6f3c0 .cmp/eq 6, L_0000027e32b6ee20, L_0000027e32b70a30;
L_0000027e32b6f500 .functor MUXZ 1, L_0000027e32b70ac0, L_0000027e32b70a78, L_0000027e32ad3800, C4<>;
L_0000027e32b6f640 .cmp/ne 6, L_0000027e32b6ee20, L_0000027e32b70b08;
L_0000027e32b6f6e0 .reduce/nor L_0000027e32b6f500;
L_0000027e32bcb1c0 .functor MUXZ 1, L_0000027e32b70b98, L_0000027e32b70b50, L_0000027e32ad3250, C4<>;
L_0000027e32bcad60 .part v0000027e32b5b550_0, 0, 6;
L_0000027e32bcb4e0 .functor MUXZ 6, L_0000027e32b70be0, L_0000027e32bcad60, L_0000027e32b6f140, C4<>;
L_0000027e32bcc0c0 .part v0000027e32b5b550_0, 21, 5;
L_0000027e32bcae00 .part v0000027e32b5b550_0, 16, 5;
L_0000027e32bcc160 .part v0000027e32b5b550_0, 11, 5;
L_0000027e32bcbe40 .cmp/eq 6, L_0000027e32b6ee20, L_0000027e32b70c28;
L_0000027e32bcbf80 .cmp/eq 6, L_0000027e32b6ee20, L_0000027e32b70c70;
L_0000027e32bcbc60 .cmp/eq 6, L_0000027e32b6ee20, L_0000027e32b70cb8;
L_0000027e32bcacc0 .cmp/eq 6, L_0000027e32b6ee20, L_0000027e32b70d00;
L_0000027e32bcbda0 .cmp/eq 6, L_0000027e32b6ee20, L_0000027e32b70d48;
L_0000027e32bcb580 .cmp/eq 6, L_0000027e32b6ee20, L_0000027e32b70d90;
L_0000027e32bcc020 .part v0000027e32b5b550_0, 6, 5;
L_0000027e32bcb440 .part v0000027e32b5b550_0, 0, 26;
L_0000027e32bcb620 .part v0000027e32b5b550_0, 0, 16;
L_0000027e32bcb6c0 .functor MUXZ 5, L_0000027e32b70dd8, L_0000027e32bcae00, L_0000027e32ad49f0, C4<>;
L_0000027e32bcba80 .functor MUXZ 5, L_0000027e32bcae00, L_0000027e32bcc160, L_0000027e32b6f140, C4<>;
L_0000027e32bcc200 .functor MUXZ 5, L_0000027e32bcba80, L_0000027e32b70e20, v0000027e32b5beb0_0, C4<>;
S_0000027e32b5ce30 .scope module, "pc" "pc" 9 116, 15 3 0, S_0000027e311b89c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pc_addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 26 "addr";
    .port_info 3 /INPUT 1 "rst_";
    .port_info 4 /INPUT 1 "jmp";
    .port_info 5 /INPUT 1 "load_instr";
    .port_info 6 /INPUT 32 "sign_ext_imm";
    .port_info 7 /INPUT 1 "equal";
    .port_info 8 /INPUT 1 "breq";
    .port_info 9 /INPUT 1 "not_equal";
    .port_info 10 /INPUT 1 "brne";
    .port_info 11 /INPUT 1 "jreg";
    .port_info 12 /INPUT 32 "r1_data";
P_0000027e32ad8880 .param/l "BITS" 0 15 5, +C4<00000000000000000000000000100000>;
L_0000027e32ad43d0 .functor AND 1, v0000027e32b5a080_0, v0000027e32b4dfe0_0, C4<1>, C4<1>;
L_0000027e32ad3480 .functor AND 1, v0000027e32b5a120_0, v0000027e32b4e800_0, C4<1>, C4<1>;
L_0000027e32ad4440 .functor OR 1, v0000027e32b5cbd0_0, v0000027e32b5c8b0_0, C4<0>, C4<0>;
L_0000027e32ad4590 .functor AND 1, v0000027e32b5a080_0, v0000027e32b4dfe0_0, C4<1>, C4<1>;
L_0000027e32ad4830 .functor OR 1, L_0000027e32ad4440, L_0000027e32ad4590, C4<0>, C4<0>;
L_0000027e32ad4600 .functor AND 1, v0000027e32b5a120_0, v0000027e32b4e800_0, C4<1>, C4<1>;
L_0000027e32ad34f0 .functor OR 1, L_0000027e32ad4830, L_0000027e32ad4600, C4<0>, C4<0>;
L_0000027e32ad4670 .functor NOT 1, L_0000027e32ad34f0, C4<0>, C4<0>, C4<0>;
L_0000027e32ad42f0 .functor OR 32, L_0000027e32b6fe60, L_0000027e32b6ea60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e32ad3f70 .functor OR 32, L_0000027e32ad42f0, L_0000027e32b6eba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e32ad2fb0 .functor OR 32, L_0000027e32ad3f70, L_0000027e32b6ef60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e32ad3560 .functor OR 32, L_0000027e32ad2fb0, L_0000027e32b6ff00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e32b70490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027e32b5bc30_0 .net/2u *"_ivl_0", 31 0, L_0000027e32b70490;  1 drivers
L_0000027e32b70520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b5c770_0 .net/2u *"_ivl_12", 31 0, L_0000027e32b70520;  1 drivers
L_0000027e32b70568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b5ca90_0 .net/2u *"_ivl_16", 31 0, L_0000027e32b70568;  1 drivers
v0000027e32b5bff0_0 .net *"_ivl_21", 0 0, L_0000027e32ad43d0;  1 drivers
L_0000027e32b705b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b5bcd0_0 .net/2u *"_ivl_22", 31 0, L_0000027e32b705b0;  1 drivers
v0000027e32b5cc70_0 .net *"_ivl_27", 0 0, L_0000027e32ad3480;  1 drivers
L_0000027e32b705f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b5afb0_0 .net/2u *"_ivl_28", 31 0, L_0000027e32b705f8;  1 drivers
v0000027e32b5b230_0 .net *"_ivl_32", 0 0, L_0000027e32ad4440;  1 drivers
v0000027e32b5bf50_0 .net *"_ivl_35", 0 0, L_0000027e32ad4590;  1 drivers
v0000027e32b5c810_0 .net *"_ivl_36", 0 0, L_0000027e32ad4830;  1 drivers
v0000027e32b5b7d0_0 .net *"_ivl_39", 0 0, L_0000027e32ad4600;  1 drivers
v0000027e32b5bd70_0 .net *"_ivl_40", 0 0, L_0000027e32ad34f0;  1 drivers
v0000027e32b5b410_0 .net *"_ivl_42", 0 0, L_0000027e32ad4670;  1 drivers
L_0000027e32b70640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027e32b5c450_0 .net/2u *"_ivl_44", 31 0, L_0000027e32b70640;  1 drivers
v0000027e32b5b4b0_0 .net *"_ivl_48", 31 0, L_0000027e32ad42f0;  1 drivers
v0000027e32b5b870_0 .net *"_ivl_50", 31 0, L_0000027e32ad3f70;  1 drivers
v0000027e32b5c130_0 .net *"_ivl_52", 31 0, L_0000027e32ad2fb0;  1 drivers
v0000027e32b5b910_0 .net *"_ivl_7", 3 0, L_0000027e32b6fbe0;  1 drivers
L_0000027e32b704d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027e32b5be10_0 .net/2u *"_ivl_8", 1 0, L_0000027e32b704d8;  1 drivers
v0000027e32b5c1d0_0 .net "addr", 25 0, L_0000027e32bcb440;  alias, 1 drivers
v0000027e32b5d520_0 .net "branch_dst", 31 0, L_0000027e32b6faa0;  1 drivers
v0000027e32b5eba0_0 .net "breq", 0 0, v0000027e32b5a080_0;  alias, 1 drivers
v0000027e32b5ee20_0 .net "breq_sel", 31 0, L_0000027e32b6eba0;  1 drivers
v0000027e32b5ea60_0 .net "brne", 0 0, v0000027e32b5a120_0;  alias, 1 drivers
v0000027e32b5d7a0_0 .net "brne_sel", 31 0, L_0000027e32b6ef60;  1 drivers
v0000027e32b5d5c0_0 .net "clk", 0 0, v0000027e32b6f000_0;  alias, 1 drivers
v0000027e32b5eec0_0 .net "equal", 0 0, v0000027e32b4dfe0_0;  alias, 1 drivers
v0000027e32b5e420_0 .net "jmp", 0 0, v0000027e32b5c8b0_0;  alias, 1 drivers
v0000027e32b5dfc0_0 .net "jmp_sel", 31 0, L_0000027e32b6ea60;  1 drivers
v0000027e32b5d840_0 .net "jreg", 0 0, v0000027e32b5cbd0_0;  alias, 1 drivers
v0000027e32b5e7e0_0 .net "jreg_sel", 31 0, L_0000027e32b6fe60;  1 drivers
v0000027e32b5da20_0 .net "jump_dst", 31 0, L_0000027e32b6fa00;  1 drivers
L_0000027e32b70688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027e32b5d020_0 .net "load_instr", 0 0, L_0000027e32b70688;  1 drivers
v0000027e32b5d8e0_0 .net "next_addr", 31 0, L_0000027e32ad3560;  1 drivers
v0000027e32b5d980_0 .net "none_sel", 31 0, L_0000027e32b6ff00;  1 drivers
v0000027e32b5e060_0 .net "not_equal", 0 0, v0000027e32b4e800_0;  alias, 1 drivers
v0000027e32b5dc00_0 .net "p1_addr", 31 0, L_0000027e32b6fb40;  1 drivers
v0000027e32b5de80_0 .var "pc_addr", 31 0;
v0000027e32b5eb00_0 .net "r1_data", 31 0, L_0000027e32ad3100;  alias, 1 drivers
v0000027e32b5dac0_0 .net "rst_", 0 0, v0000027e32b6f8c0_0;  alias, 1 drivers
v0000027e32b5dca0_0 .net "sign_ext_imm", 31 0, L_0000027e32bcb9e0;  alias, 1 drivers
L_0000027e32b6fb40 .arith/sum 32, v0000027e32b5de80_0, L_0000027e32b70490;
L_0000027e32b6faa0 .arith/sum 32, v0000027e32b5de80_0, L_0000027e32bcb9e0;
L_0000027e32b6fbe0 .part v0000027e32b5de80_0, 28, 4;
L_0000027e32b6fa00 .concat [ 26 2 4 0], L_0000027e32bcb440, L_0000027e32b704d8, L_0000027e32b6fbe0;
L_0000027e32b6fe60 .functor MUXZ 32, L_0000027e32b70520, L_0000027e32ad3100, v0000027e32b5cbd0_0, C4<>;
L_0000027e32b6ea60 .functor MUXZ 32, L_0000027e32b70568, L_0000027e32b6fa00, v0000027e32b5c8b0_0, C4<>;
L_0000027e32b6eba0 .functor MUXZ 32, L_0000027e32b705b0, L_0000027e32b6faa0, L_0000027e32ad43d0, C4<>;
L_0000027e32b6ef60 .functor MUXZ 32, L_0000027e32b705f8, L_0000027e32b6faa0, L_0000027e32ad3480, C4<>;
L_0000027e32b6ff00 .functor MUXZ 32, L_0000027e32b70640, L_0000027e32b6fb40, L_0000027e32ad4670, C4<>;
S_0000027e311935c0 .scope module, "pipe_ex_mem" "pipe_ex_mem" 9 323, 16 1 0, S_0000027e311b89c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 32 "alu_out";
    .port_info 3 /INPUT 1 "atomic_s3";
    .port_info 4 /INPUT 1 "sel_mem_s3";
    .port_info 5 /INPUT 1 "check_link_s3";
    .port_info 6 /INPUT 1 "mem_rw_s3";
    .port_info 7 /INPUT 1 "rw_s3";
    .port_info 8 /INPUT 5 "waddr_s3";
    .port_info 9 /INPUT 1 "load_link_s3";
    .port_info 10 /INPUT 32 "r2_data_s3";
    .port_info 11 /INPUT 4 "byte_en_s3";
    .port_info 12 /INPUT 1 "halt_s3";
    .port_info 13 /OUTPUT 32 "alu_out_s4";
    .port_info 14 /OUTPUT 1 "atomic_s4";
    .port_info 15 /OUTPUT 1 "sel_mem_s4";
    .port_info 16 /OUTPUT 1 "check_link_s4";
    .port_info 17 /OUTPUT 1 "mem_rw_s4";
    .port_info 18 /OUTPUT 1 "rw_s4";
    .port_info 19 /OUTPUT 5 "waddr_s4";
    .port_info 20 /OUTPUT 1 "load_link_s4";
    .port_info 21 /OUTPUT 32 "r2_data_s4";
    .port_info 22 /OUTPUT 4 "byte_en_s4";
    .port_info 23 /OUTPUT 1 "halt_s4";
P_0000027e32aebeb0 .param/l "ADDR_LEFT" 0 16 4, +C4<000000000000000000000000000000100>;
P_0000027e32aebee8 .param/l "BITS" 0 16 2, +C4<00000000000000000000000000100000>;
P_0000027e32aebf20 .param/l "ONE" 1 16 33, C4<1>;
P_0000027e32aebf58 .param/l "REG_WORDS" 0 16 3, +C4<00000000000000000000000000100000>;
P_0000027e32aebf90 .param/l "ZERO" 1 16 34, C4<0>;
v0000027e32b5dd40_0 .net "alu_out", 31 0, v0000027e32ab3820_0;  alias, 1 drivers
v0000027e32b5e560_0 .var "alu_out_s4", 31 0;
v0000027e32b5d340_0 .net "atomic_s3", 0 0, v0000027e32b67a40_0;  alias, 1 drivers
v0000027e32b5db60_0 .var "atomic_s4", 0 0;
v0000027e32b5e880_0 .net "byte_en_s3", 3 0, v0000027e32b670e0_0;  alias, 1 drivers
v0000027e32b5d0c0_0 .var "byte_en_s4", 3 0;
v0000027e32b5dde0_0 .net "check_link_s3", 0 0, v0000027e32b68ee0_0;  alias, 1 drivers
v0000027e32b5d3e0_0 .var "check_link_s4", 0 0;
v0000027e32b5e4c0_0 .net "clk", 0 0, v0000027e32b6f000_0;  alias, 1 drivers
v0000027e32b5e600_0 .net "halt_s3", 0 0, v0000027e32b68260_0;  alias, 1 drivers
v0000027e32b5ec40_0 .var "halt_s4", 0 0;
v0000027e32b5ece0_0 .net "load_link_s3", 0 0, v0000027e32b67220_0;  alias, 1 drivers
v0000027e32b5d160_0 .var "load_link_s4", 0 0;
v0000027e32b5e100_0 .net "mem_rw_s3", 0 0, v0000027e32b68c60_0;  alias, 1 drivers
v0000027e32b5d480_0 .var "mem_rw_s4", 0 0;
v0000027e32b5d200_0 .net "r2_data_s3", 31 0, v0000027e32b686c0_0;  alias, 1 drivers
v0000027e32b5d2a0_0 .var "r2_data_s4", 31 0;
v0000027e32b5e6a0_0 .net "rst_", 0 0, v0000027e32b6f8c0_0;  alias, 1 drivers
v0000027e32b5df20_0 .net "rw_s3", 0 0, v0000027e32b68440_0;  alias, 1 drivers
v0000027e32b5e1a0_0 .var "rw_s4", 0 0;
v0000027e32b5d660_0 .net "sel_mem_s3", 0 0, v0000027e32b67860_0;  alias, 1 drivers
v0000027e32b5e240_0 .var "sel_mem_s4", 0 0;
v0000027e32b5d700_0 .net "waddr_s3", 4 0, v0000027e32b67b80_0;  alias, 1 drivers
v0000027e32b5ed80_0 .var "waddr_s4", 4 0;
S_0000027e3115f3d0 .scope module, "pipe_id_ex" "pipe_id_ex" 9 282, 17 1 0, S_0000027e311b89c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 1 "atomic";
    .port_info 3 /INPUT 1 "sel_mem";
    .port_info 4 /INPUT 1 "check_link";
    .port_info 5 /INPUT 1 "mem_rw_";
    .port_info 6 /INPUT 1 "rw_";
    .port_info 7 /INPUT 5 "waddr_";
    .port_info 8 /INPUT 1 "load_link_";
    .port_info 9 /INPUT 32 "r2_data";
    .port_info 10 /INPUT 32 "r1_data";
    .port_info 11 /INPUT 1 "alu_imm";
    .port_info 12 /INPUT 32 "sign_ext_imm";
    .port_info 13 /INPUT 5 "shamt";
    .port_info 14 /INPUT 4 "alu_op";
    .port_info 15 /INPUT 4 "byte_en";
    .port_info 16 /INPUT 1 "halt_s2";
    .port_info 17 /OUTPUT 1 "atomic_s3";
    .port_info 18 /OUTPUT 1 "sel_mem_s3";
    .port_info 19 /OUTPUT 1 "check_link_s3";
    .port_info 20 /OUTPUT 1 "mem_rw_s3";
    .port_info 21 /OUTPUT 1 "rw_s3";
    .port_info 22 /OUTPUT 5 "waddr_s3";
    .port_info 23 /OUTPUT 1 "load_link_s3";
    .port_info 24 /OUTPUT 32 "r2_data_s3";
    .port_info 25 /OUTPUT 32 "r1_data_s3";
    .port_info 26 /OUTPUT 1 "alu_imm_s3";
    .port_info 27 /OUTPUT 32 "sign_ext_imm_s3";
    .port_info 28 /OUTPUT 5 "shamt_s3";
    .port_info 29 /OUTPUT 4 "alu_op_s3";
    .port_info 30 /OUTPUT 4 "byte_en_s3";
    .port_info 31 /OUTPUT 1 "halt_s3";
P_0000027e3113d7f0 .param/l "ADDR_LEFT" 0 17 5, +C4<000000000000000000000000000000100>;
P_0000027e3113d828 .param/l "BITS" 0 17 3, +C4<00000000000000000000000000100000>;
P_0000027e3113d860 .param/l "IMM_LEFT" 0 17 11, +C4<00000000000000000000000000010000>;
P_0000027e3113d898 .param/l "JMP_LEFT" 0 17 10, +C4<00000000000000000000000000011001>;
P_0000027e3113d8d0 .param/l "ONE" 1 17 48, C4<1>;
P_0000027e3113d908 .param/l "OP_BITS" 0 17 8, +C4<00000000000000000000000000000100>;
P_0000027e3113d940 .param/l "REG_WORDS" 0 17 4, +C4<00000000000000000000000000100000>;
P_0000027e3113d978 .param/l "SHIFT_BITS" 0 17 9, +C4<00000000000000000000000000000101>;
P_0000027e3113d9b0 .param/l "ZERO" 1 17 49, C4<0>;
v0000027e32b5e2e0_0 .net "alu_imm", 0 0, v0000027e32b59f40_0;  alias, 1 drivers
v0000027e32b5e380_0 .var "alu_imm_s3", 0 0;
v0000027e32b5e9c0_0 .net "alu_op", 3 0, v0000027e32b590e0_0;  alias, 1 drivers
v0000027e32b5e740_0 .var "alu_op_s3", 3 0;
v0000027e32b5e920_0 .net "atomic", 0 0, v0000027e32b59fe0_0;  alias, 1 drivers
v0000027e32b67a40_0 .var "atomic_s3", 0 0;
v0000027e32b67720_0 .net "byte_en", 3 0, v0000027e32b5a4e0_0;  alias, 1 drivers
v0000027e32b670e0_0 .var "byte_en_s3", 3 0;
v0000027e32b68580_0 .net "check_link", 0 0, v0000027e32b5a760_0;  alias, 1 drivers
v0000027e32b68ee0_0 .var "check_link_s3", 0 0;
v0000027e32b68a80_0 .net "clk", 0 0, v0000027e32b6f000_0;  alias, 1 drivers
v0000027e32b68620_0 .net "halt_s2", 0 0, v0000027e32b5ba50_0;  alias, 1 drivers
v0000027e32b68260_0 .var "halt_s3", 0 0;
v0000027e32b68bc0_0 .net "load_link_", 0 0, v0000027e32b5b5f0_0;  alias, 1 drivers
v0000027e32b67220_0 .var "load_link_s3", 0 0;
v0000027e32b68300_0 .net "mem_rw_", 0 0, v0000027e32b5b370_0;  alias, 1 drivers
v0000027e32b68c60_0 .var "mem_rw_s3", 0 0;
v0000027e32b679a0_0 .net "r1_data", 31 0, L_0000027e32ad3100;  alias, 1 drivers
v0000027e32b684e0_0 .var "r1_data_s3", 31 0;
v0000027e32b67900_0 .net "r2_data", 31 0, L_0000027e32ad3b10;  alias, 1 drivers
v0000027e32b686c0_0 .var "r2_data_s3", 31 0;
v0000027e32b67040_0 .net "rst_", 0 0, v0000027e32b6f8c0_0;  alias, 1 drivers
v0000027e32b689e0_0 .net "rw_", 0 0, v0000027e32b5ae70_0;  alias, 1 drivers
v0000027e32b68440_0 .var "rw_s3", 0 0;
v0000027e32b68760_0 .net "sel_mem", 0 0, v0000027e32b5bb90_0;  alias, 1 drivers
v0000027e32b67860_0 .var "sel_mem_s3", 0 0;
v0000027e32b672c0_0 .net "shamt", 4 0, L_0000027e32bcc020;  alias, 1 drivers
v0000027e32b68b20_0 .var "shamt_s3", 4 0;
v0000027e32b67e00_0 .net "sign_ext_imm", 31 0, L_0000027e32bcb9e0;  alias, 1 drivers
v0000027e32b677c0_0 .var "sign_ext_imm_s3", 31 0;
v0000027e32b67ae0_0 .net "waddr_", 4 0, L_0000027e32bcc200;  alias, 1 drivers
v0000027e32b67b80_0 .var "waddr_s3", 4 0;
S_0000027e32b699b0 .scope module, "pipe_mem_wb" "pipe_mem_wb" 9 356, 18 1 0, S_0000027e311b89c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 32 "alu_out_s4";
    .port_info 3 /INPUT 1 "atomic_s4";
    .port_info 4 /INPUT 1 "link_rw_";
    .port_info 5 /INPUT 32 "d_mem_rdata";
    .port_info 6 /INPUT 1 "sel_mem_s4";
    .port_info 7 /INPUT 1 "rw_s4";
    .port_info 8 /INPUT 5 "waddr_s4";
    .port_info 9 /INPUT 4 "byte_en_s4";
    .port_info 10 /INPUT 1 "halt_s4";
    .port_info 11 /OUTPUT 32 "alu_out_s5";
    .port_info 12 /OUTPUT 1 "atomic_s5";
    .port_info 13 /OUTPUT 1 "sel_mem_s5";
    .port_info 14 /OUTPUT 32 "d_mem_rdata_s5";
    .port_info 15 /OUTPUT 1 "link_rw_s5";
    .port_info 16 /OUTPUT 1 "rw_s5";
    .port_info 17 /OUTPUT 5 "waddr_s5";
    .port_info 18 /OUTPUT 4 "byte_en_s5";
    .port_info 19 /OUTPUT 1 "halt_s5";
P_0000027e32aec8d0 .param/l "ADDR_LEFT" 0 18 4, +C4<000000000000000000000000000000100>;
P_0000027e32aec908 .param/l "BITS" 0 18 2, +C4<00000000000000000000000000100000>;
P_0000027e32aec940 .param/l "ONE" 1 18 29, C4<1>;
P_0000027e32aec978 .param/l "REG_WORDS" 0 18 3, +C4<00000000000000000000000000100000>;
P_0000027e32aec9b0 .param/l "ZERO" 1 18 30, C4<0>;
v0000027e32b68800_0 .net "alu_out_s4", 31 0, v0000027e32b5e560_0;  alias, 1 drivers
v0000027e32b67c20_0 .var "alu_out_s5", 31 0;
v0000027e32b67cc0_0 .net "atomic_s4", 0 0, v0000027e32b5db60_0;  alias, 1 drivers
v0000027e32b688a0_0 .var "atomic_s5", 0 0;
v0000027e32b68da0_0 .net "byte_en_s4", 3 0, v0000027e32b5d0c0_0;  alias, 1 drivers
v0000027e32b67f40_0 .var "byte_en_s5", 3 0;
v0000027e32b68e40_0 .net "clk", 0 0, v0000027e32b6f000_0;  alias, 1 drivers
v0000027e32b67d60_0 .net "d_mem_rdata", 31 0, L_0000027e32bc84c0;  alias, 1 drivers
v0000027e32b681c0_0 .var "d_mem_rdata_s5", 31 0;
v0000027e32b68d00_0 .net "halt_s4", 0 0, v0000027e32b5ec40_0;  alias, 1 drivers
v0000027e32b67ea0_0 .var "halt_s5", 0 0;
v0000027e32b68940_0 .net "link_rw_", 0 0, L_0000027e32b6f780;  alias, 1 drivers
v0000027e32b67fe0_0 .var "link_rw_s5", 0 0;
v0000027e32b68080_0 .net "rst_", 0 0, v0000027e32b6f8c0_0;  alias, 1 drivers
v0000027e32b67180_0 .net "rw_s4", 0 0, v0000027e32b5e1a0_0;  alias, 1 drivers
v0000027e32b68120_0 .var "rw_s5", 0 0;
v0000027e32b67680_0 .net "sel_mem_s4", 0 0, v0000027e32b5e240_0;  alias, 1 drivers
v0000027e32b67360_0 .var "sel_mem_s5", 0 0;
v0000027e32b683a0_0 .net "waddr_s4", 4 0, v0000027e32b5ed80_0;  alias, 1 drivers
v0000027e32b67400_0 .var "waddr_s5", 4 0;
S_0000027e32b69cd0 .scope module, "regfile" "regfile" 9 209, 19 5 0, S_0000027e311b89c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "r1_data";
    .port_info 1 /OUTPUT 32 "r2_data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "waddr";
    .port_info 5 /INPUT 5 "r2_addr";
    .port_info 6 /INPUT 5 "r1_addr";
    .port_info 7 /INPUT 1 "rst_";
    .port_info 8 /INPUT 1 "rw_";
    .port_info 9 /INPUT 4 "byte_en";
P_0000027e311b68a0 .param/l "ADDR_LEFT" 0 19 9, +C4<000000000000000000000000000000100>;
P_0000027e311b68d8 .param/l "BASE_ADDR" 0 19 12, C4<00000000000000000010000000000000>;
P_0000027e311b6910 .param/l "BITS" 0 19 8, +C4<00000000000000000000000000100000>;
P_0000027e311b6948 .param/l "WORDS" 0 19 7, +C4<00000000000000000000000000100000>;
L_0000027e32ad3100 .functor BUFZ 32, L_0000027e32bcb940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027e32ad3b10 .functor BUFZ 32, L_0000027e32bcb080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027e32b67540_0 .net *"_ivl_0", 31 0, L_0000027e32bcb940;  1 drivers
v0000027e32b675e0_0 .net *"_ivl_10", 6 0, L_0000027e32bcb8a0;  1 drivers
L_0000027e32b70f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027e32b6b320_0 .net *"_ivl_13", 1 0, L_0000027e32b70f40;  1 drivers
v0000027e32b6a600_0 .net *"_ivl_2", 6 0, L_0000027e32bcbd00;  1 drivers
L_0000027e32b70ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027e32b6a880_0 .net *"_ivl_5", 1 0, L_0000027e32b70ef8;  1 drivers
v0000027e32b6a100_0 .net *"_ivl_8", 31 0, L_0000027e32bcb080;  1 drivers
v0000027e32b6b5a0_0 .net "byte_en", 3 0, v0000027e32b5a4e0_0;  alias, 1 drivers
v0000027e32b6ab00_0 .net "clk", 0 0, v0000027e32b6f000_0;  alias, 1 drivers
v0000027e32b6bf00 .array "mem", 31 0, 31 0;
v0000027e32b6b640_0 .net "r1_addr", 4 0, L_0000027e32ad4050;  alias, 1 drivers
v0000027e32b6bbe0_0 .net "r1_data", 31 0, L_0000027e32ad3100;  alias, 1 drivers
v0000027e32b6a240_0 .net "r2_addr", 4 0, L_0000027e32bcb6c0;  alias, 1 drivers
v0000027e32b6aa60_0 .net "r2_data", 31 0, L_0000027e32ad3b10;  alias, 1 drivers
v0000027e32b6a920_0 .net "rst_", 0 0, v0000027e32b6f8c0_0;  alias, 1 drivers
v0000027e32b6a9c0_0 .net "rw_", 0 0, v0000027e32b5ae70_0;  alias, 1 drivers
v0000027e32b6bb40_0 .net "waddr", 4 0, L_0000027e32bcc200;  alias, 1 drivers
v0000027e32b6b6e0_0 .net "wdata", 31 0, L_0000027e32bcb260;  alias, 1 drivers
L_0000027e32bcb940 .array/port v0000027e32b6bf00, L_0000027e32bcbd00;
L_0000027e32bcbd00 .concat [ 5 2 0 0], L_0000027e32ad4050, L_0000027e32b70ef8;
L_0000027e32bcb080 .array/port v0000027e32b6bf00, L_0000027e32bcb8a0;
L_0000027e32bcb8a0 .concat [ 5 2 0 0], L_0000027e32bcb6c0, L_0000027e32b70f40;
S_0000027e32b691e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 19 33, 19 33 0, S_0000027e32b69cd0;
 .timescale 0 0;
v0000027e32b674a0_0 .var/2s "i", 31 0;
    .scope S_0000027e32b5ce30;
T_0 ;
    %wait E_0000027e32ad8400;
    %load/vec4 v0000027e32b5dac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e32b5de80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027e32b5d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000027e32b5d8e0_0;
    %assign/vec4 v0000027e32b5de80_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027e311aa6e0;
T_1 ;
    %wait E_0000027e32ad8ac0;
    %load/vec4 v0000027e32b4f5c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000027e32b4de00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000027e32b4f200_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0000027e32b4f7a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000027e32b4f8e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e32b4f3e0, 0, 4;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0000027e32b4f7a0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000027e32b4f8e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e32b4f3e0, 0, 4;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0000027e32b4f7a0_0;
    %load/vec4 v0000027e32b4f8e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e32b4f3e0, 0, 4;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027e3119c870;
T_2 ;
    %wait E_0000027e32ad8400;
    %load/vec4 v0000027e32b5c630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0000027e32b5b550_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027e32b5c6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0000027e32b5b550_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000027e32b5baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000027e32b5b190_0;
    %assign/vec4 v0000027e32b5b550_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027e3119c870;
T_3 ;
    %wait E_0000027e32ad8380;
    %vpi_call/w 13 101 "$display", "instruction reg is %h", v0000027e32b5b550_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027e3119c870;
T_4 ;
    %wait E_0000027e32ad8d80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5b370_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5bb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000027e32b5a4e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5b690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5b5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b59fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5a080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5a120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5cbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b59180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ba50_0, 0, 1;
    %load/vec4 v0000027e32b5cd10_0;
    %load/vec4 v0000027e32b5c4f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 576, 0, 12;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 12;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 320, 0, 12;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 12;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 2304, 0, 12;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 2368, 0, 12;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 3072, 0, 12;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 3584, 0, 12;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 960, 0, 12;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 2560, 0, 12;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2624, 0, 12;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 704, 0, 12;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 4032, 0, 12;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59180_0, 0, 1;
    %jmp T_4.34;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %jmp T_4.34;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %jmp T_4.34;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %jmp T_4.34;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5a080_0, 0, 1;
    %load/vec4 v0000027e32b5ab20_0;
    %store/vec4 v0000027e32b5c6d0_0, 0, 1;
    %jmp T_4.34;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5a120_0, 0, 1;
    %load/vec4 v0000027e32b5b9b0_0;
    %store/vec4 v0000027e32b5c6d0_0, 0, 1;
    %jmp T_4.34;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5bb90_0, 0, 1;
    %jmp T_4.34;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5b370_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %jmp T_4.34;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %jmp T_4.34;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c6d0_0, 0, 1;
    %jmp T_4.34;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5beb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5cbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c6d0_0, 0, 1;
    %jmp T_4.34;
T_4.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5bb90_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b5a4e0_0, 0, 4;
    %jmp T_4.34;
T_4.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5bb90_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027e32b5a4e0_0, 0, 4;
    %jmp T_4.34;
T_4.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5bb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5b5f0_0, 0, 1;
    %jmp T_4.34;
T_4.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5b370_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5a760_0, 0, 1;
    %jmp T_4.34;
T_4.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5b690_0, 0, 1;
    %jmp T_4.34;
T_4.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5b370_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b5a4e0_0, 0, 4;
    %jmp T_4.34;
T_4.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5b370_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027e32b5a4e0_0, 0, 4;
    %jmp T_4.34;
T_4.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %jmp T_4.34;
T_4.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b59f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5c270_0, 0, 1;
    %jmp T_4.34;
T_4.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b5ae70_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027e32b590e0_0, 0, 4;
    %jmp T_4.34;
T_4.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b5ba50_0, 0, 1;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027e32b69cd0;
T_5 ;
    %wait E_0000027e32ad8400;
    %load/vec4 v0000027e32b6a920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0000027e32b691e0;
    %jmp t_0;
    .scope S_0000027e32b691e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32b674a0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000027e32b674a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027e32b674a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e32b6bf00, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027e32b674a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000027e32b674a0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0000027e32b69cd0;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027e32b6a9c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0000027e32b6bb40_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0000027e32b6b5a0_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %load/vec4 v0000027e32b6b6e0_0;
    %load/vec4 v0000027e32b6bb40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e32b6bf00, 0, 4;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0000027e32b6b6e0_0;
    %load/vec4 v0000027e32b6bb40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e32b6bf00, 0, 4;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0000027e32b6b6e0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000027e32b6bb40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e32b6bf00, 0, 4;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0000027e32b6b6e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000027e32b6bb40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e32b6bf00, 0, 4;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
T_5.6 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027e311b0fe0;
T_6 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027e32b4e6c0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000027e32b4e8a0_0, 0, 33;
    %end;
    .thread T_6, $init;
    .scope S_0000027e311b0fe0;
T_7 ;
    %wait E_0000027e32ad8b80;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %load/vec4 v0000027e32aaa140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %jmp T_7.13;
T_7.0 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %jmp T_7.13;
T_7.1 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %add;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %jmp T_7.13;
T_7.2 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %and;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %jmp T_7.13;
T_7.3 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %or;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %jmp T_7.13;
T_7.4 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %or;
    %inv;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %jmp T_7.13;
T_7.5 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %cmp/e;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0000027e32b4ea80_0;
    %inv;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027e32b4e8a0_0, 4, 32;
    %load/vec4 v0000027e32b4e4e0_0;
    %pad/u 33;
    %load/vec4 v0000027e32b4e8a0_0;
    %parti/s 32, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v0000027e32b4e6c0_0, 0, 33;
    %load/vec4 v0000027e32b4e6c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
T_7.15 ;
    %jmp T_7.13;
T_7.6 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000027e32b4ea80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %jmp T_7.21;
T_7.16 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %cmp/u;
    %jmp/0xz  T_7.22, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %cmp/e;
    %jmp/0xz  T_7.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
T_7.25 ;
T_7.23 ;
    %jmp T_7.21;
T_7.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %jmp T_7.21;
T_7.18 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %jmp T_7.21;
T_7.19 ;
    %load/vec4 v0000027e32b4ea80_0;
    %load/vec4 v0000027e32b4e4e0_0;
    %cmp/u;
    %jmp/0xz  T_7.26, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %cmp/e;
    %jmp/0xz  T_7.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %jmp T_7.29;
T_7.28 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
T_7.29 ;
T_7.27 ;
    %jmp T_7.21;
T_7.21 ;
    %pop/vec4 1;
    %jmp T_7.13;
T_7.7 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %cmp/u;
    %jmp/0xz  T_7.30, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %jmp T_7.31;
T_7.30 ;
    %load/vec4 v0000027e32b4e4e0_0;
    %load/vec4 v0000027e32b4ea80_0;
    %cmp/e;
    %jmp/0xz  T_7.32, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4dfe0_0, 0, 1;
    %jmp T_7.33;
T_7.32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e32b4e800_0, 0, 1;
T_7.33 ;
T_7.31 ;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0000027e32b4ea80_0;
    %ix/getv 4, v0000027e32b4e3a0_0;
    %shiftl 4;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0000027e32b4ea80_0;
    %ix/getv 4, v0000027e32b4e3a0_0;
    %shiftr 4;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0000027e32b4ea80_0;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0000027e32b4ea80_0;
    %store/vec4 v0000027e32b4ebc0_0, 0, 32;
    %load/vec4 v0000027e32b4ea80_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000027e32b4e580_0, 0, 1;
    %load/vec4 v0000027e32b4ebc0_0;
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    %fork t_3, S_0000027e311b1170;
    %jmp t_2;
    .scope S_0000027e311b1170;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32aa9ba0_0, 0, 32;
T_7.34 ;
    %load/vec4 v0000027e32aa9ba0_0;
    %load/vec4 v0000027e32b4e3a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.35, 5;
    %load/vec4 v0000027e32b4e580_0;
    %load/vec4 v0000027e32ab3820_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027e32ab3820_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027e32aa9ba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000027e32aa9ba0_0, 0, 32;
    %jmp T_7.34;
T_7.35 ;
    %end;
    .scope S_0000027e311b0fe0;
t_2 %join;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027e311aa550;
T_8 ;
    %wait E_0000027e32ad8ac0;
    %load/vec4 v0000027e32b4eda0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000027e32b4e080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000027e32b4e9e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0000027e32b4f660_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000027e32b4ec60_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e32b4fac0, 0, 4;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0000027e32b4f660_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000027e32b4ec60_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e32b4fac0, 0, 4;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0000027e32b4f660_0;
    %load/vec4 v0000027e32b4ec60_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e32b4fac0, 0, 4;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.2 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027e3115f3d0;
T_9 ;
    %wait E_0000027e32ad8ac0;
    %load/vec4 v0000027e32b67040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e32b68440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e32b68c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027e32b5e740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b5e380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b67860_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000027e32b670e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e32b67220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b68ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b67a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b68260_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027e32b5e920_0;
    %assign/vec4 v0000027e32b67a40_0, 0;
    %load/vec4 v0000027e32b68760_0;
    %assign/vec4 v0000027e32b67860_0, 0;
    %load/vec4 v0000027e32b68580_0;
    %assign/vec4 v0000027e32b68ee0_0, 0;
    %load/vec4 v0000027e32b68300_0;
    %assign/vec4 v0000027e32b68c60_0, 0;
    %load/vec4 v0000027e32b689e0_0;
    %assign/vec4 v0000027e32b68440_0, 0;
    %load/vec4 v0000027e32b67ae0_0;
    %assign/vec4 v0000027e32b67b80_0, 0;
    %load/vec4 v0000027e32b68bc0_0;
    %assign/vec4 v0000027e32b67220_0, 0;
    %load/vec4 v0000027e32b67900_0;
    %assign/vec4 v0000027e32b686c0_0, 0;
    %load/vec4 v0000027e32b679a0_0;
    %assign/vec4 v0000027e32b684e0_0, 0;
    %load/vec4 v0000027e32b5e2e0_0;
    %assign/vec4 v0000027e32b5e380_0, 0;
    %load/vec4 v0000027e32b67e00_0;
    %assign/vec4 v0000027e32b677c0_0, 0;
    %load/vec4 v0000027e32b672c0_0;
    %assign/vec4 v0000027e32b68b20_0, 0;
    %load/vec4 v0000027e32b5e9c0_0;
    %assign/vec4 v0000027e32b5e740_0, 0;
    %load/vec4 v0000027e32b67720_0;
    %assign/vec4 v0000027e32b670e0_0, 0;
    %load/vec4 v0000027e32b68620_0;
    %assign/vec4 v0000027e32b68260_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027e311935c0;
T_10 ;
    %wait E_0000027e32ad8ac0;
    %load/vec4 v0000027e32b5e6a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e32b5e1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e32b5d480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b5e240_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000027e32b5d0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e32b5d160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b5d3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b5db60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b5ec40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027e32b5dd40_0;
    %assign/vec4 v0000027e32b5e560_0, 0;
    %load/vec4 v0000027e32b5d340_0;
    %assign/vec4 v0000027e32b5db60_0, 0;
    %load/vec4 v0000027e32b5d660_0;
    %assign/vec4 v0000027e32b5e240_0, 0;
    %load/vec4 v0000027e32b5dde0_0;
    %assign/vec4 v0000027e32b5d3e0_0, 0;
    %load/vec4 v0000027e32b5e100_0;
    %assign/vec4 v0000027e32b5d480_0, 0;
    %load/vec4 v0000027e32b5df20_0;
    %assign/vec4 v0000027e32b5e1a0_0, 0;
    %load/vec4 v0000027e32b5d700_0;
    %assign/vec4 v0000027e32b5ed80_0, 0;
    %load/vec4 v0000027e32b5ece0_0;
    %assign/vec4 v0000027e32b5d160_0, 0;
    %load/vec4 v0000027e32b5d200_0;
    %assign/vec4 v0000027e32b5d2a0_0, 0;
    %load/vec4 v0000027e32b5e880_0;
    %assign/vec4 v0000027e32b5d0c0_0, 0;
    %load/vec4 v0000027e32b5e600_0;
    %assign/vec4 v0000027e32b5ec40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027e32b699b0;
T_11 ;
    %wait E_0000027e32ad8ac0;
    %load/vec4 v0000027e32b68080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b67360_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000027e32b67f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b688a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b67ea0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000027e32b68800_0;
    %assign/vec4 v0000027e32b67c20_0, 0;
    %load/vec4 v0000027e32b67cc0_0;
    %assign/vec4 v0000027e32b688a0_0, 0;
    %load/vec4 v0000027e32b67680_0;
    %assign/vec4 v0000027e32b67360_0, 0;
    %load/vec4 v0000027e32b67d60_0;
    %assign/vec4 v0000027e32b681c0_0, 0;
    %load/vec4 v0000027e32b68940_0;
    %assign/vec4 v0000027e32b67fe0_0, 0;
    %load/vec4 v0000027e32b67180_0;
    %assign/vec4 v0000027e32b68120_0, 0;
    %load/vec4 v0000027e32b683a0_0;
    %assign/vec4 v0000027e32b67400_0, 0;
    %load/vec4 v0000027e32b68da0_0;
    %assign/vec4 v0000027e32b67f40_0, 0;
    %load/vec4 v0000027e32b68d00_0;
    %assign/vec4 v0000027e32b67ea0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000027e311b89c0;
T_12 ;
    %wait E_0000027e32ad8400;
    %load/vec4 v0000027e32b6d480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e32b6cbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b6d3e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000027e32b6cee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000027e32b6b3c0_0;
    %assign/vec4 v0000027e32b6cbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e32b6d3e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000027e32b6cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b6d3e0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000027e32b6d3e0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_12.10, 11;
    %load/vec4 v0000027e32b6e920_0;
    %nor/r;
    %and;
T_12.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.9, 10;
    %load/vec4 v0000027e32b6a740_0;
    %and;
T_12.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.8, 9;
    %load/vec4 v0000027e32b6cc60_0;
    %nor/r;
    %and;
T_12.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b6d3e0_0, 0;
T_12.6 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027e311c4b00;
T_13 ;
    %vpi_call/w 8 13 "$readmemh", "i_mem_vals.txt", v0000027e32b4f3e0 {0 0 0};
    %vpi_call/w 8 14 "$readmemh", "d_mem_vals.txt", v0000027e32b4fac0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000027e311c4b00;
T_14 ;
    %vpi_call/w 8 19 "$dumpfile", "cpu_waves.vcd" {0 0 0};
    %vpi_call/w 8 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027e311c4b00 {0 0 0};
    %delay 5, 0;
    %end;
    .thread T_14;
    .scope S_0000027e311c4b00;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b6f000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b6f8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027e32b6fdc0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e32b6f8c0_0, 0;
T_15.0 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e32b6f000_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e32b6f000_0, 0;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0000027e311c4b00;
T_16 ;
    %wait E_0000027e32ad8000;
    %load/vec4 v0000027e32b6f8c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.3, 10;
    %load/vec4 v0000027e32b6fc80_0;
    %and;
T_16.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0000027e32b6f820_0;
    %nor/r;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call/w 8 37 "$display", "Illegal Instruction @ cycle %d", v0000027e32b6fdc0_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000027e311c4b00;
T_17 ;
    %wait E_0000027e32ad8ac0;
    %load/vec4 v0000027e32b6f820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %delay 5, 0;
    %vpi_call/w 8 42 "$finish" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000027e311c4b00;
T_18 ;
    %wait E_0000027e32ad7600;
    %load/vec4 v0000027e32b6f8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000027e32b6fdc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027e32b6fdc0_0, 0;
T_18.0 ;
    %load/vec4 v0000027e32b6f820_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.4, 8;
    %load/vec4 v0000027e32b6fc80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.4;
    %jmp/0xz  T_18.2, 8;
    %delay 5, 0;
    %vpi_call/w 8 50 "$finish" {0 0 0};
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000027e311c4b00;
T_19 ;
    %fork t_5, S_0000027e311c4c90;
    %jmp t_4;
    .scope S_0000027e311c4c90;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e32abd790_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000027e32abd790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.1, 5;
    %vpi_call/w 8 56 "$display", "regfile %d is %h", v0000027e32abd790_0, &A<v0000027e32b6bf00, v0000027e32abd790_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027e32abd790_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000027e32abd790_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_0000027e311c4b00;
t_4 %join;
    %end;
    .thread T_19, $final;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "./common.vh";
    "./memory_params.vh";
    "./regfile_params.vh";
    "equality.sv";
    "forward.sv";
    "top_cpu4.sv";
    "cpu4.sv";
    "./cpu_params.vh";
    "alu.sv";
    "memory.sv";
    "instr_reg.sv";
    "./instr_reg_params.vh";
    "pc.sv";
    "pipe_ex_mem.sv";
    "pipe_id_ex.sv";
    "pipe_mem_wb.sv";
    "regfile.sv";
