Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed May 24 11:43:31 2023
| Host         : seankent running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: edge_detector__btnd__clean/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: edge_detector__btnd__clean/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[20]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[21]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[22]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[23]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[24]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[25]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[26]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[27]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[28]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[2]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[30]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[9]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[1]_rep/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[2]_rep/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.350        0.000                      0                 5867        0.033        0.000                      0                 5867        4.500        0.000                       0                  3121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.350        0.000                      0                 5867        0.033        0.000                      0                 5867        4.500        0.000                       0                  3121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 1.929ns (20.808%)  route 7.342ns (79.192%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.639     5.242    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=178, routed)         1.218     6.916    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.152     7.068 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.775     7.843    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.326     8.169 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23/O
                         net (fo=1, routed)           0.573     8.742    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23_n_3
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124     8.866 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_13/O
                         net (fo=10, routed)          0.619     9.485    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_13
    SLICE_X49Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.609 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_3__1/O
                         net (fo=538, routed)         1.852    11.461    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__28/q_reg[0]_i_7_1
    SLICE_X66Y88         LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__28/q[4]_i_12/O
                         net (fo=1, routed)           0.000    11.585    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__28/q[4]_i_12_n_3
    SLICE_X66Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    11.794 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__28/q_reg[4]_i_5/O
                         net (fo=1, routed)           0.961    12.755    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__7/q_reg[4]_5
    SLICE_X62Y92         LUT6 (Prop_lut6_I5_O)        0.297    13.052 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__7/q[4]_i_1__2/O
                         net (fo=5, routed)           0.820    13.872    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_7[2]
    SLICE_X62Y96         LUT3 (Prop_lut3_I1_O)        0.117    13.989 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_rep_i_1/O
                         net (fo=1, routed)           0.524    14.512    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[4]_rep_1
    SLICE_X62Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.511    14.934    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[4]_rep/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)       -0.223    14.862    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 2.060ns (21.894%)  route 7.349ns (78.106%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.639     5.242    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=178, routed)         1.218     6.916    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.152     7.068 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.775     7.843    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.326     8.169 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23/O
                         net (fo=1, routed)           0.573     8.742    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23_n_3
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124     8.866 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_13/O
                         net (fo=10, routed)          0.619     9.485    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_13
    SLICE_X49Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.609 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_3__1/O
                         net (fo=538, routed)         1.516    11.125    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q_reg[38]_i_4_2
    SLICE_X62Y97         LUT6 (Prop_lut6_I2_O)        0.124    11.249 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q[1]_i_12/O
                         net (fo=1, routed)           0.000    11.249    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q[1]_i_12_n_3
    SLICE_X62Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    11.458 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q_reg[1]_i_6/O
                         net (fo=1, routed)           0.724    12.182    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[1]_1
    SLICE_X56Y95         LUT6 (Prop_lut6_I3_O)        0.297    12.479 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q[1]_i_2__0/O
                         net (fo=9, routed)           0.824    13.303    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/D[1]
    SLICE_X43Y95         LUT6 (Prop_lut6_I2_O)        0.124    13.427 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q[6]_i_2__0/O
                         net (fo=1, routed)           0.579    14.007    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_6
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.131 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_1__2/O
                         net (fo=1, routed)           0.520    14.651    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[6]
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.518    14.941    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                         clock pessimism              0.301    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.067    15.139    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -14.651    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 1.926ns (20.613%)  route 7.417ns (79.387%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.639     5.242    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=178, routed)         1.218     6.916    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.152     7.068 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.775     7.843    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.326     8.169 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23/O
                         net (fo=1, routed)           0.573     8.742    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23_n_3
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124     8.866 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_13/O
                         net (fo=10, routed)          0.604     9.470    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_13
    SLICE_X45Y97         LUT5 (Prop_lut5_I2_O)        0.124     9.594 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_7__0/O
                         net (fo=248, routed)         2.152    11.746    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__12/q_reg[52]_0
    SLICE_X75Y113        MUXF7 (Prop_muxf7_S_O)       0.296    12.042 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__12/q_reg[45]_i_3/O
                         net (fo=1, routed)           0.621    12.663    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[45]_0
    SLICE_X73Y111        LUT6 (Prop_lut6_I1_O)        0.298    12.961 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q[45]_i_1__1/O
                         net (fo=3, routed)           1.474    14.435    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_7[43]
    SLICE_X55Y107        LUT3 (Prop_lut3_I1_O)        0.150    14.585 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[45]_i_1__0/O
                         net (fo=1, routed)           0.000    14.585    jay__0/central_processing_unit__0/d_flip_flop__b/b__n[45]
    SLICE_X55Y107        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.487    14.909    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X55Y107        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[45]/C
                         clock pessimism              0.180    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y107        FDRE (Setup_fdre_C_D)        0.075    15.129    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[45]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -14.585    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.060ns (22.114%)  route 7.255ns (77.886%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.639     5.242    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=178, routed)         1.218     6.916    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.152     7.068 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.775     7.843    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.326     8.169 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23/O
                         net (fo=1, routed)           0.573     8.742    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23_n_3
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124     8.866 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_13/O
                         net (fo=10, routed)          0.619     9.485    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_13
    SLICE_X49Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.609 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_3__1/O
                         net (fo=538, routed)         1.516    11.125    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q_reg[38]_i_4_2
    SLICE_X62Y97         LUT6 (Prop_lut6_I2_O)        0.124    11.249 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q[1]_i_12/O
                         net (fo=1, routed)           0.000    11.249    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q[1]_i_12_n_3
    SLICE_X62Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    11.458 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q_reg[1]_i_6/O
                         net (fo=1, routed)           0.724    12.182    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[1]_1
    SLICE_X56Y95         LUT6 (Prop_lut6_I3_O)        0.297    12.479 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q[1]_i_2__0/O
                         net (fo=9, routed)           1.002    13.481    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_6
    SLICE_X45Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.605 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4/O
                         net (fo=3, routed)           0.449    14.054    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4_n_3
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124    14.178 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    14.557    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__0_i_1_n_3
    SLICE_X42Y95         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.515    14.938    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X42Y95         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)       -0.045    15.116    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.557    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 4.061ns (43.516%)  route 5.271ns (56.484%))
  Logic Levels:           23  (CARRY4=15 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.639     5.242    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/Q
                         net (fo=106, routed)         1.112     6.810    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_n_3
    SLICE_X41Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.934 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_20/O
                         net (fo=1, routed)           0.493     7.426    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_20_n_3
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_12/O
                         net (fo=1, routed)           0.309     7.859    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_12_n_3
    SLICE_X46Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_6__1/O
                         net (fo=15, routed)          0.500     8.484    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_6__1_n_3
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.608 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.869     9.476    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.152     9.628 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_14/O
                         net (fo=60, routed)          0.922    10.551    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_14_n_3
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.332    10.883 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_2__3/O
                         net (fo=1, routed)           0.279    11.162    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_2__3_n_3
    SLICE_X52Y93         LUT4 (Prop_lut4_I0_O)        0.124    11.286 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_1__2/O
                         net (fo=6, routed)           0.787    12.072    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_1[5]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124    12.196 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_4/O
                         net (fo=1, routed)           0.000    12.196    jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_4_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.729 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.729    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.846    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.963    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.080    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.198    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.315 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.315    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.432 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.432    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.549 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.549    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.666 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.666    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.783 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.783    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.900 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.017 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.017    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.134 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.251 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.251    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.574    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[61]
    SLICE_X46Y109        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.495    14.917    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y109        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/C
                         clock pessimism              0.180    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X46Y109        FDRE (Setup_fdre_C_D)        0.109    15.171    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -14.574    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 2.060ns (22.199%)  route 7.220ns (77.801%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.639     5.242    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=178, routed)         1.218     6.916    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.152     7.068 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.775     7.843    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.326     8.169 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23/O
                         net (fo=1, routed)           0.573     8.742    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23_n_3
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124     8.866 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_13/O
                         net (fo=10, routed)          0.619     9.485    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_13
    SLICE_X49Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.609 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_3__1/O
                         net (fo=538, routed)         1.516    11.125    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q_reg[38]_i_4_2
    SLICE_X62Y97         LUT6 (Prop_lut6_I2_O)        0.124    11.249 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q[1]_i_12/O
                         net (fo=1, routed)           0.000    11.249    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q[1]_i_12_n_3
    SLICE_X62Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    11.458 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q_reg[1]_i_6/O
                         net (fo=1, routed)           0.724    12.182    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[1]_1
    SLICE_X56Y95         LUT6 (Prop_lut6_I3_O)        0.297    12.479 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q[1]_i_2__0/O
                         net (fo=9, routed)           1.002    13.481    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_6
    SLICE_X45Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.605 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4/O
                         net (fo=3, routed)           0.453    14.058    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4_n_3
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124    14.182 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep_i_1/O
                         net (fo=1, routed)           0.339    14.521    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep_i_1_n_3
    SLICE_X41Y95         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.518    14.941    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X41Y95         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.058    15.123    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -14.521    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.324ns  (logic 4.053ns (43.468%)  route 5.271ns (56.532%))
  Logic Levels:           23  (CARRY4=15 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.639     5.242    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/Q
                         net (fo=106, routed)         1.112     6.810    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_n_3
    SLICE_X41Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.934 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_20/O
                         net (fo=1, routed)           0.493     7.426    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_20_n_3
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_12/O
                         net (fo=1, routed)           0.309     7.859    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_12_n_3
    SLICE_X46Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_6__1/O
                         net (fo=15, routed)          0.500     8.484    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_6__1_n_3
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.608 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.869     9.476    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.152     9.628 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_14/O
                         net (fo=60, routed)          0.922    10.551    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_14_n_3
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.332    10.883 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_2__3/O
                         net (fo=1, routed)           0.279    11.162    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_2__3_n_3
    SLICE_X52Y93         LUT4 (Prop_lut4_I0_O)        0.124    11.286 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_1__2/O
                         net (fo=6, routed)           0.787    12.072    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_1[5]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124    12.196 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_4/O
                         net (fo=1, routed)           0.000    12.196    jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_4_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.729 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.729    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.846    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.963    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.080    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.198    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.315 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.315    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.432 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.432    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.549 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.549    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.666 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.666    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.783 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.783    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.900 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.900    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.017 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.017    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.134 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.251 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.251    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.566 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.566    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[63]
    SLICE_X46Y109        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.495    14.917    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y109        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/C
                         clock pessimism              0.180    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X46Y109        FDRE (Setup_fdre_C_D)        0.109    15.171    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 3.670ns (39.643%)  route 5.588ns (60.357%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.639     5.242    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/Q
                         net (fo=106, routed)         1.112     6.810    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_n_3
    SLICE_X41Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.934 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_20/O
                         net (fo=1, routed)           0.493     7.426    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_20_n_3
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_12/O
                         net (fo=1, routed)           0.309     7.859    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_12_n_3
    SLICE_X46Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_6__1/O
                         net (fo=15, routed)          0.500     8.484    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_6__1_n_3
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.608 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.869     9.476    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.152     9.628 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_14/O
                         net (fo=60, routed)          1.002    10.630    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_14_n_3
    SLICE_X59Y93         LUT5 (Prop_lut5_I4_O)        0.332    10.962 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_2__3/O
                         net (fo=1, routed)           0.403    11.366    jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_2__3_n_3
    SLICE_X59Y93         LUT4 (Prop_lut4_I0_O)        0.124    11.490 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_1__1/O
                         net (fo=6, routed)           0.899    12.389    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_1[14]
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.513 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_3/O
                         net (fo=1, routed)           0.000    12.513    jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_3_n_3
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.911 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.911    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1_n_3
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.025 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.025    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1_n_3
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.139 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.139    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1_n_3
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.253 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.253    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1_n_3
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.367 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.367    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.481    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1_n_3
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1_n_3
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.709    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1_n_3
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1_n_3
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.937    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1_n_3
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.051    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1_n_3
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.165    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1_n_3
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.499 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.499    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]_0[1]
    SLICE_X47Y109        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.495    14.917    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]/C
                         clock pessimism              0.180    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)        0.062    15.124    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 1.964ns (21.226%)  route 7.289ns (78.774%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.639     5.242    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=178, routed)         1.218     6.916    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.152     7.068 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.775     7.843    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.326     8.169 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23/O
                         net (fo=1, routed)           0.573     8.742    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_23_n_3
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124     8.866 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_13/O
                         net (fo=10, routed)          0.619     9.485    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_13
    SLICE_X49Y98         LUT5 (Prop_lut5_I2_O)        0.124     9.609 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_3__1/O
                         net (fo=538, routed)         1.938    11.547    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q[63]_i_2__3_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.671 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q[43]_i_6/O
                         net (fo=1, routed)           0.000    11.671    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q[43]_i_6_n_3
    SLICE_X74Y110        MUXF7 (Prop_muxf7_I0_O)      0.209    11.880 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[43]_i_2/O
                         net (fo=1, routed)           0.797    12.678    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[43]_i_2_n_3
    SLICE_X73Y112        LUT6 (Prop_lut6_I0_O)        0.297    12.975 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q[43]_i_1__1/O
                         net (fo=3, routed)           1.368    14.342    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_7[41]
    SLICE_X61Y108        LUT3 (Prop_lut3_I1_O)        0.152    14.494 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[43]_i_1__0/O
                         net (fo=1, routed)           0.000    14.494    jay__0/central_processing_unit__0/d_flip_flop__b/b__n[43]
    SLICE_X61Y108        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.492    14.914    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X61Y108        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[43]/C
                         clock pessimism              0.180    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X61Y108        FDRE (Setup_fdre_C_D)        0.075    15.134    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[43]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.494    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 3.649ns (39.506%)  route 5.588ns (60.494%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.639     5.242    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/Q
                         net (fo=106, routed)         1.112     6.810    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_n_3
    SLICE_X41Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.934 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_20/O
                         net (fo=1, routed)           0.493     7.426    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_20_n_3
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_12/O
                         net (fo=1, routed)           0.309     7.859    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_12_n_3
    SLICE_X46Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_6__1/O
                         net (fo=15, routed)          0.500     8.484    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_6__1_n_3
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.608 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.869     9.476    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.152     9.628 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_14/O
                         net (fo=60, routed)          1.002    10.630    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_14_n_3
    SLICE_X59Y93         LUT5 (Prop_lut5_I4_O)        0.332    10.962 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_2__3/O
                         net (fo=1, routed)           0.403    11.366    jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_2__3_n_3
    SLICE_X59Y93         LUT4 (Prop_lut4_I0_O)        0.124    11.490 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_1__1/O
                         net (fo=6, routed)           0.899    12.389    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_1[14]
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.513 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_3/O
                         net (fo=1, routed)           0.000    12.513    jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_3_n_3
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.911 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.911    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1_n_3
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.025 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.025    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1_n_3
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.139 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.139    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1_n_3
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.253 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.253    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1_n_3
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.367 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.367    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1_n_3
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.481    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1_n_3
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1_n_3
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.709    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1_n_3
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1_n_3
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.937    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1_n_3
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.051    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1_n_3
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.165    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1_n_3
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.478    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]_0[3]
    SLICE_X47Y109        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        1.495    14.917    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]/C
                         clock pessimism              0.180    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)        0.062    15.124    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.467%)  route 0.232ns (55.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.565     1.484    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[20]/Q
                         net (fo=5, routed)           0.232     1.858    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_6[20]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.045     1.903 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.903    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[20]
    SLICE_X56Y101        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.830     1.995    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[20]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.120     1.869    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.909%)  route 0.258ns (58.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.557     1.476    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X51Y111        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[57]/Q
                         net (fo=4, routed)           0.258     1.875    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_6[57]
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.045     1.920 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[57]_i_1/O
                         net (fo=1, routed)           0.000     1.920    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[57]
    SLICE_X53Y111        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.826     1.991    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X53Y111        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[57]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X53Y111        FDRE (Hold_fdre_C_D)         0.092     1.832    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__we__x/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.252ns (54.364%)  route 0.212ns (45.636%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.565     1.484    jay__0/memory_management_unit__0/d_flip_flop__we__x/clk_100mhz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__we__x/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  jay__0/memory_management_unit__0/d_flip_flop__we__x/q_reg[0]/Q
                         net (fo=80, routed)          0.212     1.837    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[0]_25
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[60]_i_3__2/O
                         net (fo=1, routed)           0.000     1.882    jay__0/memory_management_unit__0/d_flip_flop__state/q[60]_i_3__2_n_3
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.948 r  jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[60]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.948    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]_2[2]
    SLICE_X55Y92         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.833     1.998    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X55Y92         FDRE (Hold_fdre_C_D)         0.105     1.852    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__we__x/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.249ns (53.716%)  route 0.215ns (46.284%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.565     1.484    jay__0/memory_management_unit__0/d_flip_flop__we__x/clk_100mhz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__we__x/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  jay__0/memory_management_unit__0/d_flip_flop__we__x/q_reg[0]/Q
                         net (fo=80, routed)          0.215     1.840    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[0]_25
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.885 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[60]_i_2__5/O
                         net (fo=1, routed)           0.000     1.885    jay__0/memory_management_unit__0/d_flip_flop__state/q[60]_i_2__5_n_3
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.948 r  jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[60]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.948    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]_2[3]
    SLICE_X55Y92         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.833     1.998    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X55Y92         FDRE (Hold_fdre_C_D)         0.105     1.852    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.312%)  route 0.183ns (52.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.566     1.485    jay__0/memory_management_unit__0/d_flip_flop__addr__x/clk_100mhz_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[14]/Q
                         net (fo=9, routed)           0.183     1.832    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.879     2.044    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.544    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.727    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.196%)  route 0.253ns (54.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.560     1.479    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/clk_100mhz_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[21]/Q
                         net (fo=2, routed)           0.253     1.897    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[31]_0[13]
    SLICE_X51Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.942 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[21]_i_1__4/O
                         net (fo=1, routed)           0.000     1.942    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/D[21]
    SLICE_X51Y85         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.830     1.995    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[21]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.091     1.835    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.724%)  route 0.258ns (55.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.557     1.476    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X50Y110        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[51]/Q
                         net (fo=4, routed)           0.258     1.899    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_6[51]
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.045     1.944 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[51]_i_1/O
                         net (fo=1, routed)           0.000     1.944    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[51]
    SLICE_X53Y111        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.826     1.991    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X53Y111        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[51]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X53Y111        FDRE (Hold_fdre_C_D)         0.091     1.831    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.567     1.486    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[23]/Q
                         net (fo=2, routed)           0.149     1.800    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[23]
    SLICE_X46Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[23]_i_2/O
                         net (fo=1, routed)           0.000     1.845    jay__0/central_processing_unit__0/d_flip_flop__state/q[23]_i_2_n_3
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.954 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.007 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[24]
    SLICE_X46Y100        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.832     1.997    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.541%)  route 0.245ns (63.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.566     1.485    jay__0/memory_management_unit__0/d_flip_flop__addr__x/clk_100mhz_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[5]/Q
                         net (fo=9, routed)           0.245     1.871    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y17         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.879     2.044    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.565    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.748    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.943%)  route 0.278ns (57.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.560     1.479    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/clk_100mhz_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[27]/Q
                         net (fo=2, routed)           0.278     1.921    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[31]_0[19]
    SLICE_X51Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.966 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[27]_i_1__4/O
                         net (fo=1, routed)           0.000     1.966    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/D[27]
    SLICE_X51Y85         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3120, routed)        0.830     1.995    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[27]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.092     1.836    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y103  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__18/q_reg[50]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y109  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[52]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y82   jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y84   jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y82   jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y83   jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y83   jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y82   jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y82   jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y82   jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y112  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mepc__mepc/q_reg[56]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y112  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mepc__mepc/q_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y112  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mepc__mepc/q_reg[58]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y91   jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mepc__mepc/q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y112  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mepc__mepc/q_reg[60]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y112  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mepc__mepc/q_reg[61]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y112  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mepc__mepc/q_reg[62]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y81   jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__10/q_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y111  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__18/q_reg[46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y112  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__18/q_reg[48]/C



