UDMA_SCIF_0
===========

Register Listing for UDMA_SCIF_0
--------------------------------

+------------------------------------------------------------------+-------------------------------------------------+
| Register                                                         | Address                                         |
+==================================================================+=================================================+
| :ref:`UDMA_SCIF_0_REG_RX_SADDR <UDMA_SCIF_0_REG_RX_SADDR>`       | :ref:`0x5012f000 <UDMA_SCIF_0_REG_RX_SADDR>`    |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_RX_SIZE <UDMA_SCIF_0_REG_RX_SIZE>`         | :ref:`0x5012f004 <UDMA_SCIF_0_REG_RX_SIZE>`     |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_RX_CFG <UDMA_SCIF_0_REG_RX_CFG>`           | :ref:`0x5012f008 <UDMA_SCIF_0_REG_RX_CFG>`      |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_RX_INTCFG <UDMA_SCIF_0_REG_RX_INTCFG>`     | :ref:`0x5012f00c <UDMA_SCIF_0_REG_RX_INTCFG>`   |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_TX_SADDR <UDMA_SCIF_0_REG_TX_SADDR>`       | :ref:`0x5012f010 <UDMA_SCIF_0_REG_TX_SADDR>`    |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_TX_SIZE <UDMA_SCIF_0_REG_TX_SIZE>`         | :ref:`0x5012f014 <UDMA_SCIF_0_REG_TX_SIZE>`     |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_TX_CFG <UDMA_SCIF_0_REG_TX_CFG>`           | :ref:`0x5012f018 <UDMA_SCIF_0_REG_TX_CFG>`      |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_TX_INTCFG <UDMA_SCIF_0_REG_TX_INTCFG>`     | :ref:`0x5012f01c <UDMA_SCIF_0_REG_TX_INTCFG>`   |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_SPIS_SETUP <UDMA_SCIF_0_REG_SPIS_SETUP>`   | :ref:`0x5012f020 <UDMA_SCIF_0_REG_SPIS_SETUP>`  |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_SEOT_CNT <UDMA_SCIF_0_REG_SEOT_CNT>`       | :ref:`0x5012f024 <UDMA_SCIF_0_REG_SEOT_CNT>`    |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_SPIS_IRQ_EN <UDMA_SCIF_0_REG_SPIS_IRQ_EN>` | :ref:`0x5012f028 <UDMA_SCIF_0_REG_SPIS_IRQ_EN>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_SPIS_RXCNT <UDMA_SCIF_0_REG_SPIS_RXCNT>`   | :ref:`0x5012f02c <UDMA_SCIF_0_REG_SPIS_RXCNT>`  |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_SPIS_TXCNT <UDMA_SCIF_0_REG_SPIS_TXCNT>`   | :ref:`0x5012f030 <UDMA_SCIF_0_REG_SPIS_TXCNT>`  |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_SPIS_DMCNT <UDMA_SCIF_0_REG_SPIS_DMCNT>`   | :ref:`0x5012f034 <UDMA_SCIF_0_REG_SPIS_DMCNT>`  |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_SCIF_ETU <UDMA_SCIF_0_REG_SCIF_ETU>`       | :ref:`0x5012f038 <UDMA_SCIF_0_REG_SCIF_ETU>`    |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_AU_CFG <UDMA_SCIF_0_REG_AU_CFG>`           | :ref:`0x5012f03c <UDMA_SCIF_0_REG_AU_CFG>`      |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_AU_REG0 <UDMA_SCIF_0_REG_AU_REG0>`         | :ref:`0x5012f040 <UDMA_SCIF_0_REG_AU_REG0>`     |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_AU_REG1 <UDMA_SCIF_0_REG_AU_REG1>`         | :ref:`0x5012f044 <UDMA_SCIF_0_REG_AU_REG1>`     |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_BINCU_TH <UDMA_SCIF_0_REG_BINCU_TH>`       | :ref:`0x5012f048 <UDMA_SCIF_0_REG_BINCU_TH>`    |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_BINCU_CNT <UDMA_SCIF_0_REG_BINCU_CNT>`     | :ref:`0x5012f04c <UDMA_SCIF_0_REG_BINCU_CNT>`   |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_BINCU_SETUP <UDMA_SCIF_0_REG_BINCU_SETUP>` | :ref:`0x5012f050 <UDMA_SCIF_0_REG_BINCU_SETUP>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_BINCU_VAL <UDMA_SCIF_0_REG_BINCU_VAL>`     | :ref:`0x5012f054 <UDMA_SCIF_0_REG_BINCU_VAL>`   |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_FILT <UDMA_SCIF_0_REG_FILT>`               | :ref:`0x5012f058 <UDMA_SCIF_0_REG_FILT>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_FILT_CMD <UDMA_SCIF_0_REG_FILT_CMD>`       | :ref:`0x5012f05c <UDMA_SCIF_0_REG_FILT_CMD>`    |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`UDMA_SCIF_0_REG_STATUS <UDMA_SCIF_0_REG_STATUS>`           | :ref:`0x5012f060 <UDMA_SCIF_0_REG_STATUS>`      |
+------------------------------------------------------------------+-------------------------------------------------+

UDMA_SCIF_0_REG_RX_SADDR
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x0 = 0x5012f000`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_RX_SADDR

        {
            "reg": [
                {"name": "r_rx_startaddr",  "bits": 12},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------+----------------+
| Field  | Name           | Description    |
+========+================+================+
| [11:0] | R_RX_STARTADDR | r_rx_startaddr |
+--------+----------------+----------------+

UDMA_SCIF_0_REG_RX_SIZE
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x4 = 0x5012f004`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_RX_SIZE

        {
            "reg": [
                {"name": "r_rx_size",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+-------------+
| Field  | Name      | Description |
+========+===========+=============+
| [15:0] | R_RX_SIZE | r_rx_size   |
+--------+-----------+-------------+

UDMA_SCIF_0_REG_RX_CFG
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x8 = 0x5012f008`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_RX_CFG

        {
            "reg": [
                {"name": "r_rx_clr",  "bits": 1},
                {"name": "r_rx_en",  "bits": 1},
                {"name": "r_rx_continuous",  "bits": 1},
                {"bits": 29}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------------+-----------------+
| Field | Name            | Description     |
+=======+=================+=================+
| [0]   | R_RX_CLR        | r_rx_clr        |
+-------+-----------------+-----------------+
| [1]   | R_RX_EN         | r_rx_en         |
+-------+-----------------+-----------------+
| [2]   | R_RX_CONTINUOUS | r_rx_continuous |
+-------+-----------------+-----------------+

UDMA_SCIF_0_REG_RX_INTCFG
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xc = 0x5012f00c`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_RX_INTCFG

        {
            "reg": [
                {"name": "reg_rx_intcfg", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


UDMA_SCIF_0_REG_TX_SADDR
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x10 = 0x5012f010`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_TX_SADDR

        {
            "reg": [
                {"name": "r_tx_startaddr",  "bits": 12},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------+----------------+
| Field  | Name           | Description    |
+========+================+================+
| [11:0] | R_TX_STARTADDR | r_tx_startaddr |
+--------+----------------+----------------+

UDMA_SCIF_0_REG_TX_SIZE
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x14 = 0x5012f014`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_TX_SIZE

        {
            "reg": [
                {"name": "r_tx_size",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+-------------+
| Field  | Name      | Description |
+========+===========+=============+
| [15:0] | R_TX_SIZE | r_tx_size   |
+--------+-----------+-------------+

UDMA_SCIF_0_REG_TX_CFG
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x18 = 0x5012f018`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_TX_CFG

        {
            "reg": [
                {"name": "r_tx_clr",  "bits": 1},
                {"name": "r_tx_en",  "bits": 1},
                {"name": "r_tx_continuous",  "bits": 1},
                {"bits": 29}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------------+-----------------+
| Field | Name            | Description     |
+=======+=================+=================+
| [0]   | R_TX_CLR        | r_tx_clr        |
+-------+-----------------+-----------------+
| [1]   | R_TX_EN         | r_tx_en         |
+-------+-----------------+-----------------+
| [2]   | R_TX_CONTINUOUS | r_tx_continuous |
+-------+-----------------+-----------------+

UDMA_SCIF_0_REG_TX_INTCFG
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1c = 0x5012f01c`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_TX_INTCFG

        {
            "reg": [
                {"name": "reg_tx_intcfg", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


UDMA_SCIF_0_REG_SPIS_SETUP
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x20 = 0x5012f020`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_SPIS_SETUP

        {
            "reg": [
                {"name": "cfgcpol",  "bits": 1},
                {"name": "cfgcpha",  "bits": 1},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------+-------------+
| Field | Name    | Description |
+=======+=========+=============+
| [0]   | CFGCPOL | cfgcpol     |
+-------+---------+-------------+
| [1]   | CFGCPHA | cfgcpha     |
+-------+---------+-------------+

UDMA_SCIF_0_REG_SEOT_CNT
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x24 = 0x5012f024`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_SEOT_CNT

        {
            "reg": [
                {"name": "sr_seot_cnt",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------+-------------+
| Field  | Name        | Description |
+========+=============+=============+
| [15:0] | SR_SEOT_CNT | sr_seot_cnt |
+--------+-------------+-------------+

UDMA_SCIF_0_REG_SPIS_IRQ_EN
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x28 = 0x5012f028`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_SPIS_IRQ_EN

        {
            "reg": [
                {"name": "seot_irq_en",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+-------------+
| Field | Name        | Description |
+=======+=============+=============+
| [0]   | SEOT_IRQ_EN | seot_irq_en |
+-------+-------------+-------------+

UDMA_SCIF_0_REG_SPIS_RXCNT
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x2c = 0x5012f02c`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_SPIS_RXCNT

        {
            "reg": [
                {"name": "cfgrxcnt",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------+
| Field  | Name     | Description |
+========+==========+=============+
| [15:0] | CFGRXCNT | cfgrxcnt    |
+--------+----------+-------------+

UDMA_SCIF_0_REG_SPIS_TXCNT
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x30 = 0x5012f030`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_SPIS_TXCNT

        {
            "reg": [
                {"name": "cfgtxcnt",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------+
| Field  | Name     | Description |
+========+==========+=============+
| [15:0] | CFGTXCNT | cfgtxcnt    |
+--------+----------+-------------+

UDMA_SCIF_0_REG_SPIS_DMCNT
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x34 = 0x5012f034`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_SPIS_DMCNT

        {
            "reg": [
                {"name": "cfgdmcnt",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------+
| Field  | Name     | Description |
+========+==========+=============+
| [15:0] | CFGDMCNT | cfgdmcnt    |
+--------+----------+-------------+

UDMA_SCIF_0_REG_SCIF_ETU
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x38 = 0x5012f038`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_SCIF_ETU

        {
            "reg": [
                {"name": "r_scif_etu",  "bits": 16},
                {"name": "r_scif_err_irq_en",  "bits": 1},
                {"name": "r_scif_rx_irq_en",  "bits": 1},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+-------------------+-------------------+
| Field  | Name              | Description       |
+========+===================+===================+
| [15:0] | R_SCIF_ETU        | r_scif_etu        |
+--------+-------------------+-------------------+
| [16]   | R_SCIF_ERR_IRQ_EN | r_scif_err_irq_en |
+--------+-------------------+-------------------+
| [17]   | R_SCIF_RX_IRQ_EN  | r_scif_rx_irq_en  |
+--------+-------------------+-------------------+

UDMA_SCIF_0_REG_AU_CFG
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x3c = 0x5012f03c`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_AU_CFG

        {
            "reg": [
                {"name": "r_au_use_signed",  "bits": 1},
                {"name": "r_au_bypass",  "bits": 1},
                {"name": "r_au_mode",  "bits": 4},
                {"name": "r_au_shift",  "bits": 5},
                {"bits": 21}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+-----------------+-----------------+
| Field  | Name            | Description     |
+========+=================+=================+
| [0]    | R_AU_USE_SIGNED | r_au_use_signed |
+--------+-----------------+-----------------+
| [1]    | R_AU_BYPASS     | r_au_bypass     |
+--------+-----------------+-----------------+
| [5:2]  | R_AU_MODE       | r_au_mode       |
+--------+-----------------+-----------------+
| [10:6] | R_AU_SHIFT      | r_au_shift      |
+--------+-----------------+-----------------+

UDMA_SCIF_0_REG_AU_REG0
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x40 = 0x5012f040`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_AU_REG0

        {
            "reg": [
                {"name": "r_au_reg0",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+-------------+
| Field  | Name      | Description |
+========+===========+=============+
| [31:0] | R_AU_REG0 | r_au_reg0   |
+--------+-----------+-------------+

UDMA_SCIF_0_REG_AU_REG1
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x44 = 0x5012f044`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_AU_REG1

        {
            "reg": [
                {"name": "r_au_reg1",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+-------------+
| Field  | Name      | Description |
+========+===========+=============+
| [31:0] | R_AU_REG1 | r_au_reg1   |
+--------+-----------+-------------+

UDMA_SCIF_0_REG_BINCU_TH
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x48 = 0x5012f048`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_BINCU_TH

        {
            "reg": [
                {"name": "r_bincu_threshold",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------+-------------------+
| Field  | Name              | Description       |
+========+===================+===================+
| [31:0] | R_BINCU_THRESHOLD | r_bincu_threshold |
+--------+-------------------+-------------------+

UDMA_SCIF_0_REG_BINCU_CNT
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x4c = 0x5012f04c`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_BINCU_CNT

        {
            "reg": [
                {"name": "r_bincu_counter",  "bits": 15},
                {"name": "r_bincu_en_counter",  "bits": 1},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+--------------------+
| Field  | Name               | Description        |
+========+====================+====================+
| [14:0] | R_BINCU_COUNTER    | r_bincu_counter    |
+--------+--------------------+--------------------+
| [15]   | R_BINCU_EN_COUNTER | r_bincu_en_counter |
+--------+--------------------+--------------------+

UDMA_SCIF_0_REG_BINCU_SETUP
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x50 = 0x5012f050`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_BINCU_SETUP

        {
            "reg": [
                {"name": "r_bincu_datasize",  "bits": 2},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------------+------------------+
| Field | Name             | Description      |
+=======+==================+==================+
| [1:0] | R_BINCU_DATASIZE | r_bincu_datasize |
+-------+------------------+------------------+

UDMA_SCIF_0_REG_BINCU_VAL
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x54 = 0x5012f054`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_BINCU_VAL

        {
            "reg": [
                {"name": "reg_bincu_val", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


UDMA_SCIF_0_REG_FILT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x58 = 0x5012f058`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_FILT

        {
            "reg": [
                {"name": "r_filter_mode",  "bits": 4},
                {"bits": 28}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------------+---------------+
| Field | Name          | Description   |
+=======+===============+===============+
| [3:0] | R_FILTER_MODE | r_filter_mode |
+-------+---------------+---------------+

UDMA_SCIF_0_REG_FILT_CMD
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x5c = 0x5012f05c`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_FILT_CMD

        {
            "reg": [
                {"name": "reg_filt_cmd", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


UDMA_SCIF_0_REG_STATUS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x60 = 0x5012f060`


    .. wavedrom::
        :caption: UDMA_SCIF_0_REG_STATUS

        {
            "reg": [
                {"name": "r_filter_done",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------+---------------+
| Field  | Name          | Description   |
+========+===============+===============+
| [31:0] | R_FILTER_DONE | r_filter_done |
+--------+---------------+---------------+

