>>> generate overlay mapping:
REF -> HBW [1]  [0, 5, 0, 1, 0] [5, 5, 4, 1, 1]
HBW -> MS4 [1]* [5, 5, 4, 1, 1] [25, 5, 10, 1, 5]
MS4 -> REF [a]
REF -> DSI [2]  [5, 5, 0, 2, 1] [10, 5, 1, 2, 2]
DSI -> MPO [2]  [10, 5, 1, 2, 2] [15, 5, 5, 2, 3]
MPO -> SLD [2]  [15, 5, 5, 2, 3] [20, 5, 6, 2, 4]
SLD -> DSO [2]  [20, 5, 6, 2, 4] [45, 5, 14, 2, 9]
DSO -> REF [b]
REF -> DSI [0]  [20, 5, 0, 0, 4] [25, 5, 1, 0, 5]
DSI -> MS1 [0]* [25, 5, 1, 0, 5] [40, 5, 7, 0, 8]
MS1 -> MS4 [c]
MS4 -> MS3 [1]  [25, 5, 10, 1, 5] [30, 5, 9, 1, 6]
MS3 -> NFC [1]  [30, 5, 9, 1, 6] [35, 5, 3, 1, 7]
NFC -> DSC [1]  [35, 5, 3, 1, 7] [40, 5, 2, 1, 8]
DSC -> DSO [1]  [40, 5, 2, 1, 8] [50, 5, 14, 1, 10]
DSO -> MS1 [d]
MS1 -> MS7 [0]  [40, 5, 7, 0, 8] [45, 5, 13, 0, 9]
MS7 -> MS3 [0]* [45, 5, 13, 0, 9] [50, 5, 9, 0, 10]
MS3 -> DSO [e]
DSO -> REF [2]  [45, 5, 14, 2, 9] [50, 5, 0, 2, 10]
MS3 -> HBW [0]  [50, 5, 9, 0, 10] [55, 5, 4, 0, 11]
HBW -> DSO [f]
DSO -> REF [1]  [50, 5, 14, 1, 10] [55, 5, 0, 1, 11]
HBW -> REF [0]  [55, 5, 4, 0, 11] [60, 5, 0, 0, 12]
overlap idx: []
there is no overlap!

>>> apply the serializer filter
>>> apply the pruning filter

>>> generate overlay mapping:
REF -> HBW [1]  [0, 5, 0, 1, 0] [5, 5, 4, 1, 1]
HBW -> MS4 [1]* [5, 5, 4, 1, 1] [25, 5, 10, 1, 5]
MS4 -> REF [a]
REF -> DSI [2]  [5, 5, 0, 2, 1] [10, 5, 1, 2, 2]
DSI -> MPO [2]  [10, 5, 1, 2, 2] [15, 5, 5, 2, 3]
MPO -> SLD [2]  [15, 5, 5, 2, 3] [20, 5, 6, 2, 4]
SLD -> DSO [2]  [20, 5, 6, 2, 4] [45, 5, 14, 2, 9]
DSO -> REF [b]
REF -> DSI [0]  [20, 5, 0, 0, 4] [25, 5, 1, 0, 5]
DSI -> MS1 [0]* [25, 5, 1, 0, 5] [40, 5, 7, 0, 8]
MS1 -> MS4 [c]
MS4 -> MS3 [1]  [25, 5, 10, 1, 5] [30, 5, 9, 1, 6]
MS3 -> NFC [1]  [30, 5, 9, 1, 6] [35, 5, 3, 1, 7]
NFC -> DSC [1]  [35, 5, 3, 1, 7] [40, 5, 2, 1, 8]
DSC -> DSO [1]  [40, 5, 2, 1, 8] [50, 5, 14, 1, 10]
DSO -> MS1 [d]
MS1 -> MS7 [0]  [40, 5, 7, 0, 8] [45, 5, 13, 0, 9]
MS7 -> MS3 [0]* [45, 5, 13, 0, 9] [50, 5, 9, 0, 10]
MS3 -> DSO [e]
DSO -> REF [2]  [45, 5, 14, 2, 9] [50, 5, 0, 2, 10]
MS3 -> HBW [0]  [50, 5, 9, 0, 10] [55, 5, 4, 0, 11]
HBW -> DSO [f]
DSO -> REF [1]  [50, 5, 14, 1, 10] [55, 5, 0, 1, 11]
HBW -> REF [0]  [55, 5, 4, 0, 11] [60, 5, 0, 0, 12]
overlap idx: []
there is no overlap!
Optimal Schedule Length: 65
15.04150390625
[0, 5, 0, 1, 0]
[5, 5, 4, 1, 1]
[5, 5, 0, 2, 1]
[10, 5, 1, 2, 2]
[15, 5, 5, 2, 3]
[20, 5, 6, 2, 4]
[20, 5, 0, 0, 4]
[25, 5, 1, 0, 5]
[25, 5, 10, 1, 5]
[30, 5, 9, 1, 6]
[35, 5, 3, 1, 7]
[40, 5, 2, 1, 8]
[40, 5, 7, 0, 8]
[45, 5, 13, 0, 9]
[45, 5, 14, 2, 9]
[50, 5, 0, 2, 10]
[50, 5, 9, 0, 10]
[50, 5, 14, 1, 10]
[55, 5, 0, 1, 11]
[55, 5, 4, 0, 11]
[60, 5, 0, 0, 12]

--------------------------------------------------------------------------------

>>> generate overlay mapping:
REF -> DSI [0]  [0, 5, 0, 0, 0] [5, 5, 1, 0, 1]
DSI -> NFC [0]  [5, 5, 1, 0, 1] [10, 5, 3, 0, 2]
NFC -> MS2 [0]  [10, 5, 3, 0, 2] [15, 5, 8, 0, 3]
MS2 -> MS6 [0]  [15, 5, 8, 0, 3] [20, 5, 12, 0, 4]
MS6 -> DSC [0]  [20, 5, 12, 0, 4] [25, 5, 2, 0, 5]
DSC -> DSO [0]  [25, 5, 2, 0, 5] [30, 5, 14, 0, 6]
DSO -> REF [0]  [30, 5, 14, 0, 6] [35, 5, 0, 0, 7]
overlap idx: []
there is no overlap!

>>> apply the serializer filter
>>> apply the pruning filter

>>> generate overlay mapping:
REF -> DSI [0]  [0, 5, 0, 0, 0] [5, 5, 1, 0, 1]
DSI -> NFC [0]  [5, 5, 1, 0, 1] [10, 5, 3, 0, 2]
NFC -> MS2 [0]  [10, 5, 3, 0, 2] [15, 5, 8, 0, 3]
MS2 -> MS6 [0]  [15, 5, 8, 0, 3] [20, 5, 12, 0, 4]
MS6 -> DSC [0]  [20, 5, 12, 0, 4] [25, 5, 2, 0, 5]
DSC -> DSO [0]  [25, 5, 2, 0, 5] [30, 5, 14, 0, 6]
DSO -> REF [0]  [30, 5, 14, 0, 6] [35, 5, 0, 0, 7]
overlap idx: []
there is no overlap!
Optimal Schedule Length: 40
8.162841796875
[0, 5, 0, 0, 0]
[5, 5, 1, 0, 1]
[10, 5, 3, 0, 2]
[15, 5, 8, 0, 3]
[20, 5, 12, 0, 4]
[25, 5, 2, 0, 5]
[30, 5, 14, 0, 6]
[35, 5, 0, 0, 7]

--------------------------------------------------------------------------------

...
MS1 -> MS4 [0][0][1][d]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][e]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][f]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][g]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][h]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][i]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion passed: no deadlocks.


  Schedule validation (sync 1):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]D (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> REF [0][1][0][a]- (5, 5, 4, 1, 1, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> HBW [1][0][1][b]- (35, 5, 0, 0, 7, 1) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][c]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]￮ (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]￭ (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]￭ (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][d]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]￮ (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][e]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][f]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][g]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][h]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][i]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][j]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in HBW.


  Schedule validation (sync 2):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]￮ (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][a]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]D (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> REF [0][2][0][b]- (10, 5, 1, 2, 2, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> DSI [1][0][2][c]- (35, 5, 0, 0, 7, 1) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]￭ (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]￭ (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][d]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]￮ (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][e]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][f]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][g]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][h]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][i]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][j]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in DSI.


  Schedule validation (sync 3):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]￮ (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][a]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]￮ (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]D (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> REF [0][2][0][b]- (15, 5, 5, 2, 3, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> MPO [1][0][2][c]- (35, 5, 0, 0, 7, 1) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]￭ (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][d]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]￮ (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][e]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][f]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][g]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][h]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][i]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][j]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in MPO.


  Schedule validation (sync 4):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]￮ (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][a]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]￮ (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]￭ (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]D (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> REF [0][2][0][b]- (20, 5, 6, 2, 4, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> SLD [1][0][2][c]- (35, 5, 0, 0, 7, 1) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][d]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]￮ (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][e]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][f]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][g]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][h]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][i]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][j]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in SLD.


  Schedule validation (sync 5):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]￮ (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][a]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]￮ (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]￭ (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]￭ (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][b]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]D (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> REF [0][0][0][c]- (25, 5, 1, 0, 5, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> DSI [1][0][0][d]- (35, 5, 0, 0, 7, 1) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][e]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][f]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][g]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][h]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][i]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][j]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in DSI.


  Schedule validation (sync 6):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]￮ (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][a]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]￮ (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]￭ (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]￭ (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][b]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]￮ (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][c]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]⭑ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> REF [0][1][0][d]- (30, 5, 9, 1, 6, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> MS3 [1][0][1][e]- (35, 5, 0, 0, 7, 1) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][f]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][g]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][h]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][i]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][j]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion passed: no deadlocks.


  Schedule validation (sync 7):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]￮ (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][a]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]￮ (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]￭ (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]￭ (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][b]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]￮ (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][c]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]D (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> REF [0][1][0][d]- (35, 5, 3, 1, 7, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> NFC [1][0][1][e]- (35, 5, 0, 0, 7, 1) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][f]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][g]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][h]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][i]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][j]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in NFC.


  Schedule validation (sync 8):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]￮ (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][a]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]￮ (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]￭ (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]￭ (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][b]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]￮ (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][c]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]D (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> REF [0][1][0][d]- (40, 5, 2, 1, 8, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> DSC [1][0][1][e]- (35, 5, 0, 0, 7, 1) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][f]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][g]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][h]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][i]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][j]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion refuted: null buffer in DSC.


  Schedule validation (sync 9):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]￮ (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][a]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]￮ (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]￭ (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]￭ (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][b]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]￮ (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][c]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][d]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]⭑ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> REF [0][0][0][e]- (45, 5, 13, 0, 9, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> MS7 [1][0][0][f]- (35, 5, 0, 0, 7, 1) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][g]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][h]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][i]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][j]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion passed: no deadlocks.


  Schedule validation (sync 10):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]￮ (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][a]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]￮ (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]￭ (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]￭ (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][b]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]￮ (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][c]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][d]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][e]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￭ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> REF [0][2][0][f]- (50, 5, 0, 2, 10, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> REF [1][0][2][g]- (35, 5, 0, 0, 7, 1) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][h]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][i]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][j]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion passed: no deadlocks.


  Schedule validation (sync 11):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]￮ (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][a]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]￮ (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]￭ (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]￭ (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][b]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]￮ (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][c]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][d]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][e]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][f]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][g]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￭ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> REF [0][1][0][h]- (55, 5, 0, 1, 11, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> REF [1][0][1][i]- (35, 5, 0, 0, 7, 1) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][j]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion passed: no deadlocks.


  Schedule validation (sync 12):
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
REF -> HBW [0][1][1][0]￮ (0, 5, 0, 1, 0, 0) (5, 5, 4, 1, 1, 0)
HBW -> MS4 [0][1][1][1]⭑ (5, 5, 4, 1, 1, 0) (25, 5, 10, 1, 5, 0)
MS4 -> REF [0][1][2][a]- (25, 5, 10, 1, 5, 0) (5, 5, 0, 2, 1, 0)
REF -> DSI [0][2][2][1]￮ (5, 5, 0, 2, 1, 0) (10, 5, 1, 2, 2, 0)
DSI -> MPO [0][2][2][2]￭ (10, 5, 1, 2, 2, 0) (15, 5, 5, 2, 3, 0)
MPO -> SLD [0][2][2][3]￭ (15, 5, 5, 2, 3, 0) (20, 5, 6, 2, 4, 0)
SLD -> DSO [0][2][2][4]￭ (20, 5, 6, 2, 4, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][0][b]- (45, 5, 14, 2, 9, 0) (20, 5, 0, 0, 4, 0)
REF -> DSI [0][0][0][4]￮ (20, 5, 0, 0, 4, 0) (25, 5, 1, 0, 5, 0)
DSI -> MS1 [0][0][0][5]⭑ (25, 5, 1, 0, 5, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS4 [0][0][1][c]- (40, 5, 7, 0, 8, 0) (25, 5, 10, 1, 5, 0)
MS4 -> MS3 [0][1][1][5]￭ (25, 5, 10, 1, 5, 0) (30, 5, 9, 1, 6, 0)
MS3 -> NFC [0][1][1][6]￭ (30, 5, 9, 1, 6, 0) (35, 5, 3, 1, 7, 0)
NFC -> DSC [0][1][1][7]￭ (35, 5, 3, 1, 7, 0) (40, 5, 2, 1, 8, 0)
DSC -> DSO [0][1][1][8]￭ (40, 5, 2, 1, 8, 0) (50, 5, 14, 1, 10, 0)
DSO -> MS1 [0][1][0][d]- (50, 5, 14, 1, 10, 0) (40, 5, 7, 0, 8, 0)
MS1 -> MS7 [0][0][0][8]￭ (40, 5, 7, 0, 8, 0) (45, 5, 13, 0, 9, 0)
MS7 -> MS3 [0][0][0][9]⭑ (45, 5, 13, 0, 9, 0) (50, 5, 9, 0, 10, 0)
MS3 -> DSO [0][0][2][e]- (50, 5, 9, 0, 10, 0) (45, 5, 14, 2, 9, 0)
DSO -> REF [0][2][2][9]￮ (45, 5, 14, 2, 9, 0) (50, 5, 0, 2, 10, 0)
REF -> MS3 [0][2][0][f]- (50, 5, 0, 2, 10, 0) (50, 5, 9, 0, 10, 0)
MS3 -> HBW [0][0][0][10]￮ (50, 5, 9, 0, 10, 0) (55, 5, 4, 0, 11, 0)
HBW -> DSO [0][0][1][g]- (55, 5, 4, 0, 11, 0) (50, 5, 14, 1, 10, 0)
DSO -> REF [0][1][1][10]￮ (50, 5, 14, 1, 10, 0) (55, 5, 0, 1, 11, 0)
REF -> HBW [0][1][0][h]- (55, 5, 0, 1, 11, 0) (55, 5, 4, 0, 11, 0)
HBW -> REF [0][0][0][11]￭ (55, 5, 4, 0, 11, 0) (60, 5, 0, 0, 12, 0)
REF -> REF [0][0][0][i]- (60, 5, 0, 0, 12, 0) (0, 5, 0, 0, 0, 1)
REF -> DSI [1][0][0][0]p (0, 5, 0, 0, 0, 1) (5, 5, 1, 0, 1, 1)
DSI -> NFC [1][0][0][1]p (5, 5, 1, 0, 1, 1) (10, 5, 3, 0, 2, 1)
NFC -> MS2 [1][0][0][2]p (10, 5, 3, 0, 2, 1) (15, 5, 8, 0, 3, 1)
MS2 -> MS6 [1][0][0][3]p (15, 5, 8, 0, 3, 1) (20, 5, 12, 0, 4, 1)
MS6 -> DSC [1][0][0][4]p (20, 5, 12, 0, 4, 1) (25, 5, 2, 0, 5, 1)
DSC -> DSO [1][0][0][5]p (25, 5, 2, 0, 5, 1) (30, 5, 14, 0, 6, 1)
DSO -> REF [1][0][0][6]p (30, 5, 14, 0, 6, 1) (35, 5, 0, 0, 7, 1)
REF -> REF [1][0][0][j]- (35, 5, 0, 0, 7, 1) (60, 5, 0, 0, 12, 0)
>>>>>>>>>>> ₛ  ₀  ₁  ₜ <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
  Insertion passed: no deadlocks.

