\hypertarget{struct_gclk}{}\section{Gclk Struct Reference}
\label{struct_gclk}\index{Gclk@{Gclk}}


G\+C\+LK hardware registers.  




{\ttfamily \#include $<$gclk.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___c_t_r_l___type}{G\+C\+L\+K\+\_\+\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_gclk_a6625eefafb87e98956f3ef6e9b3470b9}{C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0 (R/W 8) Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_g_c_l_k___s_t_a_t_u_s___type}{G\+C\+L\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} \mbox{\hyperlink{struct_gclk_a3abd65232ccb4f986d0e884e31b37c6b}{S\+T\+A\+T\+US}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1 (R/ 8) Status. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___c_l_k_c_t_r_l___type}{G\+C\+L\+K\+\_\+\+C\+L\+K\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_gclk_a63c060e40f0f959a293301c86eea0d31}{C\+L\+K\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x2 (R/W 16) Generic Clock Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type}{G\+C\+L\+K\+\_\+\+G\+E\+N\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_gclk_aa25fe955229fab71288dcc86fe3e672b}{G\+E\+N\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x4 (R/W 32) Generic Clock Generator Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type}{G\+C\+L\+K\+\_\+\+G\+E\+N\+D\+I\+V\+\_\+\+Type}} \mbox{\hyperlink{struct_gclk_aa48268a120aa8b1327323004b3248bdc}{G\+E\+N\+D\+IV}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x8 (R/W 32) Generic Clock Generator Division. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+C\+LK hardware registers. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_gclk_a63c060e40f0f959a293301c86eea0d31}\label{struct_gclk_a63c060e40f0f959a293301c86eea0d31}} 
\index{Gclk@{Gclk}!CLKCTRL@{CLKCTRL}}
\index{CLKCTRL@{CLKCTRL}!Gclk@{Gclk}}
\subsubsection{\texorpdfstring{CLKCTRL}{CLKCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___c_l_k_c_t_r_l___type}{G\+C\+L\+K\+\_\+\+C\+L\+K\+C\+T\+R\+L\+\_\+\+Type}} C\+L\+K\+C\+T\+RL}



Offset\+: 0x2 (R/W 16) Generic Clock Control. 

\mbox{\Hypertarget{struct_gclk_a6625eefafb87e98956f3ef6e9b3470b9}\label{struct_gclk_a6625eefafb87e98956f3ef6e9b3470b9}} 
\index{Gclk@{Gclk}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!Gclk@{Gclk}}
\subsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___c_t_r_l___type}{G\+C\+L\+K\+\_\+\+C\+T\+R\+L\+\_\+\+Type}} C\+T\+RL}



Offset\+: 0x0 (R/W 8) Control. 

\mbox{\Hypertarget{struct_gclk_aa25fe955229fab71288dcc86fe3e672b}\label{struct_gclk_aa25fe955229fab71288dcc86fe3e672b}} 
\index{Gclk@{Gclk}!GENCTRL@{GENCTRL}}
\index{GENCTRL@{GENCTRL}!Gclk@{Gclk}}
\subsubsection{\texorpdfstring{GENCTRL}{GENCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type}{G\+C\+L\+K\+\_\+\+G\+E\+N\+C\+T\+R\+L\+\_\+\+Type}} G\+E\+N\+C\+T\+RL}



Offset\+: 0x4 (R/W 32) Generic Clock Generator Control. 

\mbox{\Hypertarget{struct_gclk_aa48268a120aa8b1327323004b3248bdc}\label{struct_gclk_aa48268a120aa8b1327323004b3248bdc}} 
\index{Gclk@{Gclk}!GENDIV@{GENDIV}}
\index{GENDIV@{GENDIV}!Gclk@{Gclk}}
\subsubsection{\texorpdfstring{GENDIV}{GENDIV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type}{G\+C\+L\+K\+\_\+\+G\+E\+N\+D\+I\+V\+\_\+\+Type}} G\+E\+N\+D\+IV}



Offset\+: 0x8 (R/W 32) Generic Clock Generator Division. 

\mbox{\Hypertarget{struct_gclk_a3abd65232ccb4f986d0e884e31b37c6b}\label{struct_gclk_a3abd65232ccb4f986d0e884e31b37c6b}} 
\index{Gclk@{Gclk}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!Gclk@{Gclk}}
\subsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_g_c_l_k___s_t_a_t_u_s___type}{G\+C\+L\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} S\+T\+A\+T\+US}



Offset\+: 0x1 (R/ 8) Status. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{utils_2cmsis_2samd21_2include_2component_2gclk_8h}{gclk.\+h}}\end{DoxyCompactItemize}
