{"vcs1":{"timestamp_begin":1684326143.990344581, "rt":1.44, "ut":0.39, "st":0.23}}
{"vcselab":{"timestamp_begin":1684326145.515029586, "rt":1.47, "ut":0.46, "st":0.16}}
{"link":{"timestamp_begin":1684326147.055701194, "rt":0.55, "ut":0.20, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684326143.335089265}
{"VCS_COMP_START_TIME": 1684326143.335089265}
{"VCS_COMP_END_TIME": 1684326149.197233939}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330644}}
{"stitch_vcselab": {"peak_mem": 211948}}
