INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/LED_igniting/simulation_test.srcs/sources_1/new/LED_igniting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_igniting
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/LED_igniting/simulation_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
