<stg><name>poly_S3_inv</name>


<trans_list>

<trans id="459" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="7" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="16" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="20" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="21" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="25" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="29" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="30" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="31" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="33" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="37" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="38" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="39" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="54" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="55" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="57" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="61" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="64">
<![CDATA[
:0  %b_coeffs = alloca [821 x i16], align 2

]]></Node>
<StgValue><ssdm name="b_coeffs"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="64">
<![CDATA[
:1  %c_coeffs = alloca [821 x i16], align 2

]]></Node>
<StgValue><ssdm name="c_coeffs"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
:2  %f_coeffs = alloca [821 x i16], align 2

]]></Node>
<StgValue><ssdm name="f_coeffs"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
:3  %g_coeffs = alloca [821 x i16], align 2

]]></Node>
<StgValue><ssdm name="g_coeffs"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i = phi i10 [ 1, %0 ], [ %i_10, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond10 = icmp eq i10 %i, -203

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 820, i64 820, i64 820)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond10, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %b_coeffs_addr_1 = getelementptr [821 x i16]* %b_coeffs, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:2  store i16 0, i16* %b_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_10 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %b_coeffs_addr = getelementptr [821 x i16]* %b_coeffs, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_coeffs_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:1  store i16 1, i16* %b_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i10 [ 0, %3 ], [ %i_11, %5 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond9 = icmp eq i10 %i_1, -203

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_11 = add i10 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond9, label %.preheader16.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_s = zext i10 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %c_coeffs_addr = getelementptr [821 x i16]* %c_coeffs, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="c_coeffs_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:2  store i16 0, i16* %c_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:0  br label %.preheader16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader16:0  %i_2 = phi i10 [ %i_12, %6 ], [ 0, %.preheader16.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader16:1  %exitcond8 = icmp eq i10 %i_2, -203

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader16:3  %i_12 = add i10 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:4  br i1 %exitcond8, label %.preheader15.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_56 = zext i10 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_coeffs_addr = getelementptr [821 x i16]* %a_coeffs, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="a_coeffs_addr"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="10">
<![CDATA[
:2  %a_coeffs_load = load i16* %a_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="10">
<![CDATA[
:2  %a_coeffs_load = load i16* %a_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %temp_r_coeffs_addr = getelementptr [821 x i16]* %f_coeffs, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_addr"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:4  store i16 %a_coeffs_load, i16* %temp_r_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader15:0  %i_3 = phi i10 [ %i_13, %7 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader15:1  %exitcond7 = icmp eq i10 %i_3, -203

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader15:3  %i_13 = add i10 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %exitcond7, label %.preheader14.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_57 = zext i10 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %g_coeffs_addr_1 = getelementptr [821 x i16]* %g_coeffs, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="g_coeffs_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:2  store i16 1, i16* %g_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:0  %g_coeffs_addr = getelementptr [821 x i16]* %g_coeffs, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="g_coeffs_addr"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:1  %temp_r_coeffs_addr_1 = getelementptr [821 x i16]* %f_coeffs, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:2  %temp_r_coeffs_addr_2 = getelementptr [821 x i16]* %f_coeffs, i64 0, i64 820

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:3  %c_coeffs_addr_1 = getelementptr [821 x i16]* %c_coeffs, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="c_coeffs_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:4  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader14:0  %degg = phi i16 [ %degg_1, %poly_mulx.exit ], [ 820, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="degg"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader14:1  %degf = phi i16 [ %degf_2, %poly_mulx.exit ], [ 820, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="degf"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader14:2  %k = phi i11 [ %k_3, %poly_mulx.exit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader14:3  %j = phi i11 [ %j_2, %poly_mulx.exit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader14:4  %done = phi i1 [ %tmp_137, %poly_mulx.exit ], [ true, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="done"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader14:5  %exitcond6 = icmp eq i11 %j, -409

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:6  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1639, i64 1639, i64 1639)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader14:7  %j_2 = add i11 %j, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:8  br i1 %exitcond6, label %20, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
:0  %g_coeffs_load = load i16* %g_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="g_coeffs_load"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="10">
<![CDATA[
:1  %temp_r_coeffs_load_1 = load i16* %temp_r_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_1"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="10">
<![CDATA[
:1  %temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="128" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
:0  %g_coeffs_load = load i16* %g_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="g_coeffs_load"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="10">
<![CDATA[
:1  %temp_r_coeffs_load_1 = load i16* %temp_r_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_59 = mul i16 %temp_r_coeffs_load_1, %g_coeffs_load

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_44 = shl i16 %tmp_59, 1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_60 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_44)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="16">
<![CDATA[
:5  %tmp_45 = trunc i16 %tmp_60 to i1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_60, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_17_cast = or i1 %tmp_46, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="16">
<![CDATA[
:8  %tmp_135_cast = zext i16 %degf to i17

]]></Node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="16">
<![CDATA[
:9  %tmp_136_cast = zext i16 %degg to i17

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10  %tmp_61 = sub i17 %tmp_135_cast, %tmp_136_cast

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:11  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_61, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="1">
<![CDATA[
:12  %tmp_20 = zext i1 %done to i16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="1">
<![CDATA[
:13  %tmp_20_cast = zext i1 %done to i11

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp20 = and i1 %tmp_17_cast, %done

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %swap = and i1 %tmp20, %tmp_47

]]></Node>
<StgValue><ssdm name="swap"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:16  %tmp_i3_cast = select i1 %swap, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="tmp_i3_cast"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_i4 = phi i10 [ 0, %8 ], [ %i_9, %10 ]

]]></Node>
<StgValue><ssdm name="i_i4"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond_i5 = icmp eq i10 %i_i4, -203

]]></Node>
<StgValue><ssdm name="exitcond_i5"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_9 = add i10 %i_i4, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i5, label %cswappoly.exit.preheader, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_246_i = zext i10 %i_i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_246_i"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temp_r_coeffs_addr_3 = getelementptr [821 x i16]* %f_coeffs, i64 0, i64 %tmp_246_i

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_addr_3"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="10">
<![CDATA[
:2  %temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_3"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %g_coeffs_addr_2 = getelementptr [821 x i16]* %g_coeffs, i64 0, i64 %tmp_246_i

]]></Node>
<StgValue><ssdm name="g_coeffs_addr_2"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="10">
<![CDATA[
:4  %g_coeffs_load_1 = load i16* %g_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="g_coeffs_load_1"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
cswappoly.exit.preheader:0  br label %cswappoly.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="157" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="10">
<![CDATA[
:2  %temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_3"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="10">
<![CDATA[
:4  %g_coeffs_load_1 = load i16* %g_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="g_coeffs_load_1"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_247_i = xor i16 %g_coeffs_load_1, %temp_r_coeffs_load_3

]]></Node>
<StgValue><ssdm name="tmp_247_i"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %t = and i16 %tmp_247_i, %tmp_i3_cast

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_248_i = xor i16 %temp_r_coeffs_load_3, %t

]]></Node>
<StgValue><ssdm name="tmp_248_i"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:8  store i16 %tmp_248_i, i16* %temp_r_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_249_i = xor i16 %g_coeffs_load_1, %t

]]></Node>
<StgValue><ssdm name="tmp_249_i"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:10  store i16 %tmp_249_i, i16* %g_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
cswappoly.exit:0  %i_i8 = phi i10 [ %i_15, %11 ], [ 0, %cswappoly.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i8"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
cswappoly.exit:1  %exitcond_i9 = icmp eq i10 %i_i8, -203

]]></Node>
<StgValue><ssdm name="exitcond_i9"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
cswappoly.exit:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
cswappoly.exit:3  %i_15 = add i10 %i_i8, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cswappoly.exit:4  br i1 %exitcond_i9, label %cswappoly.exit20, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_246_i1 = zext i10 %i_i8 to i64

]]></Node>
<StgValue><ssdm name="tmp_246_i1"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %b_coeffs_addr_3 = getelementptr [821 x i16]* %b_coeffs, i64 0, i64 %tmp_246_i1

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_3"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load_1 = load i16* %b_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_1"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c_coeffs_addr_2 = getelementptr [821 x i16]* %c_coeffs, i64 0, i64 %tmp_246_i1

]]></Node>
<StgValue><ssdm name="c_coeffs_addr_2"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="10">
<![CDATA[
:4  %c_coeffs_load_1 = load i16* %c_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="c_coeffs_load_1"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cswappoly.exit20:0  %tmp_66 = xor i16 %degf, %degg

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cswappoly.exit20:1  %tmp21 = and i1 %tmp_47, %done

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cswappoly.exit20:2  %tmp_67 = and i1 %tmp21, %tmp_17_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
cswappoly.exit20:3  %tmp_142_cast = select i1 %tmp_67, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cswappoly.exit20:4  %tmp_68 = and i16 %tmp_66, %tmp_142_cast

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cswappoly.exit20:5  %degf_1 = xor i16 %tmp_68, %degf

]]></Node>
<StgValue><ssdm name="degf_1"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cswappoly.exit20:6  %degg_1 = xor i16 %tmp_68, %degg

]]></Node>
<StgValue><ssdm name="degg_1"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
cswappoly.exit20:7  %tmp_69 = select i1 %done, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cswappoly.exit20:8  %tmp_70 = and i16 %tmp_60, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
cswappoly.exit20:9  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="186" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load_1 = load i16* %b_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_1"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="10">
<![CDATA[
:4  %c_coeffs_load_1 = load i16* %c_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="c_coeffs_load_1"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_247_i1 = xor i16 %c_coeffs_load_1, %b_coeffs_load_1

]]></Node>
<StgValue><ssdm name="tmp_247_i1"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %t_1 = and i16 %tmp_247_i1, %tmp_i3_cast

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_248_i1 = xor i16 %b_coeffs_load_1, %t_1

]]></Node>
<StgValue><ssdm name="tmp_248_i1"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:8  store i16 %tmp_248_i1, i16* %b_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_249_i1 = xor i16 %c_coeffs_load_1, %t_1

]]></Node>
<StgValue><ssdm name="tmp_249_i1"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:10  store i16 %tmp_249_i1, i16* %c_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %cswappoly.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_4 = phi i10 [ 0, %cswappoly.exit20 ], [ %i_17, %13 ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond5 = icmp eq i10 %i_4, -203

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_17 = add i10 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %.preheader13.preheader, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_78 = zext i10 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temp_r_coeffs_addr_5 = getelementptr [821 x i16]* %f_coeffs, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_addr_5"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %g_coeffs_addr_3 = getelementptr [821 x i16]* %g_coeffs, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="g_coeffs_addr_3"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="10">
<![CDATA[
:4  %g_coeffs_load_2 = load i16* %g_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="g_coeffs_load_2"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="205" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="10">
<![CDATA[
:2  %temp_r_coeffs_load_4 = load i16* %temp_r_coeffs_addr_5, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_4"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="10">
<![CDATA[
:4  %g_coeffs_load_2 = load i16* %g_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="g_coeffs_load_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="207" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="10">
<![CDATA[
:2  %temp_r_coeffs_load_4 = load i16* %temp_r_coeffs_addr_5, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_4"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_79 = mul i16 %g_coeffs_load_2, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_80 = add i16 %temp_r_coeffs_load_4, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="210" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_81 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_80)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="211" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:8  store i16 %tmp_81, i16* %temp_r_coeffs_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_5 = phi i10 [ %i_19, %14 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13:1  %exitcond4 = icmp eq i10 %i_5, -203

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13:3  %i_19 = add i10 %i_5, 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond4, label %15, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_91 = zext i10 %i_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %b_coeffs_addr_4 = getelementptr [821 x i16]* %b_coeffs, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_4"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c_coeffs_addr_3 = getelementptr [821 x i16]* %c_coeffs, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="c_coeffs_addr_3"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="10">
<![CDATA[
:4  %c_coeffs_load_2 = load i16* %c_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="c_coeffs_load_2"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %tmp_i = xor i1 %done, true

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="224" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load_2 = load i16* %b_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_2"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="10">
<![CDATA[
:4  %c_coeffs_load_2 = load i16* %c_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="c_coeffs_load_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="226" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load_2 = load i16* %b_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_2"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_92 = mul i16 %c_coeffs_load_2, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_93 = add i16 %b_coeffs_load_2, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="229" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_94 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_93)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="230" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:8  store i16 %tmp_94, i16* %b_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i10 [ 1, %15 ], [ %i_21, %17 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond_i = icmp eq i10 %i_i, -203

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 820, i64 820, i64 820)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond_i, label %poly_divx.exit, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_112_i = zext i10 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_112_i"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temp_r_coeffs_addr_6 = getelementptr [821 x i16]* %f_coeffs, i64 0, i64 %tmp_112_i

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_addr_6"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="10">
<![CDATA[
:2  %temp_r_coeffs_load_5 = load i16* %temp_r_coeffs_addr_6, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_5"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_113_i = add i10 %i_i, -1

]]></Node>
<StgValue><ssdm name="tmp_113_i"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="10">
<![CDATA[
:4  %tmp_114_i = zext i10 %tmp_113_i to i64

]]></Node>
<StgValue><ssdm name="tmp_114_i"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %temp_r_coeffs_addr_7 = getelementptr [821 x i16]* %f_coeffs, i64 0, i64 %tmp_114_i

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_addr_7"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="10">
<![CDATA[
:6  %temp_r_coeffs_load_6 = load i16* %temp_r_coeffs_addr_7, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_6"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %i_21 = add i10 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="10">
<![CDATA[
poly_divx.exit:0  %temp_r_coeffs_load_2 = load i16* %temp_r_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="245" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="10">
<![CDATA[
:2  %temp_r_coeffs_load_5 = load i16* %temp_r_coeffs_addr_6, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_5"/></StgValue>
</operation>

<operation id="246" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="10">
<![CDATA[
:6  %temp_r_coeffs_load_6 = load i16* %temp_r_coeffs_addr_7, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_6"/></StgValue>
</operation>

<operation id="247" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7  %tmp_115_i = select i1 %done, i16 %temp_r_coeffs_load_5, i16 %temp_r_coeffs_load_6

]]></Node>
<StgValue><ssdm name="tmp_115_i"/></StgValue>
</operation>

<operation id="248" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:8  store i16 %tmp_115_i, i16* %temp_r_coeffs_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="250" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="10">
<![CDATA[
poly_divx.exit:0  %temp_r_coeffs_load_2 = load i16* %temp_r_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_2"/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
poly_divx.exit:1  %tmp_i_44 = select i1 %tmp_i, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="tmp_i_44"/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
poly_divx.exit:2  %tmp_111_i = and i16 %temp_r_coeffs_load_2, %tmp_i_44

]]></Node>
<StgValue><ssdm name="tmp_111_i"/></StgValue>
</operation>

<operation id="253" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
poly_divx.exit:3  store i16 %tmp_111_i, i16* %temp_r_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
poly_divx.exit:4  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="255" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_i5 = phi i10 [ 1, %poly_divx.exit ], [ %i_22, %19 ]

]]></Node>
<StgValue><ssdm name="i_i5"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond_i6 = icmp eq i10 %i_i5, -203

]]></Node>
<StgValue><ssdm name="exitcond_i6"/></StgValue>
</operation>

<operation id="257" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 820, i64 820, i64 820)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="258" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond_i6, label %poly_mulx.exit, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
<literal name="done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_106_i = sub i10 -204, %i_i5

]]></Node>
<StgValue><ssdm name="tmp_106_i"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
<literal name="done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_107_i = zext i10 %tmp_106_i to i64

]]></Node>
<StgValue><ssdm name="tmp_107_i"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
<literal name="done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %c_coeffs_addr_4 = getelementptr [821 x i16]* %c_coeffs, i64 0, i64 %tmp_107_i

]]></Node>
<StgValue><ssdm name="c_coeffs_addr_4"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
<literal name="done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="10">
<![CDATA[
:3  %c_coeffs_load_3 = load i16* %c_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name="c_coeffs_load_3"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %tmp_108_i = sub i10 -203, %i_i5

]]></Node>
<StgValue><ssdm name="tmp_108_i"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_109_i = zext i10 %tmp_108_i to i64

]]></Node>
<StgValue><ssdm name="tmp_109_i"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %c_coeffs_addr_5 = getelementptr [821 x i16]* %c_coeffs, i64 0, i64 %tmp_109_i

]]></Node>
<StgValue><ssdm name="c_coeffs_addr_5"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
<literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="10">
<![CDATA[
:7  %c_coeffs_load_4 = load i16* %c_coeffs_addr_5, align 2

]]></Node>
<StgValue><ssdm name="c_coeffs_load_4"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %i_22 = add i10 %i_i5, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="10">
<![CDATA[
poly_mulx.exit:0  %c_coeffs_load = load i16* %c_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="c_coeffs_load"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
poly_mulx.exit:3  %degf_2 = sub i16 %degf_1, %tmp_20

]]></Node>
<StgValue><ssdm name="degf_2"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
poly_mulx.exit:4  %k_3 = add i11 %tmp_20_cast, %k

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
poly_mulx.exit:5  %tmp_95 = sub i16 0, %degf_2

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
poly_mulx.exit:6  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_95, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="273" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="10">
<![CDATA[
:3  %c_coeffs_load_3 = load i16* %c_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name="c_coeffs_load_3"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="10">
<![CDATA[
:7  %c_coeffs_load_4 = load i16* %c_coeffs_addr_5, align 2

]]></Node>
<StgValue><ssdm name="c_coeffs_load_4"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:8  %tmp_110_i = select i1 %done, i16 %c_coeffs_load_3, i16 %c_coeffs_load_4

]]></Node>
<StgValue><ssdm name="tmp_110_i"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:9  store i16 %tmp_110_i, i16* %c_coeffs_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="278" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="10">
<![CDATA[
poly_mulx.exit:0  %c_coeffs_load = load i16* %c_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="c_coeffs_load"/></StgValue>
</operation>

<operation id="279" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
poly_mulx.exit:1  %tmp_105_i = and i16 %c_coeffs_load, %tmp_i_44

]]></Node>
<StgValue><ssdm name="tmp_105_i"/></StgValue>
</operation>

<operation id="280" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
poly_mulx.exit:2  store i16 %tmp_105_i, i16* %c_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
poly_mulx.exit:7  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="282" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="11">
<![CDATA[
:0  %k_cast = zext i11 %k to i12

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="10">
<![CDATA[
:1  %temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_58 = sub i11 820, %k

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
:3  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_58, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="286" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %tmp_125_cast_cast = select i1 %tmp_43, i12 821, i12 0

]]></Node>
<StgValue><ssdm name="tmp_125_cast_cast"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %k_2 = sub i12 %k_cast, %tmp_125_cast_cast

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="12">
<![CDATA[
:6  %k_2_cast = sext i12 %k_2 to i16

]]></Node>
<StgValue><ssdm name="k_2_cast"/></StgValue>
</operation>

<operation id="289" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="290" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_6 = phi i10 [ 0, %20 ], [ %i_14, %22 ]

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond3 = icmp eq i10 %i_6, -203

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="292" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_14 = add i10 %i_6, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %.preheader12.preheader, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_62 = zext i10 %i_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %b_coeffs_addr_2 = getelementptr [821 x i16]* %b_coeffs, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_2"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load = load i16* %b_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="299" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load = load i16* %b_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="300" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_63 = mul i16 %temp_r_coeffs_load, %b_coeffs_load

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="301" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_64 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_63)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="302" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %r_coeffs_addr = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="r_coeffs_addr"/></StgValue>
</operation>

<operation id="303" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="16" op_3_bw="2">
<![CDATA[
:6  call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr, i16 %tmp_64, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="305" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader12:0  %k_1 = phi i16 [ %k_5, %cmov.exit ], [ %k_2_cast, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="306" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader12:1  %i_7 = phi i4 [ %i_20, %cmov.exit ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="307" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="4">
<![CDATA[
.preheader12:2  %i_7_cast = zext i4 %i_7 to i10

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="308" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:3  %exitcond2 = icmp eq i4 %i_7, -6

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="309" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:4  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="310" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:5  %i_20 = add i4 %i_7, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="311" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:6  br i1 %exitcond2, label %.preheader.preheader, label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="38" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11.preheader:0  %tmp_65 = shl i10 1, %i_7_cast

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="313" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="10">
<![CDATA[
.preheader11.preheader:1  %tmp_155_cast = zext i10 %tmp_65 to i11

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="314" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:2  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %r_coeffs_addr_2 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 820

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_2"/></StgValue>
</operation>

<operation id="316" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="317" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader11:0  %j_1 = phi i10 [ %j_3, %23 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="318" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="10">
<![CDATA[
.preheader11:1  %j_1_cast = zext i10 %j_1 to i11

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="319" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11:2  %exitcond1 = icmp eq i10 %j_1, -203

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="320" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:3  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="321" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11:4  %j_3 = add i10 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="322" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:5  br i1 %exitcond1, label %24, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_74 = add i11 %tmp_155_cast, %j_1_cast

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="324" st_id="39" stage="15" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="325" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="16">
<![CDATA[
:0  %tmp_49 = trunc i16 %k_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="326" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  %b_assign_1_cast = select i1 %tmp_49, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="b_assign_1_cast"/></StgValue>
</operation>

<operation id="327" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="328" st_id="40" stage="14" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="329" st_id="41" stage="13" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="330" st_id="42" stage="12" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="331" st_id="43" stage="11" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="332" st_id="44" stage="10" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="333" st_id="45" stage="9" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="334" st_id="46" stage="8" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="335" st_id="47" stage="7" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="336" st_id="48" stage="6" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="337" st_id="49" stage="5" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="338" st_id="50" stage="4" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="339" st_id="51" stage="3" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="340" st_id="52" stage="2" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="341" st_id="53" stage="1" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_75 = urem i11 %tmp_74, 821

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="342" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_76 = zext i11 %tmp_75 to i64

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="343" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %r_coeffs_addr_4 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_4"/></StgValue>
</operation>

<operation id="344" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="10">
<![CDATA[
:4  %r_coeffs_load_2 = load i16* %r_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="345" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="10">
<![CDATA[
:4  %r_coeffs_load_2 = load i16* %r_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_2"/></StgValue>
</operation>

<operation id="346" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_77 = zext i10 %j_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="347" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_r_coeffs_addr_4 = getelementptr [821 x i16]* %f_coeffs, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_addr_4"/></StgValue>
</operation>

<operation id="348" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:7  store i16 %r_coeffs_load_2, i16* %temp_r_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="350" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %i_i1 = phi i11 [ 0, %24 ], [ %i_18, %26 ]

]]></Node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="351" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %exitcond_i1 = icmp eq i11 %i_i1, -406

]]></Node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="352" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1642, i64 1642, i64 1642) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="353" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %i_18 = add i11 %i_i1, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="354" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i1, label %cmov.exit, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="11">
<![CDATA[
:0  %tmp_50 = trunc i11 %i_i1 to i1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="356" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %adjSize = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %i_i1, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="adjSize"/></StgValue>
</operation>

<operation id="357" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="10">
<![CDATA[
:2  %adjSize340_cast = zext i10 %adjSize to i16

]]></Node>
<StgValue><ssdm name="adjSize340_cast"/></StgValue>
</operation>

<operation id="358" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %mem_index_gep = add i16 -17052, %adjSize340_cast

]]></Node>
<StgValue><ssdm name="mem_index_gep"/></StgValue>
</operation>

<operation id="359" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="16">
<![CDATA[
:4  %tmp_51 = trunc i16 %mem_index_gep to i10

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="360" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %addrCmp = icmp ult i16 %mem_index_gep, -16231

]]></Node>
<StgValue><ssdm name="addrCmp"/></StgValue>
</operation>

<operation id="361" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %gepindex = add i10 -356, %tmp_51

]]></Node>
<StgValue><ssdm name="gepindex"/></StgValue>
</operation>

<operation id="362" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:7  %gepindex2 = select i1 %addrCmp, i10 %gepindex, i10 -204

]]></Node>
<StgValue><ssdm name="gepindex2"/></StgValue>
</operation>

<operation id="363" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="10">
<![CDATA[
:8  %gepindex2_cast = zext i10 %gepindex2 to i64

]]></Node>
<StgValue><ssdm name="gepindex2_cast"/></StgValue>
</operation>

<operation id="364" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %temp_r_coeffs_addr_8 = getelementptr [821 x i16]* %f_coeffs, i64 0, i64 %gepindex2_cast

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_addr_8"/></StgValue>
</operation>

<operation id="365" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="10">
<![CDATA[
:10  %temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_7"/></StgValue>
</operation>

<operation id="366" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  %mem_index_gep1 = add i16 -21978, %adjSize340_cast

]]></Node>
<StgValue><ssdm name="mem_index_gep1"/></StgValue>
</operation>

<operation id="367" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="16">
<![CDATA[
:31  %tmp_100 = trunc i16 %mem_index_gep1 to i10

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="368" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  %addrCmp1 = icmp ult i16 %mem_index_gep1, -21157

]]></Node>
<StgValue><ssdm name="addrCmp1"/></StgValue>
</operation>

<operation id="369" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:33  %gepindex1 = add i10 474, %tmp_100

]]></Node>
<StgValue><ssdm name="gepindex1"/></StgValue>
</operation>

<operation id="370" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:34  %gepindex3 = select i1 %addrCmp1, i10 %gepindex1, i10 -204

]]></Node>
<StgValue><ssdm name="gepindex3"/></StgValue>
</operation>

<operation id="371" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
:35  %gepindex2371_cast = zext i10 %gepindex3 to i64

]]></Node>
<StgValue><ssdm name="gepindex2371_cast"/></StgValue>
</operation>

<operation id="372" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %r_coeffs_addr_5 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %gepindex2371_cast

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_5"/></StgValue>
</operation>

<operation id="373" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="10">
<![CDATA[
:37  %r_coeffs_load_3 = load i16* %r_coeffs_addr_5, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_3"/></StgValue>
</operation>

<operation id="374" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
cmov.exit:0  %k_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %k_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="375" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="15">
<![CDATA[
cmov.exit:1  %k_5 = zext i15 %k_4 to i16

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="376" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
cmov.exit:2  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="377" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="10">
<![CDATA[
:10  %temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2

]]></Node>
<StgValue><ssdm name="temp_r_coeffs_load_7"/></StgValue>
</operation>

<operation id="378" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:11  %start_pos = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_50, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos"/></StgValue>
</operation>

<operation id="379" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  %end_pos = or i4 %start_pos, 7

]]></Node>
<StgValue><ssdm name="end_pos"/></StgValue>
</operation>

<operation id="380" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %tmp_52 = icmp ugt i4 %start_pos, %end_pos

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="381" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="4">
<![CDATA[
:14  %tmp_53 = zext i4 %start_pos to i5

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="382" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="4">
<![CDATA[
:15  %tmp_54 = zext i4 %end_pos to i5

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="383" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_55 = call i16 @llvm.part.select.i16(i16 %temp_r_coeffs_load_7, i32 15, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="384" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %tmp_82 = sub i5 %tmp_53, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="385" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:18  %tmp_83 = xor i5 %tmp_53, 15

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="386" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %tmp_84 = sub i5 %tmp_54, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="387" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:20  %tmp_85 = select i1 %tmp_52, i5 %tmp_82, i5 %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="388" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:21  %tmp_86 = select i1 %tmp_52, i16 %tmp_55, i16 %temp_r_coeffs_load_7

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="389" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:22  %tmp_87 = select i1 %tmp_52, i5 %tmp_83, i5 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="390" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:23  %tmp_88 = sub i5 15, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="391" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="5">
<![CDATA[
:24  %tmp_89 = zext i5 %tmp_87 to i16

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="392" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  %tmp_96 = lshr i16 %tmp_86, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="393" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="10">
<![CDATA[
:37  %r_coeffs_load_3 = load i16* %r_coeffs_addr_5, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_3"/></StgValue>
</operation>

<operation id="394" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:38  %tmp_101 = icmp ugt i4 %start_pos, %end_pos

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="395" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="4">
<![CDATA[
:39  %tmp_102 = zext i4 %start_pos to i5

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="396" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="4">
<![CDATA[
:40  %tmp_103 = zext i4 %end_pos to i5

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="397" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %tmp_104 = call i16 @llvm.part.select.i16(i16 %r_coeffs_load_3, i32 15, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="398" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:42  %tmp_105 = sub i5 %tmp_102, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="399" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:43  %tmp_106 = xor i5 %tmp_102, 15

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="400" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:44  %tmp_107 = sub i5 %tmp_103, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="401" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:45  %tmp_108 = select i1 %tmp_101, i5 %tmp_105, i5 %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="402" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:46  %tmp_109 = select i1 %tmp_101, i16 %tmp_104, i16 %r_coeffs_load_3

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="403" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:47  %tmp_110 = select i1 %tmp_101, i5 %tmp_106, i5 %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="404" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:48  %tmp_111 = sub i5 15, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="405" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="5">
<![CDATA[
:49  %tmp_112 = zext i5 %tmp_110 to i16

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="406" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="5">
<![CDATA[
:50  %tmp_113 = zext i5 %tmp_111 to i16

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="407" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %tmp_114 = lshr i16 %tmp_109, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="408" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %tmp_115 = lshr i16 -1, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="409" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %tmp_116 = and i16 %tmp_114, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="410" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="16">
<![CDATA[
:54  %tmp_117 = trunc i16 %tmp_116 to i8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="411" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="5">
<![CDATA[
:25  %tmp_90 = zext i5 %tmp_88 to i16

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="412" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_97 = lshr i16 -1, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="413" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %tmp_98 = and i16 %tmp_96, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="414" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="16">
<![CDATA[
:29  %tmp_99 = trunc i16 %tmp_98 to i8

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="415" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:55  %tmp_i1 = xor i8 %tmp_117, %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="416" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56  %tmp_i1_50 = and i8 %tmp_i1, %b_assign_1_cast

]]></Node>
<StgValue><ssdm name="tmp_i1_50"/></StgValue>
</operation>

<operation id="417" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57  %tmp_310_i = xor i8 %tmp_117, %tmp_i1_50

]]></Node>
<StgValue><ssdm name="tmp_310_i"/></StgValue>
</operation>

<operation id="418" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:58  %tmp_118 = icmp ugt i4 %start_pos, %end_pos

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="419" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="4">
<![CDATA[
:59  %tmp_119 = zext i4 %start_pos to i5

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="420" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="4">
<![CDATA[
:60  %tmp_120 = zext i4 %end_pos to i5

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="421" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="8">
<![CDATA[
:61  %tmp_121 = zext i8 %tmp_310_i to i16

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="422" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:62  %tmp_122 = xor i5 %tmp_119, 15

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="423" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:63  %tmp_123 = select i1 %tmp_118, i5 %tmp_119, i5 %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="424" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:64  %tmp_124 = select i1 %tmp_118, i5 %tmp_120, i5 %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="425" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:65  %tmp_125 = select i1 %tmp_118, i5 %tmp_122, i5 %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="426" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:66  %tmp_126 = xor i5 %tmp_123, 15

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="427" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="5">
<![CDATA[
:67  %tmp_127 = zext i5 %tmp_125 to i16

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="428" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="5">
<![CDATA[
:68  %tmp_128 = zext i5 %tmp_124 to i16

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="429" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="5">
<![CDATA[
:69  %tmp_129 = zext i5 %tmp_126 to i16

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="430" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:70  %tmp_130 = shl i16 %tmp_121, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="431" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71  %tmp_131 = call i16 @llvm.part.select.i16(i16 %tmp_130, i32 15, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="432" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:72  %tmp_132 = select i1 %tmp_118, i16 %tmp_131, i16 %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="433" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:73  %tmp_133 = shl i16 -1, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="434" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74  %tmp_134 = lshr i16 -1, %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="435" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:75  %p_demorgan = and i16 %tmp_133, %tmp_134

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="436" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %tmp_135 = and i16 %tmp_132, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="437" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([821 x i16]* %r_coeffs)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="2" op_0_bw="1">
<![CDATA[
:78  %tmp_136 = zext i1 %tmp_50 to i2

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="439" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:79  %mask = shl i2 1, %tmp_136

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="440" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="16" op_3_bw="2">
<![CDATA[
:80  call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_5, i16 %tmp_135, i2 %mask)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:81  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="442" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %i_8 = phi i10 [ %i_16, %27 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="443" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond = icmp eq i10 %i_8, -203

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="444" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="445" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %i_16 = add i10 %i_8, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="446" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %28, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_71 = zext i10 %i_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="448" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_coeffs_addr_3 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_3"/></StgValue>
</operation>

<operation id="449" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load = load i16* %r_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load"/></StgValue>
</operation>

<operation id="450" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="10">
<![CDATA[
:3  %r_coeffs_load_1 = load i16* %r_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_1"/></StgValue>
</operation>

<operation id="451" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="452" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load = load i16* %r_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load"/></StgValue>
</operation>

<operation id="453" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="10">
<![CDATA[
:3  %r_coeffs_load_1 = load i16* %r_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_1"/></StgValue>
</operation>

<operation id="454" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_48 = shl i16 %r_coeffs_load_1, 1

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="455" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_72 = add i16 %r_coeffs_load, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="456" st_id="60" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_73 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_72)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="457" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="16" op_3_bw="2">
<![CDATA[
:7  call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_3, i16 %tmp_73, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
