From a3737d701336b5c90f9bc046673b653c2ea9a3d9 Mon Sep 17 00:00:00 2001
From: Alan Tull <atull@opensource.altera.com>
Date: Tue, 10 Mar 2015 11:37:38 -0500
Subject: [PATCH 120/172] FogBugz #270904-19: arria10: device tree: add i2c
 peripherals

Add the following i2c peripherals for arria10:
* Newhaven 16x2 lcd module
* max1619 temperature sensor
* ds1339 rtc
* ltc2977 monitor
* 24lc32 eeprom

Change the arria10 sdmmc and qspi dts's to have a common
socfpga_arria10_socdk.dtsi.  The only difference between the
socfpga_arria10_socdk_sdmmc.dts and socfpga_arria10_socdk_qspi.dts
is the sdmmc or qspi daughter card plugged into the socdk board.

Fix the copyright year and header for socfpga_arria10_socdk*.dts*

Enable ltc2977 and max1619 in defconfig.

Signed-off-by: Alan Tull <atull@opensource.altera.com>
[czou:Original patch taken from
https://github.com/altera-opensource/linux-socfpga.git socfpga-4.1]
Signed-off-by: czou <cao.zou@windriver.com>
---
 arch/arm/boot/dts/socfpga_arria10.dtsi            |   5 +
 arch/arm/boot/dts/socfpga_arria10_socdk.dtsi      | 228 ++++++++++++++++++++++
 arch/arm/boot/dts/socfpga_arria10_socdk_qspi.dts  | 215 +-------------------
 arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts | 184 +----------------
 arch/arm/configs/socfpga_defconfig                |   5 +-
 5 files changed, 256 insertions(+), 381 deletions(-)
 create mode 100644 arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
 mode change 100755 => 100644 arch/arm/boot/dts/socfpga_arria10_socdk_qspi.dts
 mode change 100755 => 100644 arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts

diff --git a/arch/arm/boot/dts/socfpga_arria10.dtsi b/arch/arm/boot/dts/socfpga_arria10.dtsi
index 1b795b6..bedaff2 100644
--- a/arch/arm/boot/dts/socfpga_arria10.dtsi
+++ b/arch/arm/boot/dts/socfpga_arria10.dtsi
@@ -497,6 +497,7 @@
 			compatible = "snps,designware-i2c";
 			reg = <0xffc02200 0x100>;
 			interrupts = <0 105 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&l4_sp_clk>;
 			status = "disabled";
 		};
 
@@ -506,6 +507,7 @@
 			compatible = "snps,designware-i2c";
 			reg = <0xffc02300 0x100>;
 			interrupts = <0 106 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&l4_sp_clk>;
 			status = "disabled";
 		};
 
@@ -515,6 +517,7 @@
 			compatible = "snps,designware-i2c";
 			reg = <0xffc02400 0x100>;
 			interrupts = <0 107 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&l4_sp_clk>;
 			status = "disabled";
 		};
 
@@ -524,6 +527,7 @@
 			compatible = "snps,designware-i2c";
 			reg = <0xffc02500 0x100>;
 			interrupts = <0 108 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&l4_sp_clk>;
 			status = "disabled";
 		};
 
@@ -533,6 +537,7 @@
 			compatible = "snps,designware-i2c";
 			reg = <0xffc02600 0x100>;
 			interrupts = <0 109 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&l4_sp_clk>;
 			status = "disabled";
 		};
 
diff --git a/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi b/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
new file mode 100644
index 0000000..59b63bb
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
@@ -0,0 +1,228 @@
+/*
+ * Copyright (C) 2015 Altera Corporation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License along with
+ * this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "socfpga_arria10.dtsi"
+
+/ {
+	model = "Altera SOCFPGA Arria 10";
+	compatible = "altr,socfpga-arria10", "altr,socfpga";
+
+	chosen {
+		bootargs = "console=ttyS0,115200 rootwait";
+	};
+
+	memory {
+		name = "memory";
+		device_type = "memory";
+		reg = <0x0 0x40000000>; /* 1GB */
+	};
+
+	a10_leds {
+		compatible = "gpio-leds";
+
+		a10sycon0 {
+			label = "a10sycon_led0";
+			gpios = <&gpio4 4 1>;
+		};
+
+		a10sycon1 {
+			label = "a10sycon_led1";
+			gpios = <&gpio4 5 1>;
+		};
+
+		a10sycon2 {
+			label = "a10sycon_led2";
+			gpios = <&gpio4 6 1>;
+		};
+
+		a10sycon03 {
+			label = "a10sycon_led3";
+			gpios = <&gpio4 7 1>;
+		};
+	};
+
+	a10_keys {
+		compatible = "gpio-keys";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		dip_sw0 {
+			label = "DIP_SW0";
+			gpios = <&gpio4 8 1>;
+			linux,code = <0x40>;
+			debounce-interval = <50>;
+		};
+
+		dip_sw1 {
+			label = "DIP_SW1";
+			gpios = <&gpio4 9 1>;
+			linux,code = <0x41>;
+			debounce-interval = <50>;
+		};
+
+		dip_sw2 {
+			label = "DIP_SW2";
+			gpios = <&gpio4 10 1>;
+			linux,code = <0x42>;
+			debounce-interval = <50>;
+		};
+
+		dip_sw3 {
+			label = "DIP_SW3";
+			gpios = <&gpio4 11 1>;
+			linux,code = <0x43>;
+			debounce-interval = <50>;
+		};
+
+		pb_sw0 {
+			label = "PB_SW0";
+			gpios = <&gpio4 12 1>;
+			linux,code = <0x44>;
+			debounce-interval = <50>;
+		};
+
+		pb_sw1 {
+			label = "PB_SW1";
+			gpios = <&gpio4 13 1>;
+			linux,code = <0x45>;
+			debounce-interval = <50>;
+		};
+
+		pb_sw2 {
+			label = "PB_SW2";
+			gpios = <&gpio4 14 1>;
+			linux,code = <0x46>;
+			debounce-interval = <50>;
+		};
+
+		pb_sw3 {
+			label = "PB_SW3";
+			gpios = <&gpio4 15 1>;
+			linux,code = <0x47>;
+			debounce-interval = <50>;
+		};
+	};
+
+	soc {
+		clkmgr@ffd04000 {
+			clocks {
+				osc1 {
+					clock-frequency = <25000000>;
+				};
+			};
+		};
+
+		serial1@ffc02100 {
+			status = "okay";
+		};
+
+		sysmgr@ffd06000 {
+			cpu1-start-addr = <0xffd06230>;
+		};
+	};
+};
+
+&gmac0 {
+	phy-mode = "rgmii";
+	phy-addr = <0xffffffff>; /* probe for phy addr */
+	rxd0-skew-ps = <0>;
+	rxd0-skew-ps = <0>;
+	rxd1-skew-ps = <0>;
+	rxd2-skew-ps = <0>;
+	rxd3-skew-ps = <0>;
+	txen-skew-ps = <0>;
+	txc-skew-ps = <0>;
+	rxdv-skew-ps = <0>;
+	rxc-skew-ps = <0>;
+	snps,max-mtu = <0>;
+	status = "okay";
+};
+
+&spi1 {
+	status = "okay";
+
+	a10_sysctl: a10_sysctl@0 {
+		compatible = "altr,a10sycon";
+		reg = <0>;
+		interrupt-parent = <&gpio1>;
+		/* low-level active IRQ at GPIO1_5 */
+		interrupts = <5 0x8>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+		spi-max-frequency = <1000000>;
+
+		gpio4: gpio-controller {
+			compatible = "altr,a10sycon-gpio";
+			gpio-controller;
+			#gpio-cells = <2>;
+			ngpios = <16>;
+		};
+
+		hwmon: a10hwmon {
+			compatible = "altr,a10sycon-hwmon";
+		};
+
+		a10rst: a10rst {
+			compatible = "altr,a10sycon-reset";
+			#reset-cells = <1>;
+		};
+	};
+};
+
+&usb0 {
+	status = "okay";
+};
+
+&i2c1 {
+	speed-mode = <0>;
+	status = "okay";
+
+	/*
+	 * adjust the falling times to decrease the i2c frequency to 50Khz
+	 * because the LCD module does not work at the standard 100Khz
+	 */
+	i2c-sda-falling-time-ns = <5000>;
+	i2c-scl-falling-time-ns = <5000>;
+
+	lcd: lcd@28 {
+		compatible = "newhaven,nhd-0216k3z-nsw-bbw";
+		reg = <0x28>;
+		height = <2>;
+		width = <16>;
+		brightness = <8>;
+	};
+
+	eeprom@51 {
+		compatible = "atmel,24c32";
+		reg = <0x51>;
+		pagesize = <32>;
+	};
+
+	rtc@68 {
+		compatible = "dallas,ds1339";
+		reg = <0x68>;
+	};
+
+	max@4c {
+		compatible = "max1619";
+		reg = <0x4c>;
+	};
+
+	ltc@5c {
+		compatible = "ltc2977";
+		reg = <0x5c>;
+	};
+};
diff --git a/arch/arm/boot/dts/socfpga_arria10_socdk_qspi.dts b/arch/arm/boot/dts/socfpga_arria10_socdk_qspi.dts
old mode 100755
new mode 100644
index 852b528..00eb4d8
--- a/arch/arm/boot/dts/socfpga_arria10_socdk_qspi.dts
+++ b/arch/arm/boot/dts/socfpga_arria10_socdk_qspi.dts
@@ -1,139 +1,24 @@
 /*
- * Copyright (C) 2014 Altera Corporation <www.altera.com>
+ * Copyright (C) 2015 Altera Corporation. All rights reserved.
  *
  * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
+ * it under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
  *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
  *
- * You should have received a copy of the GNU General Public License
- * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ * You should have received a copy of the GNU General Public License along with
+ * this program.  If not, see <http://www.gnu.org/licenses/>.
  */
 
 /dts-v1/;
-#include "socfpga_arria10.dtsi"
+#include "socfpga_arria10_socdk.dtsi"
 
 / {
-	model = "Altera SOCFPGA Arria 10";
-	compatible = "altr,socfpga-arria10", "altr,socfpga";
-
-	chosen {
-		bootargs = "console=ttyS0,115200 rootwait";
-	};
-
-	memory {
-		name = "memory";
-		device_type = "memory";
-		reg = <0x0 0x40000000>; /* 1GB */
-	};
-
-	a10_leds {
-		compatible = "gpio-leds";
-
-		a10sycon0 {
-			label = "a10sycon_led0";
-			gpios = <&gpio4 4 1>;
-		};
-
-		a10sycon1 {
-			label = "a10sycon_led1";
-			gpios = <&gpio4 5 1>;
-		};
-
-		a10sycon2 {
-			label = "a10sycon_led2";
-			gpios = <&gpio4 6 1>;
-		};
-
-		a10sycon03 {
-			label = "a10sycon_led3";
-			gpios = <&gpio4 7 1>;
-		};
-	};
-
-	a10_keys {
-		compatible = "gpio-keys";
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		dip_sw0 {
-			label = "DIP_SW0";
-			gpios = <&gpio4 8 1>;
-			linux,code = <0x40>;
-			debounce-interval = <50>;
-		};
-
-		dip_sw1 {
-			label = "DIP_SW1";
-			gpios = <&gpio4 9 1>;
-			linux,code = <0x41>;
-			debounce-interval = <50>;
-		};
-
-		dip_sw2 {
-			label = "DIP_SW2";
-			gpios = <&gpio4 10 1>;
-			linux,code = <0x42>;
-			debounce-interval = <50>;
-		};
-
-		dip_sw3 {
-			label = "DIP_SW3";
-			gpios = <&gpio4 11 1>;
-			linux,code = <0x43>;
-			debounce-interval = <50>;
-		};
-
-		pb_sw0 {
-			label = "PB_SW0";
-			gpios = <&gpio4 12 1>;
-			linux,code = <0x44>;
-			debounce-interval = <50>;
-		};
-
-		pb_sw1 {
-			label = "PB_SW1";
-			gpios = <&gpio4 13 1>;
-			linux,code = <0x45>;
-			debounce-interval = <50>;
-		};
-
-		pb_sw2 {
-			label = "PB_SW2";
-			gpios = <&gpio4 14 1>;
-			linux,code = <0x46>;
-			debounce-interval = <50>;
-		};
-
-		pb_sw3 {
-			label = "PB_SW3";
-			gpios = <&gpio4 15 1>;
-			linux,code = <0x47>;
-			debounce-interval = <50>;
-		};
-	};
 	soc {
-		clkmgr@ffd04000 {
-			clocks {
-				osc1 {
-					clock-frequency = <25000000>;
-				};
-			};
-		};
-
-		serial1@ffc02100 {
-			status = "okay";
-		};
-
-		sysmgr@ffd06000 {
-			cpu1-start-addr = <0xffd06230>;
-		};
-
 		qspi: spi@ff809000 {
 			compatible = "cadence,qspi";
 			#address-cells = <1>;
@@ -174,83 +59,3 @@
 		};
 	};
 };
-
-&gmac0 {
-	phy-mode = "rgmii";
-	phy-addr = <0xffffffff>; /* probe for phy addr */
-	rxd0-skew-ps = <0>;
-	rxd0-skew-ps = <0>;
-	rxd1-skew-ps = <0>;
-	rxd2-skew-ps = <0>;
-	rxd3-skew-ps = <0>;
-	txen-skew-ps = <0>;
-	txc-skew-ps = <2600>;
-	rxdv-skew-ps = <0>;
-	rxc-skew-ps = <2000>;
-	snps,max-mtu = <0>;
-	status = "okay";
-};
-
-&spi1 {
-	status = "okay";
-
-	a10_sysctl: a10_sysctl@0 {
-		compatible = "altr,a10sycon";
-		reg = <0>;
-		interrupt-parent = <&gpio1>;
-		/* low-level active IRQ at GPIO1_5 */
-		interrupts = <5 0x8>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-		spi-max-frequency = <1000000>;
-
-		gpio4: gpio-controller {
-			compatible = "altr,a10sycon-gpio";
-			gpio-controller;
-			#gpio-cells = <2>;
-			ngpios = <16>;
-		};
-
-		hwmon: a10hwmon {
-			compatible = "altr,a10sycon-hwmon";
-		};
-
-		a10rst: a10rst {
-			compatible = "altr,a10sycon-reset";
-			#reset-cells = <1>;
-		};
-	};
-};
-
-&qspi {
-	status = "okay";
-	flash0: n25q00@0 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "n25q00aa";
-		reg = <0>;      /* chip select */
-		spi-max-frequency = <100000000>;
-		m25p,fast-read;
-		page-size = <256>;
-		block-size = <16>; /* 2^16, 64KB */
-		read-delay = <4>;  /* delay value in read data capture register */
-		tshsl-ns = <50>;
-		tsd2d-ns = <50>;
-		tchsh-ns = <4>;
-		tslch-ns = <4>;
-
-		partition@qspi-boot {
-			label = "Boot and fpga data";
-			reg = <0x0 0x1B20000>;
-		};
-
-		partition@qspi-rootfs {
-			label = "Root Filesystem - JFFS2";
-			reg = <0x1B20000 0x64E0000>;
-		};
-	};
-};
-
-&usb0 {
-	status = "okay";
-};
diff --git a/arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts b/arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts
old mode 100755
new mode 100644
index e188cd4..28cf06d
--- a/arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts
+++ b/arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts
@@ -1,181 +1,21 @@
 /*
- * Copyright (C) 2014 Altera Corporation <www.altera.com>
+ * Copyright (C) 2015 Altera Corporation. All rights reserved.
  *
  * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
+ * it under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
  *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
  *
- * You should have received a copy of the GNU General Public License
- * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ * You should have received a copy of the GNU General Public License along with
+ * this program.  If not, see <http://www.gnu.org/licenses/>.
  */
 
 /dts-v1/;
-#include "socfpga_arria10.dtsi"
-
-/ {
-	model = "Altera SOCFPGA Arria 10";
-	compatible = "altr,socfpga-arria10", "altr,socfpga";
-
-	chosen {
-		bootargs = "console=ttyS0,115200 rootwait";
-	};
-
-	memory {
-		name = "memory";
-		device_type = "memory";
-		reg = <0x0 0x40000000>; /* 1GB */
-	};
-
-	a10_leds {
-		compatible = "gpio-leds";
-
-		a10sycon0 {
-			label = "a10sycon_led0";
-			gpios = <&gpio4 4 1>;
-		};
-
-		a10sycon1 {
-			label = "a10sycon_led1";
-			gpios = <&gpio4 5 1>;
-		};
-
-		a10sycon2 {
-			label = "a10sycon_led2";
-			gpios = <&gpio4 6 1>;
-		};
-
-		a10sycon03 {
-			label = "a10sycon_led3";
-			gpios = <&gpio4 7 1>;
-		};
-	};
-
-	a10_keys {
-		compatible = "gpio-keys";
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		dip_sw0 {
-			label = "DIP_SW0";
-			gpios = <&gpio4 8 1>;
-			linux,code = <0x40>;
-			debounce-interval = <50>;
-		};
-
-		dip_sw1 {
-			label = "DIP_SW1";
-			gpios = <&gpio4 9 1>;
-			linux,code = <0x41>;
-			debounce-interval = <50>;
-		};
-
-		dip_sw2 {
-			label = "DIP_SW2";
-			gpios = <&gpio4 10 1>;
-			linux,code = <0x42>;
-			debounce-interval = <50>;
-		};
-
-		dip_sw3 {
-			label = "DIP_SW3";
-			gpios = <&gpio4 11 1>;
-			linux,code = <0x43>;
-			debounce-interval = <50>;
-		};
-
-		pb_sw0 {
-			label = "PB_SW0";
-			gpios = <&gpio4 12 1>;
-			linux,code = <0x44>;
-			debounce-interval = <50>;
-		};
-
-		pb_sw1 {
-			label = "PB_SW1";
-			gpios = <&gpio4 13 1>;
-			linux,code = <0x45>;
-			debounce-interval = <50>;
-		};
-
-		pb_sw2 {
-			label = "PB_SW2";
-			gpios = <&gpio4 14 1>;
-			linux,code = <0x46>;
-			debounce-interval = <50>;
-		};
-
-		pb_sw3 {
-			label = "PB_SW3";
-			gpios = <&gpio4 15 1>;
-			linux,code = <0x47>;
-			debounce-interval = <50>;
-		};
-	};
-	soc {
-		clkmgr@ffd04000 {
-			clocks {
-				osc1 {
-					clock-frequency = <25000000>;
-				};
-			};
-		};
-
-		serial1@ffc02100 {
-			status = "okay";
-		};
-	};
-};
-
-&gmac0 {
-	phy-mode = "rgmii";
-	phy-addr = <0xffffffff>; /* probe for phy addr */
-	rxd0-skew-ps = <0>;
-	rxd0-skew-ps = <0>;
-	rxd1-skew-ps = <0>;
-	rxd2-skew-ps = <0>;
-	rxd3-skew-ps = <0>;
-	txen-skew-ps = <0>;
-	txc-skew-ps = <0>;
-	rxdv-skew-ps = <0>;
-	rxc-skew-ps = <0>;
-	snps,max-mtu = <0>;
-	status = "okay";
-};
-
-&spi1 {
-	a10_sysctl: a10_sysctl@0 {
-		compatible = "altr,a10sycon";
-		reg = <0>;
-		interrupt-parent = <&gpio1>;
-		/* low-level active IRQ at GPIO1_5 */
-		interrupts = <5 0x8>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-		spi-max-frequency = <1000000>;
-
-		gpio4: gpio-controller {
-			compatible = "altr,a10sycon-gpio";
-			gpio-controller;
-			#gpio-cells = <2>;
-			ngpios = <16>;
-		};
-
-		hwmon: a10hwmon {
-			compatible = "altr,a10sycon-hwmon";
-		};
-
-		a10rst: a10rst {
-			compatible = "altr,a10sycon-reset";
-			#reset-cells = <1>;
-		};
-	};
-};
+#include "socfpga_arria10_socdk.dtsi"
 
 &mmc {
 	status = "okay";
@@ -192,7 +32,3 @@
 		bus-width = <4>;
 	};
 };
-
-&usb0 {
-	status = "okay";
-};
diff --git a/arch/arm/configs/socfpga_defconfig b/arch/arm/configs/socfpga_defconfig
index df5ed76..d02f365 100644
--- a/arch/arm/configs/socfpga_defconfig
+++ b/arch/arm/configs/socfpga_defconfig
@@ -87,6 +87,9 @@ CONFIG_GPIOLIB=y
 CONFIG_GPIO_SYSFS=y
 CONFIG_GPIO_DWAPB=y
 CONFIG_GPIO_ALTERA=m
+CONFIG_GPIO_A10SYCON=y
+CONFIG_SENSORS_A10SYCON=y
+CONFIG_SENSORS_MAX1619=y
 CONFIG_PMBUS=y
 CONFIG_SENSORS_LTC2978=y
 CONFIG_SENSORS_LTC2978_REGULATOR=y
@@ -143,5 +146,3 @@ CONFIG_DETECT_HUNG_TASK=y
 CONFIG_FUNCTION_TRACER=y
 CONFIG_DEBUG_USER=y
 CONFIG_XZ_DEC=y
-CONFIG_GPIO_A10SYCON=y
-CONFIG_SENSORS_A10SYCON=y
-- 
1.9.1

