Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Oct  3 11:03:12 2024
| Host         : bigolBox running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_system_wrapper_control_sets_placed.rpt
| Design       : zynq_system_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             101 |           35 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              22 |            9 |
| Yes          | No                    | No                     |             306 |           85 |
| Yes          | No                    | Yes                    |              51 |           13 |
| Yes          | Yes                   | No                     |              46 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                            |                                                                           Enable Signal                                                                           |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                             |                                                                                                                                                          |                1 |              1 |         1.00 |
|  zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/trig_signal_reg_0 |                                                                                                                                                                   |                                                                                                                                                          |                1 |              1 |         1.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                   | zynq_system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                      |                1 |              2 |         2.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                          |                1 |              2 |         2.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              2 |         2.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0//i__n_0                                                                                                          | zynq_system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                      |                1 |              3 |         3.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                   | zynq_system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |         4.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                   | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                   | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_2          | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              4 |         2.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/MIDI_DECODER_FIFO/fifo_adapter_0/U0/tail[4]_i_1_n_0                                                                                                 | zynq_system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                      |                1 |              5 |         5.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | zynq_system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                          |                2 |              6 |         3.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/MIDI_DECODER_FIFO/fifo_adapter_0/U0/count_reg[5]_i_1_n_0                                                                                            | zynq_system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                      |                2 |              6 |         3.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                          |                2 |              7 |         3.50 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                          |                2 |              8 |         4.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg_i_1_n_0                                                                                          |                                                                                                                                                          |                5 |              8 |         1.60 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |                1 |              8 |         8.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                   | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                          |                2 |             10 |         5.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                          |                2 |             12 |         6.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |                5 |             12 |         2.40 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                          |                2 |             12 |         6.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                          |                2 |             12 |         6.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                          |                4 |             13 |         3.25 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |                6 |             13 |         2.17 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/MIDI_DECODER_FIFO/axi_regmap_0/U0/axi_araddr_1                                                                                                      |                                                                                                                                                          |                4 |             14 |         3.50 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/MIDI_DECODER_FIFO/axi_regmap_0/U0/axi_awaddr[15]_i_1_n_0                                                                                            |                                                                                                                                                          |                4 |             14 |         3.50 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/param_number[6]_i_1_n_0                                                                                          |                                                                                                                                                          |                4 |             15 |         3.75 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_valid                                                                                                       | zynq_system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                      |                5 |             16 |         3.20 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/MIDI_DECODER_FIFO/axi_regmap_0/U0/MM_i/p_7_out                                                                                                      | zynq_system_i/MIDI_DECODER_FIFO/axi_regmap_0/U0/MM_i/RESET                                                                                               |                3 |             16 |         5.33 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_2          |                                                                                                                                                          |                8 |             21 |         2.62 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/MIDI_DECODER_FIFO/fifo_adapter_0/U0/data_out_reg[15]_i_1_n_0                                                                                        | zynq_system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                      |                4 |             21 |         5.25 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                          |                8 |             23 |         2.88 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/MIDI_DECODER_FIFO/fifo_adapter_0/U0/p_0_in                                                                                                          |                                                                                                                                                          |                3 |             24 |         8.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                          |                6 |             30 |         5.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |                7 |             30 |         4.29 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |                6 |             30 |         5.00 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  | zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |                8 |             30 |         3.75 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                   |                                                                                                                                                          |               35 |            101 |         2.89 |
+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


