// Seed: 2681539212
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
endmodule
module module_1 (
    input uwire id_0
    , id_3,
    input wor   id_1
);
  assign id_3 = ~1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = id_1 + -1;
  wire  id_4;
  logic id_5;
  assign (pull1, strong0) id_3 = (id_3);
endmodule
module module_2 #(
    parameter id_16 = 32'd15
) (
    input wand id_0,
    input wor id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4[id_16 : ""],
    input tri id_5,
    output tri1 id_6,
    output tri0 id_7,
    output tri id_8,
    input tri0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri id_12,
    output wire id_13,
    input tri0 id_14,
    output uwire id_15,
    input supply1 _id_16,
    input uwire id_17,
    output tri0 id_18,
    input tri id_19,
    input uwire id_20
);
  nand primCall (id_7, id_19, id_17, id_5, id_10, id_2, id_12, id_3, id_0, id_9, id_4);
  module_0 modCall_1 (
      id_20,
      id_1
  );
endmodule
