{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696211021222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696211021222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 20:43:41 2023 " "Processing started: Sun Oct  1 20:43:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696211021222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696211021222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sincos -c sincos " "Command: quartus_map --read_settings_files=on --write_settings_files=off sincos -c sincos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696211021222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696211021486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696211021486 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simulation/questa/sincos_tb2.vhd " "Can't analyze file -- file simulation/questa/sincos_tb2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1696211027147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/sincos_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos/synthesis/submodules/sincos_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos_CORDIC_0-normal " "Found design unit 1: sincos_CORDIC_0-normal" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696211027357 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos_CORDIC_0 " "Found entity 1: sincos_CORDIC_0" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696211027357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696211027357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sincos/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package " "Found design unit 1: dspba_library_package" {  } { { "sincos/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696211027358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696211027358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file sincos/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696211027359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696211027359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696211027359 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696211027359 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696211027359 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696211027359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696211027359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/sincos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos/synthesis/sincos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos-rtl " "Found design unit 1: sincos-rtl" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696211027360 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos " "Found entity 1: sincos" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696211027360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696211027360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sincos " "Elaborating entity \"sincos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696211027380 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_s sincos.vhd(72) " "VHDL Process Statement warning at sincos.vhd(72): signal \"c_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696211027381 "|sincos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_s sincos.vhd(82) " "VHDL Process Statement warning at sincos.vhd(82): signal \"s_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696211027381 "|sincos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_2 sincos.vhd(92) " "VHDL Process Statement warning at sincos.vhd(92): signal \"c_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696211027381 "|sincos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_2 sincos.vhd(93) " "VHDL Process Statement warning at sincos.vhd(93): signal \"s_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696211027381 "|sincos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_i sincos.vhd(95) " "VHDL Process Statement warning at sincos.vhd(95): signal \"c_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696211027381 "|sincos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_i sincos.vhd(102) " "VHDL Process Statement warning at sincos.vhd(102): signal \"s_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696211027381 "|sincos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_2 sincos.vhd(110) " "VHDL Process Statement warning at sincos.vhd(110): signal \"c_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696211027381 "|sincos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_2 sincos.vhd(111) " "VHDL Process Statement warning at sincos.vhd(111): signal \"s_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696211027381 "|sincos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_f sincos.vhd(114) " "VHDL Process Statement warning at sincos.vhd(114): signal \"c_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696211027382 "|sincos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_f sincos.vhd(126) " "VHDL Process Statement warning at sincos.vhd(126): signal \"s_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696211027382 "|sincos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos_CORDIC_0 sincos_CORDIC_0:cordic_0 " "Elaborating entity \"sincos_CORDIC_0\" for hierarchy \"sincos_CORDIC_0:cordic_0\"" {  } { { "sincos/synthesis/sincos.vhd" "cordic_0" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696211027388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos_CORDIC_0:cordic_0\|dspba_delay:redist8_signA_uid7_sincosTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos_CORDIC_0:cordic_0\|dspba_delay:redist8_signA_uid7_sincosTest_b_2\"" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "redist8_signA_uid7_sincosTest_b_2" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696211027389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos_CORDIC_0:cordic_0\|dspba_delay:redist2_xMSB_uid96_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos_CORDIC_0:cordic_0\|dspba_delay:redist2_xMSB_uid96_sincosTest_b_1\"" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "redist2_xMSB_uid96_sincosTest_b_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696211027390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos_CORDIC_0:cordic_0\|dspba_delay:redist0_yPostExc_uid124_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos_CORDIC_0:cordic_0\|dspba_delay:redist0_yPostExc_uid124_sincosTest_b_1\"" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "redist0_yPostExc_uid124_sincosTest_b_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696211027391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c_int\[1\] GND " "Pin \"c_int\[1\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|c_int[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_int\[2\] GND " "Pin \"c_int\[2\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|c_int[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_int\[6\] VCC " "Pin \"c_int\[6\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|c_int[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[0\] VCC " "Pin \"c_sign\[0\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|c_sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[1\] VCC " "Pin \"c_sign\[1\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|c_sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[2\] VCC " "Pin \"c_sign\[2\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|c_sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[3\] VCC " "Pin \"c_sign\[3\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|c_sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[4\] VCC " "Pin \"c_sign\[4\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|c_sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_sign\[5\] VCC " "Pin \"c_sign\[5\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|c_sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_int\[1\] GND " "Pin \"s_int\[1\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|s_int[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_int\[2\] GND " "Pin \"s_int\[2\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|s_int[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_int\[6\] VCC " "Pin \"s_int\[6\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|s_int[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[0\] VCC " "Pin \"s_sign\[0\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|s_sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[1\] VCC " "Pin \"s_sign\[1\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|s_sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[2\] VCC " "Pin \"s_sign\[2\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|s_sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[3\] VCC " "Pin \"s_sign\[3\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|s_sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[4\] VCC " "Pin \"s_sign\[4\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|s_sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_sign\[5\] VCC " "Pin \"s_sign\[5\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.vhd" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW3/sincos/synthesis/sincos.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696211027798 "|sincos|s_sign[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696211027798 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696211027855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696211028125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696211028125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696211028153 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696211028153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Implemented 286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696211028153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696211028153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696211028163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 20:43:48 2023 " "Processing ended: Sun Oct  1 20:43:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696211028163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696211028163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696211028163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696211028163 ""}
