/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

module la_dsync(clk, in, out);
  wire _0_;
  wire _1_;
  input clk;
  wire clk;
  input in;
  wire in;
  output out;
  wire out;
  wire \shiftreg[0] ;
  DFF_X1 \out_$_DFF_P__Q  (
    .CK(clk),
    .D(\shiftreg[0] ),
    .Q(out),
    .QN(_0_)
  );
  DFF_X1 \shiftreg_$_DFF_P__Q  (
    .CK(clk),
    .D(in),
    .Q(\shiftreg[0] ),
    .QN(_1_)
  );
endmodule
