<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: pcie.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('pcie_2pcie_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">pcie/pcie.h File Reference<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__PCIE__MODULE.html">APIs for PCIE</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>PCIE Driver API/interface file. </p>
</div>
<p><a href="pcie_2pcie_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__DeviceCfgBaseAddr.html">Pcie_DeviceCfgBaseAddr</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="structPcie__DeviceCfg.html" title="PCIe device configuration.">Pcie_DeviceCfg</a> is used to specify device level configuration of the driver instance.  <a href="structPcie__DeviceCfgBaseAddr.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__ObAtuCfg.html">Pcie_ObAtuCfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPcie__ObAtuCfg.html" title="Pcie_ObAtuCfg specifies the Outbound ATU configurations for PCIe.">Pcie_ObAtuCfg</a> specifies the Outbound ATU configurations for PCIe.  <a href="structPcie__ObAtuCfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__IbAtuCfg.html">Pcie_IbAtuCfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPcie__IbAtuCfg.html" title="Pcie_IbAtuCfg specifies the Inbound ATU configurations for PCIe.">Pcie_IbAtuCfg</a> specifies the Inbound ATU configurations for PCIe.  <a href="structPcie__IbAtuCfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__RegisterMsiIsrParams.html">Pcie_RegisterMsiIsrParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPcie__RegisterMsiIsrParams.html" title="Pcie_RegisterMsiIsrParams specifies the parameters to register an ISR for MSI.">Pcie_RegisterMsiIsrParams</a> specifies the parameters to register an ISR for MSI.  <a href="structPcie__RegisterMsiIsrParams.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__RegisterMsixIsrParams.html">Pcie_RegisterMsixIsrParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPcie__RegisterMsixIsrParams.html" title="Pcie_RegisterMsixIsrParams specifies the parameters to register an ISR for MSIX.">Pcie_RegisterMsixIsrParams</a> specifies the parameters to register an ISR for MSIX.  <a href="structPcie__RegisterMsixIsrParams.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__MsiIsrCtrl.html">Pcie_MsiIsrCtrl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe MSI Isr control structure.  <a href="structPcie__MsiIsrCtrl.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__MsixIsrCtrl.html">Pcie_MsixIsrCtrl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR and arguement list for MSIx.  <a href="structPcie__MsixIsrCtrl.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__MsixTblEntry.html">Pcie_MsixTblEntry</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe MSIx table entry.  <a href="structPcie__MsixTblEntry.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__MsixTbl.html">Pcie_MsixTbl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__Attrs.html">Pcie_Attrs</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe atributes.  <a href="structPcie__Attrs.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__Object.html">Pcie_Object</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe driver object.  <a href="structPcie__Object.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__DeviceCfg.html">Pcie_DeviceCfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe device configuration.  <a href="structPcie__DeviceCfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__InitCfg.html">Pcie_InitCfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe configuration for initalization.  <a href="structPcie__InitCfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__Config.html">Pcie_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIE global configuration array.  <a href="structPcie__Config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__BarCfg.html">Pcie_BarCfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe BAR configuration info.  <a href="structPcie__BarCfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__IbTransCfg.html">Pcie_IbTransCfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inbound traslation configuration info The <a class="el" href="structPcie__IbTransCfg.html" title="Inbound traslation configuration info The Pcie_IbTransCfg is used to configure the Inbound Translatio...">Pcie_IbTransCfg</a> is used to configure the Inbound Translation Registers.  <a href="structPcie__IbTransCfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__AtuRegionParams.html">Pcie_AtuRegionParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Structure defines the ATU region parameters.  <a href="structPcie__AtuRegionParams.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab2fcbb57f124c1e2283ef78f84d91228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gab2fcbb57f124c1e2283ef78f84d91228">PCIE_MAX_PERIPHS</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:gab2fcbb57f124c1e2283ef78f84d91228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PCIe devices supported by the driver.  <a href="group__DRV__PCIE__MODULE.html#gab2fcbb57f124c1e2283ef78f84d91228">More...</a><br /></td></tr>
<tr class="separator:gab2fcbb57f124c1e2283ef78f84d91228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ed38b0f39b9e8f1b9104473116715f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga59ed38b0f39b9e8f1b9104473116715f">PCIE_MAX_MSI_IRQ</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="memdesc:ga59ed38b0f39b9e8f1b9104473116715f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PCIe MSI interrupts supported.  <a href="group__DRV__PCIE__MODULE.html#ga59ed38b0f39b9e8f1b9104473116715f">More...</a><br /></td></tr>
<tr class="separator:ga59ed38b0f39b9e8f1b9104473116715f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93866bbca015d493f70b9208adc2873d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga93866bbca015d493f70b9208adc2873d">PCIE_MAX_MSIX_IRQ</a>&#160;&#160;&#160;(2048U)</td></tr>
<tr class="memdesc:ga93866bbca015d493f70b9208adc2873d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maxmium number of MSIx interrupts supported.  <a href="group__DRV__PCIE__MODULE.html#ga93866bbca015d493f70b9208adc2873d">More...</a><br /></td></tr>
<tr class="separator:ga93866bbca015d493f70b9208adc2873d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55fc5bad0890960732a6154655c72155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga55fc5bad0890960732a6154655c72155">PCIE_MAX_NUM_IBATU</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ga55fc5bad0890960732a6154655c72155"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of configurable Inbound ATUs.  <a href="group__DRV__PCIE__MODULE.html#ga55fc5bad0890960732a6154655c72155">More...</a><br /></td></tr>
<tr class="separator:ga55fc5bad0890960732a6154655c72155"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga35e24da91bab8ac616d0b2ae5303b08b"><td class="memItemLeft" align="right" valign="top">typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a></td></tr>
<tr class="memdesc:ga35e24da91bab8ac616d0b2ae5303b08b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver handle returned by <a class="el" href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9" title="This function opens a given PCIe peripheral.">Pcie_open()</a> call.  <a href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">More...</a><br /></td></tr>
<tr class="separator:ga35e24da91bab8ac616d0b2ae5303b08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15cbd2d384bcaf03f3755ec857e9bb5c"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga15cbd2d384bcaf03f3755ec857e9bb5c">Pcie_MsiIsr</a>) (void *arg, uint32_t msiData)</td></tr>
<tr class="memdesc:ga15cbd2d384bcaf03f3755ec857e9bb5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function pointer for the PCIe MSI ISR.  <a href="group__DRV__PCIE__MODULE.html#ga15cbd2d384bcaf03f3755ec857e9bb5c">More...</a><br /></td></tr>
<tr class="separator:ga15cbd2d384bcaf03f3755ec857e9bb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b31de5da673b8a9837bb11d9ae0f558"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga2b31de5da673b8a9837bb11d9ae0f558">Pcie_MsixIsr</a>) (void *arg, uint32_t msixData)</td></tr>
<tr class="memdesc:ga2b31de5da673b8a9837bb11d9ae0f558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function pointer for the PCIe MSIx ISR.  <a href="group__DRV__PCIE__MODULE.html#ga2b31de5da673b8a9837bb11d9ae0f558">More...</a><br /></td></tr>
<tr class="separator:ga2b31de5da673b8a9837bb11d9ae0f558"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga3713c97a68334b2893002f5eb6a83b32"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga3713c97a68334b2893002f5eb6a83b32">Pcie_Mode</a> { <a class="el" href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32a0b6d26aa350d28d2e431a15c2ff0bf5d">PCIE_EP_MODE</a> = 0, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32ae0a8c043b94a636ffc8f7eff48a02529">PCIE_LEGACY_EP_MODE</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32ae95e14ab053f435c3a23b855ebf725aa">PCIE_RC_MODE</a>
 }</td></tr>
<tr class="memdesc:ga3713c97a68334b2893002f5eb6a83b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">These are the possible values for PCIe mode.  <a href="group__DRV__PCIE__MODULE.html#ga3713c97a68334b2893002f5eb6a83b32">More...</a><br /></td></tr>
<tr class="separator:ga3713c97a68334b2893002f5eb6a83b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf143d427af0d51ac19231c9f8bce709e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gaf143d427af0d51ac19231c9f8bce709e">Pcie_Gen</a> { <a class="el" href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709ea5bfccfb6b6b96de9bfe31c451a87613c">PCIE_GEN1</a> = 1, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709eaf1a9c39d97d197cad54a3835fa7647f4">PCIE_GEN2</a> = 2, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf143d427af0d51ac19231c9f8bce709ea40355d08cc05a4d32476216e79272be2">PCIE_GEN3</a> = 3
 }</td></tr>
<tr class="memdesc:gaf143d427af0d51ac19231c9f8bce709e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for PCIE generations.  <a href="group__DRV__PCIE__MODULE.html#gaf143d427af0d51ac19231c9f8bce709e">More...</a><br /></td></tr>
<tr class="separator:gaf143d427af0d51ac19231c9f8bce709e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb1942921f3db590e63099e56137f1e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga7fb1942921f3db590e63099e56137f1e">Pcie_RefClk_Mode</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1eae6d8e14affc4ba15adce033e8d051329">PCIE_REFCLK_MODE_INT_NOSSC_OUTDIS</a> = 1, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea993693594f5d72304d2f3f30ea0cb95b">PCIE_REFCLK_MODE_INT_SSC_OUTDIS</a> = 2, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea348106a8a75cd1e967366a7d23efe126">PCIE_REFCLK_MODE_INT_NOSSC_OUTEN</a> = 3, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea1a5e7dbe94895da2093239f6820fe6fc">PCIE_REFCLK_MODE_INT_SSC_OUTEN</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1eadd247bdccef440efdde8bb341ad7c7a9">PCIE_REFCLK_MODE_EXT_NOSSC</a> = 5, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga7fb1942921f3db590e63099e56137f1ea67de847db3e429fea5123faa91546f1c">PCIE_REFCLK_MODE_EXT_SSC</a> = 6
<br />
 }</td></tr>
<tr class="memdesc:ga7fb1942921f3db590e63099e56137f1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for PCIe Reference Clock mode.  <a href="group__DRV__PCIE__MODULE.html#ga7fb1942921f3db590e63099e56137f1e">More...</a><br /></td></tr>
<tr class="separator:ga7fb1942921f3db590e63099e56137f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fcb2a2c0c9f765804ded62889a206f1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga6fcb2a2c0c9f765804ded62889a206f1">Pcie_SRIS_Mode</a> { <a class="el" href="group__DRV__PCIE__MODULE.html#gga6fcb2a2c0c9f765804ded62889a206f1a3c897890b04a6e62e7dfb3c485113765">PCIE_REFCLK_SRIS_DISABLED</a> = 0, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga6fcb2a2c0c9f765804ded62889a206f1a19c1a082bfe5007d136368e306fd656c">PCIE_REFCLK_SRIS_ENABLED</a> = 1
 }</td></tr>
<tr class="memdesc:ga6fcb2a2c0c9f765804ded62889a206f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for PCIe SRIS mode.  <a href="group__DRV__PCIE__MODULE.html#ga6fcb2a2c0c9f765804ded62889a206f1">More...</a><br /></td></tr>
<tr class="separator:ga6fcb2a2c0c9f765804ded62889a206f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e51b69c8de963a2154078689481c2a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga73e51b69c8de963a2154078689481c2a">Pcie_PwrState</a> { <a class="el" href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aaa924c77db588cf9a898fff00fecdc2de">PCIE_PWR_STATE_D0</a> = 0, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aa8da5f4ead6d46b1be471f2f8068c988b">PCIE_PWR_STATE_D1</a> = 1, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga73e51b69c8de963a2154078689481c2aa9105113c61036ea8a8e1b653774b2b9d">PCIE_PWR_STATE_D3hot</a> = 2
 }</td></tr>
<tr class="memdesc:ga73e51b69c8de963a2154078689481c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for PCIE Power State.  <a href="group__DRV__PCIE__MODULE.html#ga73e51b69c8de963a2154078689481c2a">More...</a><br /></td></tr>
<tr class="separator:ga73e51b69c8de963a2154078689481c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23687c97c3827338b112895dea5eb400"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga23687c97c3827338b112895dea5eb400">Pcie_IntPin</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400a586ff639f3ee66ee15c3b81d5469e4fe">PCIE_INT_PINNONE</a> = 0, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400ae2c4f5eeb3266240be9178f46211d00d">PCIE_INT_PINA</a> = 1, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400a3e4803b9a0d770903eda80a22c8e9dd3">PCIE_INT_PINB</a> = 2, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400ade74ee6c648cc2e48d668052af4e772e">PCIE_INT_PINC</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#gga23687c97c3827338b112895dea5eb400afaabd2f6af8a3d7ad0108dd6611b974f">PCIE_INT_PIND</a> = 4
<br />
 }</td></tr>
<tr class="memdesc:ga23687c97c3827338b112895dea5eb400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for PCIE Legacy Interrupt Pin.  <a href="group__DRV__PCIE__MODULE.html#ga23687c97c3827338b112895dea5eb400">More...</a><br /></td></tr>
<tr class="separator:ga23687c97c3827338b112895dea5eb400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab157746d2cddf57e04970cc728203500"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gab157746d2cddf57e04970cc728203500">Pcie_BarPref</a> { <a class="el" href="group__DRV__PCIE__MODULE.html#ggab157746d2cddf57e04970cc728203500a4b1ce853788efa2c6e3e96fd8504aaa4">PCIE_BAR_NON_PREF</a> = 0, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggab157746d2cddf57e04970cc728203500a7ab4e68bf0d6509fea6dd554d4ea6a7a">PCIE_BAR_PREF</a>
 }</td></tr>
<tr class="memdesc:gab157746d2cddf57e04970cc728203500"><td class="mdescLeft">&#160;</td><td class="mdescRight">These are the possible values for Prefetch BAR configuration.  <a href="group__DRV__PCIE__MODULE.html#gab157746d2cddf57e04970cc728203500">More...</a><br /></td></tr>
<tr class="separator:gab157746d2cddf57e04970cc728203500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2232280353dc1a7c6053f3c108375432"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga2232280353dc1a7c6053f3c108375432">Pcie_BarType</a> { <a class="el" href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a124602fad81971524b2363611cc8fa80">PCIE_BAR_TYPE32</a> = 0, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a410c7f6e4530bec530f091806b8116cd">PCIE_BAR_RSVD</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga2232280353dc1a7c6053f3c108375432a227128e1e395b721b20254283e5698fd">PCIE_BAR_TYPE64</a>
 }</td></tr>
<tr class="memdesc:ga2232280353dc1a7c6053f3c108375432"><td class="mdescLeft">&#160;</td><td class="mdescRight">These are the possible values for Type BAR configuration.  <a href="group__DRV__PCIE__MODULE.html#ga2232280353dc1a7c6053f3c108375432">More...</a><br /></td></tr>
<tr class="separator:ga2232280353dc1a7c6053f3c108375432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44140d2ee3e4893c96ee847ddef25365"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga44140d2ee3e4893c96ee847ddef25365">Pcie_BarMem</a> { <a class="el" href="group__DRV__PCIE__MODULE.html#gga44140d2ee3e4893c96ee847ddef25365aa9ba200f304e6d645b62da5407e464a7">PCIE_BAR_MEM_MEM</a> = 0, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga44140d2ee3e4893c96ee847ddef25365aad94c63d069111a0190beef14e5cd331">PCIE_BAR_MEM_IO</a>
 }</td></tr>
<tr class="memdesc:ga44140d2ee3e4893c96ee847ddef25365"><td class="mdescLeft">&#160;</td><td class="mdescRight">These are the possible values for Memory BAR configuration.  <a href="group__DRV__PCIE__MODULE.html#ga44140d2ee3e4893c96ee847ddef25365">More...</a><br /></td></tr>
<tr class="separator:ga44140d2ee3e4893c96ee847ddef25365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f83e43018d564b4def655ce655d2b12"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga4f83e43018d564b4def655ce655d2b12">Pcie_AtuRegionDir</a> { <a class="el" href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12a25ff011d6c8d0b510616bc8a22178e2b">PCIE_ATU_REGION_DIR_OUTBOUND</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12ad5e2a2a37ef8573d716abf5ed153ea1f">PCIE_ATU_REGION_DIR_INBOUND</a>
 }</td></tr>
<tr class="memdesc:ga4f83e43018d564b4def655ce655d2b12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select PCIe ATU(Address translation unit) region direction(Inbound or Outbound). This enum is used while configuring inbound or outbound region.  <a href="group__DRV__PCIE__MODULE.html#ga4f83e43018d564b4def655ce655d2b12">More...</a><br /></td></tr>
<tr class="separator:ga4f83e43018d564b4def655ce655d2b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf862ef4f28955c0fb71cb2472f31885b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b">Pcie_TlpType</a> { <a class="el" href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885bac64aa90dbbbd9bcedec07382e126de3e">PCIE_TLP_TYPE_MEM</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885baae8e47362704cc5147ebd76146a24475">PCIE_TLP_TYPE_IO</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885bad22aa65e4490b931b9e12734c92eba8e">PCIE_TLP_TYPE_CFG</a>
 }</td></tr>
<tr class="memdesc:gaf862ef4f28955c0fb71cb2472f31885b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum is used to select PCIe TLP(Transaction layer packet) type while configuring inbound or outbound region.  <a href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b">More...</a><br /></td></tr>
<tr class="separator:gaf862ef4f28955c0fb71cb2472f31885b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d2149ed64b5633483531913b3c8702"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga26d2149ed64b5633483531913b3c8702">Pcie_AtuRegionMatchMode</a> { <a class="el" href="group__DRV__PCIE__MODULE.html#gga26d2149ed64b5633483531913b3c8702afa2bcd1f50462d8fc8130bafb71644f8">PCIE_ATU_REGION_MATCH_MODE_ADDR</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga26d2149ed64b5633483531913b3c8702a4de79bae798284c172a923a843484fa8">PCIE_ATU_REGION_MATCH_MODE_BAR</a>
 }</td></tr>
<tr class="memdesc:ga26d2149ed64b5633483531913b3c8702"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select address or BAR match mode.  <a href="group__DRV__PCIE__MODULE.html#ga26d2149ed64b5633483531913b3c8702">More...</a><br /></td></tr>
<tr class="separator:ga26d2149ed64b5633483531913b3c8702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b04fa965f22414b8f62d55fed21469"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga64b04fa965f22414b8f62d55fed21469">Pcie_Location</a> { <a class="el" href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469af2d06e26f5c9b7025a906b7ca64a3154">PCIE_LOCATION_LOCAL</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469a8cbbc5b8b0050389cfc376c91e78311e">PCIE_LOCATION_REMOTE</a>
 }</td></tr>
<tr class="memdesc:ga64b04fa965f22414b8f62d55fed21469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for PCIe access type remote/local.  <a href="group__DRV__PCIE__MODULE.html#ga64b04fa965f22414b8f62d55fed21469">More...</a><br /></td></tr>
<tr class="separator:ga64b04fa965f22414b8f62d55fed21469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9de849d1afb69bf0ce073745ffdc884"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gaf9de849d1afb69bf0ce073745ffdc884">Pcie_LtssmState</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6f36e7d8baa4b661c013ba48ce1f30a9">PCIE_LTSSM_DETECT_QUIET</a> =0, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1687031a518fe59da89b52fa6c36e412">PCIE_LTSSM_DETECT_ACT</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884afc8afeb75fe5260db0a1401f86228dd5">PCIE_LTSSM_POLL_ACTIVE</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a137e15c7140cd7227a6c2ba89dca9a14">PCIE_LTSSM_POLL_COMPLIANCE</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884ae9c9276612b15b78e449f6459569bc45">PCIE_LTSSM_POLL_CONFIG</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aadf1262d4d30d7e6914aaca8ba98350e">PCIE_LTSSM_PRE_DETECT_QUIET</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aec40092a70a88c0ba1be51f08eed7fe6">PCIE_LTSSM_DETECT_WAIT</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a9058447f9c4939429a29e8cc190170c8">PCIE_LTSSM_CFG_LINKWD_START</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a729025cee51838262d25ea50457683bf">PCIE_LTSSM_CFG_LINKWD_ACEPT</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a28bce285a31dcf85ee8a6c3fbcabf8c9">PCIE_LTSSM_CFG_LANENUM_WAIT</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6a9505131f85cbf247f6a5b9acd645bc">PCIE_LTSSM_CFG_LANENUM_ACEPT</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1ce00c784186105381027605267f22e1">PCIE_LTSSM_CFG_COMPLETE</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a6c3eb3d025da8fc46b6221a45bfaf004">PCIE_LTSSM_CFG_IDLE</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a36808ecbdc9c7ad94b38e0f3d0558c26">PCIE_LTSSM_RCVRY_LOCK</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a756d003656570c5c9c7009f02e326f05">PCIE_LTSSM_RCVRY_SPEED</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a10bf2fa6f5f03f376ce6fb93954fa0e7">PCIE_LTSSM_RCVRY_RCVRCFG</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884af50b03ae74f5a80c5a700a8a14c4bd06">PCIE_LTSSM_RCVRY_IDLE</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a3a0c6b66c37e15c232fee55388f8a637">PCIE_LTSSM_L0</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a1ca30301076d665168aef99883a53cf0">PCIE_LTSSM_L0S</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a521c3124f761e46e1258413e1ee378bb">PCIE_LTSSM_L123_SEND_EIDLE</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a02dfff9f366a5e9ccaebe02aed3bee47">PCIE_LTSSM_L1_IDLE</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aa39c69bc2ffe6e3861a522fcaf161818">PCIE_LTSSM_L2_IDLE</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a953b9d4a980514a3fedaebdc07cb761b">PCIE_LTSSM_L2_WAKE</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aab06f9b186fc398686f66abd16a08743">PCIE_LTSSM_DISABLED_ENTRY</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a93dd8cf537169804f801788f52d1dd6f">PCIE_LTSSM_DISABLED_IDLE</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a04dee9cde87635301641d1eafb85fa72">PCIE_LTSSM_DISABLED</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a0a60d27935b23679d173fe56aa4ea6e0">PCIE_LTSSM_LPBK_ENTRY</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a7371d0af0b68a719c9705ac301d7298f">PCIE_LTSSM_LPBK_ACTIVE</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a8c0440a04c8e41e939f0f2cc6f8d0d06">PCIE_LTSSM_LPBK_EXIT</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884aeedbf73ab512b1c682ce632496b27258">PCIE_LTSSM_LPBK_EXIT_TIMEOUT</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884afb7b7335c50632e7ba0ad2d4f002c300">PCIE_LTSSM_HOT_RESET_ENTRY</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a7ed3c0341c851341ce7adec73f3d9aa1">PCIE_LTSSM_HOT_RESET</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a43dd77e7721819ae2ec32f3a30427681">PCIE_LTSSM_RCVRY_EQ0</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a54165dd03cbbae1d02f587ac3b5392a6">PCIE_LTSSM_RCVRY_EQ1</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a9b8cdaf9f515bcd5e6264875e6158f80">PCIE_LTSSM_RCVRY_EQ2</a>, 
<a class="el" href="group__DRV__PCIE__MODULE.html#ggaf9de849d1afb69bf0ce073745ffdc884a5c21d93c955a2a6ce6f6b643029adc96">PCIE_LTSSM_RCVRY_EQ3</a>
<br />
 }</td></tr>
<tr class="memdesc:gaf9de849d1afb69bf0ce073745ffdc884"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for possible values for encoding LTSSM state.  <a href="group__DRV__PCIE__MODULE.html#gaf9de849d1afb69bf0ce073745ffdc884">More...</a><br /></td></tr>
<tr class="separator:gaf9de849d1afb69bf0ce073745ffdc884"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7f59536791677e95fdf889b51e2bf87f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga7f59536791677e95fdf889b51e2bf87f">Pcie_init</a> (void)</td></tr>
<tr class="memdesc:ga7f59536791677e95fdf889b51e2bf87f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function initializes the PCIe module.  <a href="group__DRV__PCIE__MODULE.html#ga7f59536791677e95fdf889b51e2bf87f">More...</a><br /></td></tr>
<tr class="separator:ga7f59536791677e95fdf889b51e2bf87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793a8260b25825f3cb8c08e7550075b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9">Pcie_open</a> (uint32_t <a class="el" href="tisci__rm__udmap_8h.html#a852b86a2eaee9852ada7a43e61e311a2">index</a>)</td></tr>
<tr class="memdesc:ga793a8260b25825f3cb8c08e7550075b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function opens a given PCIe peripheral.  <a href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9">More...</a><br /></td></tr>
<tr class="separator:ga793a8260b25825f3cb8c08e7550075b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb504e5edd2779a1b9500b74d8355326"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gaeb504e5edd2779a1b9500b74d8355326">Pcie_close</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle)</td></tr>
<tr class="memdesc:gaeb504e5edd2779a1b9500b74d8355326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to close PCIe peripheral specified by PCIe handle.  <a href="group__DRV__PCIE__MODULE.html#gaeb504e5edd2779a1b9500b74d8355326">More...</a><br /></td></tr>
<tr class="separator:gaeb504e5edd2779a1b9500b74d8355326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067010e64808eb2175c0dc5e1b22199a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structPcie__DeviceCfgBaseAddr.html">Pcie_DeviceCfgBaseAddr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga067010e64808eb2175c0dc5e1b22199a">Pcie_handleGetBases</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle)</td></tr>
<tr class="memdesc:ga067010e64808eb2175c0dc5e1b22199a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the device base address info for the PCIe peripheral.  <a href="group__DRV__PCIE__MODULE.html#ga067010e64808eb2175c0dc5e1b22199a">More...</a><br /></td></tr>
<tr class="separator:ga067010e64808eb2175c0dc5e1b22199a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87c55745b053a10c9f852b8d96cf323"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gaa87c55745b053a10c9f852b8d96cf323">Pcie_setInterfaceMode</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <a class="el" href="group__DRV__PCIE__MODULE.html#ga3713c97a68334b2893002f5eb6a83b32">Pcie_Mode</a> <a class="el" href="tisci__rm__ra_8h.html#a37e90f5e3bd99fac2021fb3a326607d4">mode</a>, <a class="el" href="group__DRV__PCIE__MODULE.html#gaf143d427af0d51ac19231c9f8bce709e">Pcie_Gen</a> gen)</td></tr>
<tr class="memdesc:gaa87c55745b053a10c9f852b8d96cf323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set interfac mode (RC/EP)  <a href="group__DRV__PCIE__MODULE.html#gaa87c55745b053a10c9f852b8d96cf323">More...</a><br /></td></tr>
<tr class="separator:gaa87c55745b053a10c9f852b8d96cf323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac277bdc66abc7f565d56d097f8c494a3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gac277bdc66abc7f565d56d097f8c494a3">Pcie_getMemSpaceReserved</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, uint32_t *resSize)</td></tr>
<tr class="memdesc:gac277bdc66abc7f565d56d097f8c494a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pcie_getMemSpaceReserved returns amount of reserved space between beginning of hardware's data area and the base returned by <a class="el" href="group__DRV__PCIE__MODULE.html#ga60c81078edd068f2e940753790998883">Pcie_getMemSpaceRange</a>.  <a href="group__DRV__PCIE__MODULE.html#gac277bdc66abc7f565d56d097f8c494a3">More...</a><br /></td></tr>
<tr class="separator:gac277bdc66abc7f565d56d097f8c494a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c81078edd068f2e940753790998883"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga60c81078edd068f2e940753790998883">Pcie_getMemSpaceRange</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, void **base, uint32_t *<a class="el" href="tisci__rm__ra_8h.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>)</td></tr>
<tr class="memdesc:ga60c81078edd068f2e940753790998883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the PCIe Internal Address Range for the memory space. This range is used for accessing memory.  <a href="group__DRV__PCIE__MODULE.html#ga60c81078edd068f2e940753790998883">More...</a><br /></td></tr>
<tr class="separator:ga60c81078edd068f2e940753790998883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f71e1984fa7d9073ba87a4bdf1be25"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga47f71e1984fa7d9073ba87a4bdf1be25">Pcie_cfgBar</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, const <a class="el" href="structPcie__BarCfg.html">Pcie_BarCfg</a> *barCfg)</td></tr>
<tr class="memdesc:ga47f71e1984fa7d9073ba87a4bdf1be25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a BAR Register (32 bits)  <a href="group__DRV__PCIE__MODULE.html#ga47f71e1984fa7d9073ba87a4bdf1be25">More...</a><br /></td></tr>
<tr class="separator:ga47f71e1984fa7d9073ba87a4bdf1be25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988d72e64ce68a8cb385b25e139b1ab7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga988d72e64ce68a8cb385b25e139b1ab7">Pcie_atuRegionConfig</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <a class="el" href="group__DRV__PCIE__MODULE.html#ga64b04fa965f22414b8f62d55fed21469">Pcie_Location</a> location, uint32_t atuRegionIndex, const <a class="el" href="structPcie__AtuRegionParams.html">Pcie_AtuRegionParams</a> *atuRegionParams)</td></tr>
<tr class="memdesc:ga988d72e64ce68a8cb385b25e139b1ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure address translation registers.  <a href="group__DRV__PCIE__MODULE.html#ga988d72e64ce68a8cb385b25e139b1ab7">More...</a><br /></td></tr>
<tr class="separator:ga988d72e64ce68a8cb385b25e139b1ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07a86c7609031764493e4b074050c2a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gae07a86c7609031764493e4b074050c2a">Pcie_getVendorId</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <a class="el" href="group__DRV__PCIE__MODULE.html#ga64b04fa965f22414b8f62d55fed21469">Pcie_Location</a> location, uint32_t *vendorId, uint32_t *deviceId)</td></tr>
<tr class="memdesc:gae07a86c7609031764493e4b074050c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get vendor ID and device ID of Pcie Device.  <a href="group__DRV__PCIE__MODULE.html#gae07a86c7609031764493e4b074050c2a">More...</a><br /></td></tr>
<tr class="separator:gae07a86c7609031764493e4b074050c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5903642a8913fb66ca1de0b9bedd380d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga5903642a8913fb66ca1de0b9bedd380d">Pcie_getPwrState</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <a class="el" href="group__DRV__PCIE__MODULE.html#ga73e51b69c8de963a2154078689481c2a">Pcie_PwrState</a> *pwrState)</td></tr>
<tr class="memdesc:ga5903642a8913fb66ca1de0b9bedd380d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current PCIe Power State.  <a href="group__DRV__PCIE__MODULE.html#ga5903642a8913fb66ca1de0b9bedd380d">More...</a><br /></td></tr>
<tr class="separator:ga5903642a8913fb66ca1de0b9bedd380d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3955d0e9644235751b8f6eb430f2ae3d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga3955d0e9644235751b8f6eb430f2ae3d">Pcie_getLinkParams</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, <a class="el" href="group__DRV__PCIE__MODULE.html#gaf143d427af0d51ac19231c9f8bce709e">Pcie_Gen</a> *gen, uint32_t *numLanes)</td></tr>
<tr class="memdesc:ga3955d0e9644235751b8f6eb430f2ae3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current PCIe Link Parameter.  <a href="group__DRV__PCIE__MODULE.html#ga3955d0e9644235751b8f6eb430f2ae3d">More...</a><br /></td></tr>
<tr class="separator:ga3955d0e9644235751b8f6eb430f2ae3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9b2a8b35994b93edd08fc5ab90c325"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gaba9b2a8b35994b93edd08fc5ab90c325">Pcie_isLinkUp</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle)</td></tr>
<tr class="memdesc:gaba9b2a8b35994b93edd08fc5ab90c325"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PCIe link training completed.  <a href="group__DRV__PCIE__MODULE.html#gaba9b2a8b35994b93edd08fc5ab90c325">More...</a><br /></td></tr>
<tr class="separator:gaba9b2a8b35994b93edd08fc5ab90c325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a94f2eec327edf3df5296f5da4f516"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gab7a94f2eec327edf3df5296f5da4f516">Pcie_waitLinkUp</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle)</td></tr>
<tr class="memdesc:gab7a94f2eec327edf3df5296f5da4f516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for PCIe link training to complete.  <a href="group__DRV__PCIE__MODULE.html#gab7a94f2eec327edf3df5296f5da4f516">More...</a><br /></td></tr>
<tr class="separator:gab7a94f2eec327edf3df5296f5da4f516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7151ee56dc3a428da22ba39f92d2c82b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga7151ee56dc3a428da22ba39f92d2c82b">Pcie_checkLinkParams</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle)</td></tr>
<tr class="memdesc:ga7151ee56dc3a428da22ba39f92d2c82b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify if the link parameters is established as configured.  <a href="group__DRV__PCIE__MODULE.html#ga7151ee56dc3a428da22ba39f92d2c82b">More...</a><br /></td></tr>
<tr class="separator:ga7151ee56dc3a428da22ba39f92d2c82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100049cca22b683e4c56da1b059ef066"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga100049cca22b683e4c56da1b059ef066">Pcie_LtssmCtrl</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, uint8_t enable)</td></tr>
<tr class="memdesc:ga100049cca22b683e4c56da1b059ef066"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable PCIe link training.  <a href="group__DRV__PCIE__MODULE.html#ga100049cca22b683e4c56da1b059ef066">More...</a><br /></td></tr>
<tr class="separator:ga100049cca22b683e4c56da1b059ef066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523ef2d7b15a5778d85e4ab1e4d8021f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga523ef2d7b15a5778d85e4ab1e4d8021f">Pcie_setLanes</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle)</td></tr>
<tr class="memdesc:ga523ef2d7b15a5778d85e4ab1e4d8021f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set number of PCIe lanes as configured.  <a href="group__DRV__PCIE__MODULE.html#ga523ef2d7b15a5778d85e4ab1e4d8021f">More...</a><br /></td></tr>
<tr class="separator:ga523ef2d7b15a5778d85e4ab1e4d8021f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa104b227a358f3b966cb60bf137bf3a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gafa104b227a358f3b966cb60bf137bf3a">Pcie_cfgEP</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle)</td></tr>
<tr class="memdesc:gafa104b227a358f3b966cb60bf137bf3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Pcie for EP (End Point) operation. PCIe mode setting is NOT done here (<a class="el" href="group__DRV__PCIE__MODULE.html#gaa87c55745b053a10c9f852b8d96cf323">Pcie_setInterfaceMode</a>)  <a href="group__DRV__PCIE__MODULE.html#gafa104b227a358f3b966cb60bf137bf3a">More...</a><br /></td></tr>
<tr class="separator:gafa104b227a358f3b966cb60bf137bf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52aa9658706879c3c266c947ba5b3125"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga52aa9658706879c3c266c947ba5b3125">Pcie_cfgRC</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle)</td></tr>
<tr class="memdesc:ga52aa9658706879c3c266c947ba5b3125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Pcie for RC (Root Complex) operation. PCIe mode setting is NOT done here (<a class="el" href="group__DRV__PCIE__MODULE.html#gaa87c55745b053a10c9f852b8d96cf323">Pcie_setInterfaceMode</a>)  <a href="group__DRV__PCIE__MODULE.html#ga52aa9658706879c3c266c947ba5b3125">More...</a><br /></td></tr>
<tr class="separator:ga52aa9658706879c3c266c947ba5b3125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963ffb436b1b8eebed178e4676334c93"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga963ffb436b1b8eebed178e4676334c93">Pcie_setCfgEn</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, int enable)</td></tr>
<tr class="memdesc:ga963ffb436b1b8eebed178e4676334c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CONFIG_ENABLE to signal RC that the local EP configuration is completed.  <a href="group__DRV__PCIE__MODULE.html#ga963ffb436b1b8eebed178e4676334c93">More...</a><br /></td></tr>
<tr class="separator:ga963ffb436b1b8eebed178e4676334c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56ba563f5299b3633a2b9d199fa6a32"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gaf56ba563f5299b3633a2b9d199fa6a32">Pcie_setSlotClockCnfg</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, int enable)</td></tr>
<tr class="memdesc:gaf56ba563f5299b3633a2b9d199fa6a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set slot clock configuration bit in Link Status Register.  <a href="group__DRV__PCIE__MODULE.html#gaf56ba563f5299b3633a2b9d199fa6a32">More...</a><br /></td></tr>
<tr class="separator:gaf56ba563f5299b3633a2b9d199fa6a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61f57ecb85839522a2f0e312d73e936"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gac61f57ecb85839522a2f0e312d73e936">Pcie_setDwnStrIrq</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, int enable)</td></tr>
<tr class="memdesc:gac61f57ecb85839522a2f0e312d73e936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable downstream interrupt in PCIE Controller.  <a href="group__DRV__PCIE__MODULE.html#gac61f57ecb85839522a2f0e312d73e936">More...</a><br /></td></tr>
<tr class="separator:gac61f57ecb85839522a2f0e312d73e936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82f6d8e6f2ed67ca84fa904314ddbfd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gab82f6d8e6f2ed67ca84fa904314ddbfd">Pcie_setLnkDwnStateIrq</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, int enable)</td></tr>
<tr class="memdesc:gab82f6d8e6f2ed67ca84fa904314ddbfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable link down status interrupt in PCIE Controller.  <a href="group__DRV__PCIE__MODULE.html#gab82f6d8e6f2ed67ca84fa904314ddbfd">More...</a><br /></td></tr>
<tr class="separator:gab82f6d8e6f2ed67ca84fa904314ddbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dca8f797e091322fb0452b9f012501"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga91dca8f797e091322fb0452b9f012501">Pcie_setPwrStateIrq</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, int enable)</td></tr>
<tr class="memdesc:ga91dca8f797e091322fb0452b9f012501"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable power management state interrupt in PCIE Controller.  <a href="group__DRV__PCIE__MODULE.html#ga91dca8f797e091322fb0452b9f012501">More...</a><br /></td></tr>
<tr class="separator:ga91dca8f797e091322fb0452b9f012501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a31cb0a9a994c81fa8fa9edc123078"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga68a31cb0a9a994c81fa8fa9edc123078">Pcie_setHotResetIrq</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle, int enable)</td></tr>
<tr class="memdesc:ga68a31cb0a9a994c81fa8fa9edc123078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable hot reset interrupt in PCIE Controller.  <a href="group__DRV__PCIE__MODULE.html#ga68a31cb0a9a994c81fa8fa9edc123078">More...</a><br /></td></tr>
<tr class="separator:ga68a31cb0a9a994c81fa8fa9edc123078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9c2cc8c3e8ce02fd3bbf2666851cf95"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gac9c2cc8c3e8ce02fd3bbf2666851cf95">Pcie_ackDwnStrIrq</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle)</td></tr>
<tr class="memdesc:gac9c2cc8c3e8ce02fd3bbf2666851cf95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge downstream interrupt.  <a href="group__DRV__PCIE__MODULE.html#gac9c2cc8c3e8ce02fd3bbf2666851cf95">More...</a><br /></td></tr>
<tr class="separator:gac9c2cc8c3e8ce02fd3bbf2666851cf95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e35224774ede1fbdcb2223469c998f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga59e35224774ede1fbdcb2223469c998f">Pcie_ackLnkDwnStateIrq</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle)</td></tr>
<tr class="memdesc:ga59e35224774ede1fbdcb2223469c998f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge link down status interrupt.  <a href="group__DRV__PCIE__MODULE.html#ga59e35224774ede1fbdcb2223469c998f">More...</a><br /></td></tr>
<tr class="separator:ga59e35224774ede1fbdcb2223469c998f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a343d174ffc28fb403398982422ab2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gaf0a343d174ffc28fb403398982422ab2">Pcie_ackPwrStateIrq</a> (<a class="el" href="group__DRV__PCIE__MODULE.html#ga35e24da91bab8ac616d0b2ae5303b08b">Pcie_Handle</a> handle)</td></tr>
<tr class="memdesc:gaf0a343d174ffc28fb403398982422ab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge power management state interrupt.  <a href="group__DRV__PCIE__MODULE.html#gaf0a343d174ffc28fb403398982422ab2">More...</a><br /></td></tr>
<tr class="separator:gaf0a343d174ffc28fb403398982422ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gab29fbe1f67582e96b4722c70baf6634a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structPcie__Config.html">Pcie_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#gab29fbe1f67582e96b4722c70baf6634a">gPcieConfig</a> []</td></tr>
<tr class="memdesc:gab29fbe1f67582e96b4722c70baf6634a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Externally defined driver configuration array.  <a href="group__DRV__PCIE__MODULE.html#gab29fbe1f67582e96b4722c70baf6634a">More...</a><br /></td></tr>
<tr class="separator:gab29fbe1f67582e96b4722c70baf6634a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560e0b1eca3f0a7702e8a379e656bc96"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PCIE__MODULE.html#ga560e0b1eca3f0a7702e8a379e656bc96">gPcieConfigNum</a></td></tr>
<tr class="memdesc:ga560e0b1eca3f0a7702e8a379e656bc96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Externally defined driver configuration array size.  <a href="group__DRV__PCIE__MODULE.html#ga560e0b1eca3f0a7702e8a379e656bc96">More...</a><br /></td></tr>
<tr class="separator:ga560e0b1eca3f0a7702e8a379e656bc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b9b9647e98fea2d00b2a44353b6e415a.html">pcie</a></li><li class="navelem"><a class="el" href="pcie_2pcie_8h.html">pcie.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
