
SteppingMD_on_BaseBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003954  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08003a60  08003a60  00013a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000024  08003e1c  08003e1c  00013e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000c8  08003e40  08003e40  00013e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f08  08003f08  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08003f08  08003f08  00013f08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f10  08003f10  00013f10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08003f14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c4  20000078  08003f8c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  08003f8c  0002043c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002909b  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002edc  00000000  00000000  0004913c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00010890  00000000  00000000  0004c018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009d0  00000000  00000000  0005c8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002538  00000000  00000000  0005d278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002c54  00000000  00000000  0005f7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011832  00000000  00000000  00062404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bf180  00000000  00000000  00073c36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00132db6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d60  00000000  00000000  00132e08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a48 	.word	0x08003a48

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08003a48 	.word	0x08003a48

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <selfrel_offset31>:
 8000160:	6803      	ldr	r3, [r0, #0]
 8000162:	005a      	lsls	r2, r3, #1
 8000164:	bf4c      	ite	mi
 8000166:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800016a:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 800016e:	4418      	add	r0, r3
 8000170:	4770      	bx	lr
 8000172:	bf00      	nop

08000174 <search_EIT_table>:
 8000174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000178:	b339      	cbz	r1, 80001ca <search_EIT_table+0x56>
 800017a:	1e4f      	subs	r7, r1, #1
 800017c:	4604      	mov	r4, r0
 800017e:	4615      	mov	r5, r2
 8000180:	463e      	mov	r6, r7
 8000182:	f04f 0800 	mov.w	r8, #0
 8000186:	eb08 0106 	add.w	r1, r8, r6
 800018a:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 800018e:	1049      	asrs	r1, r1, #1
 8000190:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 8000194:	4648      	mov	r0, r9
 8000196:	f7ff ffe3 	bl	8000160 <selfrel_offset31>
 800019a:	4603      	mov	r3, r0
 800019c:	00c8      	lsls	r0, r1, #3
 800019e:	3008      	adds	r0, #8
 80001a0:	428f      	cmp	r7, r1
 80001a2:	4420      	add	r0, r4
 80001a4:	d00b      	beq.n	80001be <search_EIT_table+0x4a>
 80001a6:	42ab      	cmp	r3, r5
 80001a8:	d80b      	bhi.n	80001c2 <search_EIT_table+0x4e>
 80001aa:	f7ff ffd9 	bl	8000160 <selfrel_offset31>
 80001ae:	3801      	subs	r0, #1
 80001b0:	42a8      	cmp	r0, r5
 80001b2:	f101 0801 	add.w	r8, r1, #1
 80001b6:	d3e6      	bcc.n	8000186 <search_EIT_table+0x12>
 80001b8:	4648      	mov	r0, r9
 80001ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80001be:	42ab      	cmp	r3, r5
 80001c0:	d9fa      	bls.n	80001b8 <search_EIT_table+0x44>
 80001c2:	4588      	cmp	r8, r1
 80001c4:	d001      	beq.n	80001ca <search_EIT_table+0x56>
 80001c6:	1e4e      	subs	r6, r1, #1
 80001c8:	e7dd      	b.n	8000186 <search_EIT_table+0x12>
 80001ca:	f04f 0900 	mov.w	r9, #0
 80001ce:	4648      	mov	r0, r9
 80001d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080001d4 <__gnu_unwind_get_pr_addr>:
 80001d4:	2801      	cmp	r0, #1
 80001d6:	d007      	beq.n	80001e8 <__gnu_unwind_get_pr_addr+0x14>
 80001d8:	2802      	cmp	r0, #2
 80001da:	d007      	beq.n	80001ec <__gnu_unwind_get_pr_addr+0x18>
 80001dc:	4b04      	ldr	r3, [pc, #16]	; (80001f0 <__gnu_unwind_get_pr_addr+0x1c>)
 80001de:	2800      	cmp	r0, #0
 80001e0:	bf0c      	ite	eq
 80001e2:	4618      	moveq	r0, r3
 80001e4:	2000      	movne	r0, #0
 80001e6:	4770      	bx	lr
 80001e8:	4802      	ldr	r0, [pc, #8]	; (80001f4 <__gnu_unwind_get_pr_addr+0x20>)
 80001ea:	4770      	bx	lr
 80001ec:	4802      	ldr	r0, [pc, #8]	; (80001f8 <__gnu_unwind_get_pr_addr+0x24>)
 80001ee:	4770      	bx	lr
 80001f0:	080008c5 	.word	0x080008c5
 80001f4:	080008c9 	.word	0x080008c9
 80001f8:	080008cd 	.word	0x080008cd

080001fc <get_eit_entry>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	4b24      	ldr	r3, [pc, #144]	; (8000290 <get_eit_entry+0x94>)
 8000200:	4604      	mov	r4, r0
 8000202:	b083      	sub	sp, #12
 8000204:	1e8d      	subs	r5, r1, #2
 8000206:	b33b      	cbz	r3, 8000258 <get_eit_entry+0x5c>
 8000208:	4628      	mov	r0, r5
 800020a:	a901      	add	r1, sp, #4
 800020c:	f3af 8000 	nop.w
 8000210:	b1e8      	cbz	r0, 800024e <get_eit_entry+0x52>
 8000212:	9901      	ldr	r1, [sp, #4]
 8000214:	462a      	mov	r2, r5
 8000216:	f7ff ffad 	bl	8000174 <search_EIT_table>
 800021a:	4601      	mov	r1, r0
 800021c:	b1b8      	cbz	r0, 800024e <get_eit_entry+0x52>
 800021e:	f7ff ff9f 	bl	8000160 <selfrel_offset31>
 8000222:	684b      	ldr	r3, [r1, #4]
 8000224:	64a0      	str	r0, [r4, #72]	; 0x48
 8000226:	2b01      	cmp	r3, #1
 8000228:	d02e      	beq.n	8000288 <get_eit_entry+0x8c>
 800022a:	2b00      	cmp	r3, #0
 800022c:	db27      	blt.n	800027e <get_eit_entry+0x82>
 800022e:	1d08      	adds	r0, r1, #4
 8000230:	f7ff ff96 	bl	8000160 <selfrel_offset31>
 8000234:	2300      	movs	r3, #0
 8000236:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 800023a:	6803      	ldr	r3, [r0, #0]
 800023c:	2b00      	cmp	r3, #0
 800023e:	db12      	blt.n	8000266 <get_eit_entry+0x6a>
 8000240:	f7ff ff8e 	bl	8000160 <selfrel_offset31>
 8000244:	4603      	mov	r3, r0
 8000246:	2000      	movs	r0, #0
 8000248:	6123      	str	r3, [r4, #16]
 800024a:	b003      	add	sp, #12
 800024c:	bd30      	pop	{r4, r5, pc}
 800024e:	2300      	movs	r3, #0
 8000250:	2009      	movs	r0, #9
 8000252:	6123      	str	r3, [r4, #16]
 8000254:	b003      	add	sp, #12
 8000256:	bd30      	pop	{r4, r5, pc}
 8000258:	4b0e      	ldr	r3, [pc, #56]	; (8000294 <get_eit_entry+0x98>)
 800025a:	490f      	ldr	r1, [pc, #60]	; (8000298 <get_eit_entry+0x9c>)
 800025c:	4618      	mov	r0, r3
 800025e:	1ac9      	subs	r1, r1, r3
 8000260:	10c9      	asrs	r1, r1, #3
 8000262:	9101      	str	r1, [sp, #4]
 8000264:	e7d6      	b.n	8000214 <get_eit_entry+0x18>
 8000266:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800026a:	f7ff ffb3 	bl	80001d4 <__gnu_unwind_get_pr_addr>
 800026e:	2800      	cmp	r0, #0
 8000270:	4603      	mov	r3, r0
 8000272:	bf14      	ite	ne
 8000274:	2000      	movne	r0, #0
 8000276:	2009      	moveq	r0, #9
 8000278:	6123      	str	r3, [r4, #16]
 800027a:	b003      	add	sp, #12
 800027c:	bd30      	pop	{r4, r5, pc}
 800027e:	2301      	movs	r3, #1
 8000280:	1d08      	adds	r0, r1, #4
 8000282:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8000286:	e7d8      	b.n	800023a <get_eit_entry+0x3e>
 8000288:	2300      	movs	r3, #0
 800028a:	2005      	movs	r0, #5
 800028c:	6123      	str	r3, [r4, #16]
 800028e:	e7dc      	b.n	800024a <get_eit_entry+0x4e>
 8000290:	00000000 	.word	0x00000000
 8000294:	08003e40 	.word	0x08003e40
 8000298:	08003f08 	.word	0x08003f08

0800029c <restore_non_core_regs>:
 800029c:	6803      	ldr	r3, [r0, #0]
 800029e:	b510      	push	{r4, lr}
 80002a0:	07da      	lsls	r2, r3, #31
 80002a2:	4604      	mov	r4, r0
 80002a4:	d406      	bmi.n	80002b4 <restore_non_core_regs+0x18>
 80002a6:	079b      	lsls	r3, r3, #30
 80002a8:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80002ac:	d509      	bpl.n	80002c2 <restore_non_core_regs+0x26>
 80002ae:	f000 fc5d 	bl	8000b6c <__gnu_Unwind_Restore_VFP_D>
 80002b2:	6823      	ldr	r3, [r4, #0]
 80002b4:	0759      	lsls	r1, r3, #29
 80002b6:	d509      	bpl.n	80002cc <restore_non_core_regs+0x30>
 80002b8:	071a      	lsls	r2, r3, #28
 80002ba:	d50e      	bpl.n	80002da <restore_non_core_regs+0x3e>
 80002bc:	06db      	lsls	r3, r3, #27
 80002be:	d513      	bpl.n	80002e8 <restore_non_core_regs+0x4c>
 80002c0:	bd10      	pop	{r4, pc}
 80002c2:	f000 fc4b 	bl	8000b5c <__gnu_Unwind_Restore_VFP>
 80002c6:	6823      	ldr	r3, [r4, #0]
 80002c8:	0759      	lsls	r1, r3, #29
 80002ca:	d4f5      	bmi.n	80002b8 <restore_non_core_regs+0x1c>
 80002cc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80002d0:	f000 fc54 	bl	8000b7c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80002d4:	6823      	ldr	r3, [r4, #0]
 80002d6:	071a      	lsls	r2, r3, #28
 80002d8:	d4f0      	bmi.n	80002bc <restore_non_core_regs+0x20>
 80002da:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80002de:	f000 fc55 	bl	8000b8c <__gnu_Unwind_Restore_WMMXD>
 80002e2:	6823      	ldr	r3, [r4, #0]
 80002e4:	06db      	lsls	r3, r3, #27
 80002e6:	d4eb      	bmi.n	80002c0 <restore_non_core_regs+0x24>
 80002e8:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80002ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80002f0:	f000 bc90 	b.w	8000c14 <__gnu_Unwind_Restore_WMMXC>

080002f4 <__gnu_unwind_24bit.constprop.0>:
 80002f4:	2009      	movs	r0, #9
 80002f6:	4770      	bx	lr

080002f8 <_Unwind_decode_typeinfo_ptr.constprop.0>:
 80002f8:	4603      	mov	r3, r0
 80002fa:	6800      	ldr	r0, [r0, #0]
 80002fc:	b100      	cbz	r0, 8000300 <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 80002fe:	4418      	add	r0, r3
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop

08000304 <_Unwind_DebugHook>:
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop

08000308 <unwind_phase2>:
 8000308:	b570      	push	{r4, r5, r6, lr}
 800030a:	4604      	mov	r4, r0
 800030c:	460e      	mov	r6, r1
 800030e:	4620      	mov	r0, r4
 8000310:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8000312:	f7ff ff73 	bl	80001fc <get_eit_entry>
 8000316:	4605      	mov	r5, r0
 8000318:	b998      	cbnz	r0, 8000342 <unwind_phase2+0x3a>
 800031a:	f8d6 c040 	ldr.w	ip, [r6, #64]	; 0x40
 800031e:	4632      	mov	r2, r6
 8000320:	4621      	mov	r1, r4
 8000322:	2001      	movs	r0, #1
 8000324:	6923      	ldr	r3, [r4, #16]
 8000326:	f8c4 c014 	str.w	ip, [r4, #20]
 800032a:	4798      	blx	r3
 800032c:	2808      	cmp	r0, #8
 800032e:	d0ee      	beq.n	800030e <unwind_phase2+0x6>
 8000330:	2807      	cmp	r0, #7
 8000332:	d106      	bne.n	8000342 <unwind_phase2+0x3a>
 8000334:	4628      	mov	r0, r5
 8000336:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8000338:	f7ff ffe4 	bl	8000304 <_Unwind_DebugHook>
 800033c:	1d30      	adds	r0, r6, #4
 800033e:	f000 fc01 	bl	8000b44 <__restore_core_regs>
 8000342:	f003 fa77 	bl	8003834 <abort>
 8000346:	bf00      	nop

08000348 <unwind_phase2_forced>:
 8000348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800034c:	f04f 0a00 	mov.w	sl, #0
 8000350:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8000354:	f10d 0e0c 	add.w	lr, sp, #12
 8000358:	f101 0c04 	add.w	ip, r1, #4
 800035c:	68c7      	ldr	r7, [r0, #12]
 800035e:	f8d0 8018 	ldr.w	r8, [r0, #24]
 8000362:	4606      	mov	r6, r0
 8000364:	4614      	mov	r4, r2
 8000366:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800036a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800036e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000372:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000376:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800037a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800037e:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8000382:	ad02      	add	r5, sp, #8
 8000384:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8000388:	f8c5 a000 	str.w	sl, [r5]
 800038c:	e021      	b.n	80003d2 <unwind_phase2_forced+0x8a>
 800038e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000390:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000394:	4629      	mov	r1, r5
 8000396:	6173      	str	r3, [r6, #20]
 8000398:	a87a      	add	r0, sp, #488	; 0x1e8
 800039a:	f003 fb47 	bl	8003a2c <memcpy>
 800039e:	4631      	mov	r1, r6
 80003a0:	4650      	mov	r0, sl
 80003a2:	6933      	ldr	r3, [r6, #16]
 80003a4:	aa7a      	add	r2, sp, #488	; 0x1e8
 80003a6:	4798      	blx	r3
 80003a8:	9c88      	ldr	r4, [sp, #544]	; 0x220
 80003aa:	4682      	mov	sl, r0
 80003ac:	646c      	str	r4, [r5, #68]	; 0x44
 80003ae:	4633      	mov	r3, r6
 80003b0:	4632      	mov	r2, r6
 80003b2:	4649      	mov	r1, r9
 80003b4:	2001      	movs	r0, #1
 80003b6:	e9cd 5800 	strd	r5, r8, [sp]
 80003ba:	47b8      	blx	r7
 80003bc:	4604      	mov	r4, r0
 80003be:	b9f0      	cbnz	r0, 80003fe <unwind_phase2_forced+0xb6>
 80003c0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80003c4:	4628      	mov	r0, r5
 80003c6:	a97a      	add	r1, sp, #488	; 0x1e8
 80003c8:	f003 fb30 	bl	8003a2c <memcpy>
 80003cc:	f1ba 0f08 	cmp.w	sl, #8
 80003d0:	d11b      	bne.n	800040a <unwind_phase2_forced+0xc2>
 80003d2:	4630      	mov	r0, r6
 80003d4:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80003d6:	f7ff ff11 	bl	80001fc <get_eit_entry>
 80003da:	f104 0909 	add.w	r9, r4, #9
 80003de:	fa5f fa89 	uxtb.w	sl, r9
 80003e2:	4604      	mov	r4, r0
 80003e4:	2800      	cmp	r0, #0
 80003e6:	d0d2      	beq.n	800038e <unwind_phase2_forced+0x46>
 80003e8:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 80003ea:	4633      	mov	r3, r6
 80003ec:	6469      	str	r1, [r5, #68]	; 0x44
 80003ee:	4632      	mov	r2, r6
 80003f0:	2001      	movs	r0, #1
 80003f2:	e9cd 5800 	strd	r5, r8, [sp]
 80003f6:	f04a 0110 	orr.w	r1, sl, #16
 80003fa:	47b8      	blx	r7
 80003fc:	b100      	cbz	r0, 8000400 <unwind_phase2_forced+0xb8>
 80003fe:	2409      	movs	r4, #9
 8000400:	4620      	mov	r0, r4
 8000402:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8000406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040a:	f1ba 0f07 	cmp.w	sl, #7
 800040e:	d1f6      	bne.n	80003fe <unwind_phase2_forced+0xb6>
 8000410:	4620      	mov	r0, r4
 8000412:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000414:	f7ff ff76 	bl	8000304 <_Unwind_DebugHook>
 8000418:	a803      	add	r0, sp, #12
 800041a:	f000 fb93 	bl	8000b44 <__restore_core_regs>
 800041e:	bf00      	nop

08000420 <_Unwind_GetCFA>:
 8000420:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8000422:	4770      	bx	lr

08000424 <__gnu_Unwind_RaiseException>:
 8000424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000426:	f04f 37ff 	mov.w	r7, #4294967295
 800042a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800042c:	b0f9      	sub	sp, #484	; 0x1e4
 800042e:	640b      	str	r3, [r1, #64]	; 0x40
 8000430:	ac01      	add	r4, sp, #4
 8000432:	f101 0c04 	add.w	ip, r1, #4
 8000436:	460e      	mov	r6, r1
 8000438:	4605      	mov	r5, r0
 800043a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800043e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000440:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000444:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000446:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800044a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800044c:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8000450:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000454:	9700      	str	r7, [sp, #0]
 8000456:	e006      	b.n	8000466 <__gnu_Unwind_RaiseException+0x42>
 8000458:	466a      	mov	r2, sp
 800045a:	4629      	mov	r1, r5
 800045c:	692b      	ldr	r3, [r5, #16]
 800045e:	4798      	blx	r3
 8000460:	2808      	cmp	r0, #8
 8000462:	4604      	mov	r4, r0
 8000464:	d108      	bne.n	8000478 <__gnu_Unwind_RaiseException+0x54>
 8000466:	4628      	mov	r0, r5
 8000468:	9910      	ldr	r1, [sp, #64]	; 0x40
 800046a:	f7ff fec7 	bl	80001fc <get_eit_entry>
 800046e:	2800      	cmp	r0, #0
 8000470:	d0f2      	beq.n	8000458 <__gnu_Unwind_RaiseException+0x34>
 8000472:	2009      	movs	r0, #9
 8000474:	b079      	add	sp, #484	; 0x1e4
 8000476:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000478:	4668      	mov	r0, sp
 800047a:	f7ff ff0f 	bl	800029c <restore_non_core_regs>
 800047e:	2c06      	cmp	r4, #6
 8000480:	d1f7      	bne.n	8000472 <__gnu_Unwind_RaiseException+0x4e>
 8000482:	4631      	mov	r1, r6
 8000484:	4628      	mov	r0, r5
 8000486:	f7ff ff3f 	bl	8000308 <unwind_phase2>
 800048a:	bf00      	nop

0800048c <__gnu_Unwind_ForcedUnwind>:
 800048c:	b410      	push	{r4}
 800048e:	4614      	mov	r4, r2
 8000490:	6184      	str	r4, [r0, #24]
 8000492:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
 8000494:	60c1      	str	r1, [r0, #12]
 8000496:	2200      	movs	r2, #0
 8000498:	641c      	str	r4, [r3, #64]	; 0x40
 800049a:	4619      	mov	r1, r3
 800049c:	bc10      	pop	{r4}
 800049e:	e753      	b.n	8000348 <unwind_phase2_forced>

080004a0 <__gnu_Unwind_Resume>:
 80004a0:	b570      	push	{r4, r5, r6, lr}
 80004a2:	6943      	ldr	r3, [r0, #20]
 80004a4:	68c6      	ldr	r6, [r0, #12]
 80004a6:	640b      	str	r3, [r1, #64]	; 0x40
 80004a8:	b9ae      	cbnz	r6, 80004d6 <__gnu_Unwind_Resume+0x36>
 80004aa:	460a      	mov	r2, r1
 80004ac:	6903      	ldr	r3, [r0, #16]
 80004ae:	4604      	mov	r4, r0
 80004b0:	460d      	mov	r5, r1
 80004b2:	4601      	mov	r1, r0
 80004b4:	2002      	movs	r0, #2
 80004b6:	4798      	blx	r3
 80004b8:	2807      	cmp	r0, #7
 80004ba:	d005      	beq.n	80004c8 <__gnu_Unwind_Resume+0x28>
 80004bc:	2808      	cmp	r0, #8
 80004be:	d10f      	bne.n	80004e0 <__gnu_Unwind_Resume+0x40>
 80004c0:	4629      	mov	r1, r5
 80004c2:	4620      	mov	r0, r4
 80004c4:	f7ff ff20 	bl	8000308 <unwind_phase2>
 80004c8:	4630      	mov	r0, r6
 80004ca:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80004cc:	f7ff ff1a 	bl	8000304 <_Unwind_DebugHook>
 80004d0:	1d28      	adds	r0, r5, #4
 80004d2:	f000 fb37 	bl	8000b44 <__restore_core_regs>
 80004d6:	2201      	movs	r2, #1
 80004d8:	f7ff ff36 	bl	8000348 <unwind_phase2_forced>
 80004dc:	f003 f9aa 	bl	8003834 <abort>
 80004e0:	f003 f9a8 	bl	8003834 <abort>

080004e4 <__gnu_Unwind_Resume_or_Rethrow>:
 80004e4:	68c2      	ldr	r2, [r0, #12]
 80004e6:	b12a      	cbz	r2, 80004f4 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 80004e8:	f8d1 c03c 	ldr.w	ip, [r1, #60]	; 0x3c
 80004ec:	2200      	movs	r2, #0
 80004ee:	f8c1 c040 	str.w	ip, [r1, #64]	; 0x40
 80004f2:	e729      	b.n	8000348 <unwind_phase2_forced>
 80004f4:	e796      	b.n	8000424 <__gnu_Unwind_RaiseException>
 80004f6:	bf00      	nop

080004f8 <_Unwind_Complete>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <_Unwind_DeleteException>:
 80004fc:	6883      	ldr	r3, [r0, #8]
 80004fe:	4601      	mov	r1, r0
 8000500:	b10b      	cbz	r3, 8000506 <_Unwind_DeleteException+0xa>
 8000502:	2001      	movs	r0, #1
 8000504:	4718      	bx	r3
 8000506:	4770      	bx	lr

08000508 <_Unwind_VRS_Get>:
 8000508:	2901      	cmp	r1, #1
 800050a:	d012      	beq.n	8000532 <_Unwind_VRS_Get+0x2a>
 800050c:	d809      	bhi.n	8000522 <_Unwind_VRS_Get+0x1a>
 800050e:	b973      	cbnz	r3, 800052e <_Unwind_VRS_Get+0x26>
 8000510:	2a0f      	cmp	r2, #15
 8000512:	d80c      	bhi.n	800052e <_Unwind_VRS_Get+0x26>
 8000514:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8000518:	6842      	ldr	r2, [r0, #4]
 800051a:	4618      	mov	r0, r3
 800051c:	9b00      	ldr	r3, [sp, #0]
 800051e:	601a      	str	r2, [r3, #0]
 8000520:	4770      	bx	lr
 8000522:	3903      	subs	r1, #3
 8000524:	2901      	cmp	r1, #1
 8000526:	bf94      	ite	ls
 8000528:	2001      	movls	r0, #1
 800052a:	2002      	movhi	r0, #2
 800052c:	4770      	bx	lr
 800052e:	2002      	movs	r0, #2
 8000530:	4770      	bx	lr
 8000532:	4608      	mov	r0, r1
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop

08000538 <_Unwind_GetGR>:
 8000538:	2300      	movs	r3, #0
 800053a:	b500      	push	{lr}
 800053c:	b085      	sub	sp, #20
 800053e:	460a      	mov	r2, r1
 8000540:	a903      	add	r1, sp, #12
 8000542:	9100      	str	r1, [sp, #0]
 8000544:	4619      	mov	r1, r3
 8000546:	f7ff ffdf 	bl	8000508 <_Unwind_VRS_Get>
 800054a:	9803      	ldr	r0, [sp, #12]
 800054c:	b005      	add	sp, #20
 800054e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000552:	bf00      	nop

08000554 <_Unwind_VRS_Set>:
 8000554:	2901      	cmp	r1, #1
 8000556:	d012      	beq.n	800057e <_Unwind_VRS_Set+0x2a>
 8000558:	d809      	bhi.n	800056e <_Unwind_VRS_Set+0x1a>
 800055a:	b973      	cbnz	r3, 800057a <_Unwind_VRS_Set+0x26>
 800055c:	2a0f      	cmp	r2, #15
 800055e:	d80c      	bhi.n	800057a <_Unwind_VRS_Set+0x26>
 8000560:	9900      	ldr	r1, [sp, #0]
 8000562:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000566:	6809      	ldr	r1, [r1, #0]
 8000568:	4618      	mov	r0, r3
 800056a:	6051      	str	r1, [r2, #4]
 800056c:	4770      	bx	lr
 800056e:	3903      	subs	r1, #3
 8000570:	2901      	cmp	r1, #1
 8000572:	bf94      	ite	ls
 8000574:	2001      	movls	r0, #1
 8000576:	2002      	movhi	r0, #2
 8000578:	4770      	bx	lr
 800057a:	2002      	movs	r0, #2
 800057c:	4770      	bx	lr
 800057e:	4608      	mov	r0, r1
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <_Unwind_SetGR>:
 8000584:	2300      	movs	r3, #0
 8000586:	b510      	push	{r4, lr}
 8000588:	b084      	sub	sp, #16
 800058a:	ac03      	add	r4, sp, #12
 800058c:	9203      	str	r2, [sp, #12]
 800058e:	9400      	str	r4, [sp, #0]
 8000590:	460a      	mov	r2, r1
 8000592:	4619      	mov	r1, r3
 8000594:	f7ff ffde 	bl	8000554 <_Unwind_VRS_Set>
 8000598:	b004      	add	sp, #16
 800059a:	bd10      	pop	{r4, pc}

0800059c <__gnu_Unwind_Backtrace>:
 800059c:	b570      	push	{r4, r5, r6, lr}
 800059e:	f04f 36ff 	mov.w	r6, #4294967295
 80005a2:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80005a4:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 80005a8:	6413      	str	r3, [r2, #64]	; 0x40
 80005aa:	f10d 0e5c 	add.w	lr, sp, #92	; 0x5c
 80005ae:	f102 0c04 	add.w	ip, r2, #4
 80005b2:	4605      	mov	r5, r0
 80005b4:	460c      	mov	r4, r1
 80005b6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80005ba:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80005be:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80005c2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80005c6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80005ca:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80005ce:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80005d2:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 80005d6:	9616      	str	r6, [sp, #88]	; 0x58
 80005d8:	e012      	b.n	8000600 <__gnu_Unwind_Backtrace+0x64>
 80005da:	210c      	movs	r1, #12
 80005dc:	a816      	add	r0, sp, #88	; 0x58
 80005de:	466a      	mov	r2, sp
 80005e0:	f7ff ffd0 	bl	8000584 <_Unwind_SetGR>
 80005e4:	4621      	mov	r1, r4
 80005e6:	a816      	add	r0, sp, #88	; 0x58
 80005e8:	47a8      	blx	r5
 80005ea:	b978      	cbnz	r0, 800060c <__gnu_Unwind_Backtrace+0x70>
 80005ec:	4669      	mov	r1, sp
 80005ee:	2008      	movs	r0, #8
 80005f0:	9b04      	ldr	r3, [sp, #16]
 80005f2:	aa16      	add	r2, sp, #88	; 0x58
 80005f4:	4798      	blx	r3
 80005f6:	2805      	cmp	r0, #5
 80005f8:	4606      	mov	r6, r0
 80005fa:	d008      	beq.n	800060e <__gnu_Unwind_Backtrace+0x72>
 80005fc:	2809      	cmp	r0, #9
 80005fe:	d005      	beq.n	800060c <__gnu_Unwind_Backtrace+0x70>
 8000600:	4668      	mov	r0, sp
 8000602:	9926      	ldr	r1, [sp, #152]	; 0x98
 8000604:	f7ff fdfa 	bl	80001fc <get_eit_entry>
 8000608:	2800      	cmp	r0, #0
 800060a:	d0e6      	beq.n	80005da <__gnu_Unwind_Backtrace+0x3e>
 800060c:	2609      	movs	r6, #9
 800060e:	a816      	add	r0, sp, #88	; 0x58
 8000610:	f7ff fe44 	bl	800029c <restore_non_core_regs>
 8000614:	4630      	mov	r0, r6
 8000616:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 800061a:	bd70      	pop	{r4, r5, r6, pc}

0800061c <__gnu_unwind_pr_common>:
 800061c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000620:	461e      	mov	r6, r3
 8000622:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8000624:	b089      	sub	sp, #36	; 0x24
 8000626:	f854 3b04 	ldr.w	r3, [r4], #4
 800062a:	460d      	mov	r5, r1
 800062c:	4617      	mov	r7, r2
 800062e:	f000 0803 	and.w	r8, r0, #3
 8000632:	9406      	str	r4, [sp, #24]
 8000634:	2e00      	cmp	r6, #0
 8000636:	d079      	beq.n	800072c <__gnu_unwind_pr_common+0x110>
 8000638:	2202      	movs	r2, #2
 800063a:	f88d 201c 	strb.w	r2, [sp, #28]
 800063e:	0c1a      	lsrs	r2, r3, #16
 8000640:	f88d 201d 	strb.w	r2, [sp, #29]
 8000644:	041b      	lsls	r3, r3, #16
 8000646:	b2d2      	uxtb	r2, r2
 8000648:	9305      	str	r3, [sp, #20]
 800064a:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800064e:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000650:	f1b8 0f02 	cmp.w	r8, #2
 8000654:	bf08      	it	eq
 8000656:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8000658:	f013 0301 	ands.w	r3, r3, #1
 800065c:	d00c      	beq.n	8000678 <__gnu_unwind_pr_common+0x5c>
 800065e:	4638      	mov	r0, r7
 8000660:	a905      	add	r1, sp, #20
 8000662:	f000 fb71 	bl	8000d48 <__gnu_unwind_execute>
 8000666:	b918      	cbnz	r0, 8000670 <__gnu_unwind_pr_common+0x54>
 8000668:	2008      	movs	r0, #8
 800066a:	b009      	add	sp, #36	; 0x24
 800066c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000670:	2009      	movs	r0, #9
 8000672:	b009      	add	sp, #36	; 0x24
 8000674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000678:	f8d4 a000 	ldr.w	sl, [r4]
 800067c:	f1ba 0f00 	cmp.w	sl, #0
 8000680:	d0ed      	beq.n	800065e <__gnu_unwind_pr_common+0x42>
 8000682:	9301      	str	r3, [sp, #4]
 8000684:	f000 0308 	and.w	r3, r0, #8
 8000688:	9302      	str	r3, [sp, #8]
 800068a:	2e02      	cmp	r6, #2
 800068c:	d04a      	beq.n	8000724 <__gnu_unwind_pr_common+0x108>
 800068e:	f8b4 a000 	ldrh.w	sl, [r4]
 8000692:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 8000696:	3404      	adds	r4, #4
 8000698:	6caa      	ldr	r2, [r5, #72]	; 0x48
 800069a:	210f      	movs	r1, #15
 800069c:	4638      	mov	r0, r7
 800069e:	f029 0b01 	bic.w	fp, r9, #1
 80006a2:	4493      	add	fp, r2
 80006a4:	f7ff ff48 	bl	8000538 <_Unwind_GetGR>
 80006a8:	4583      	cmp	fp, r0
 80006aa:	d839      	bhi.n	8000720 <__gnu_unwind_pr_common+0x104>
 80006ac:	f02a 0201 	bic.w	r2, sl, #1
 80006b0:	445a      	add	r2, fp
 80006b2:	4282      	cmp	r2, r0
 80006b4:	bf94      	ite	ls
 80006b6:	2000      	movls	r0, #0
 80006b8:	2001      	movhi	r0, #1
 80006ba:	ea4f 0349 	mov.w	r3, r9, lsl #1
 80006be:	f003 0302 	and.w	r3, r3, #2
 80006c2:	f00a 0a01 	and.w	sl, sl, #1
 80006c6:	ea43 030a 	orr.w	r3, r3, sl
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d049      	beq.n	8000762 <__gnu_unwind_pr_common+0x146>
 80006ce:	2b02      	cmp	r3, #2
 80006d0:	d032      	beq.n	8000738 <__gnu_unwind_pr_common+0x11c>
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d1cc      	bne.n	8000670 <__gnu_unwind_pr_common+0x54>
 80006d6:	f1b8 0f00 	cmp.w	r8, #0
 80006da:	d002      	beq.n	80006e2 <__gnu_unwind_pr_common+0xc6>
 80006dc:	2800      	cmp	r0, #0
 80006de:	f040 80ce 	bne.w	800087e <__gnu_unwind_pr_common+0x262>
 80006e2:	3404      	adds	r4, #4
 80006e4:	f8d4 a000 	ldr.w	sl, [r4]
 80006e8:	f1ba 0f00 	cmp.w	sl, #0
 80006ec:	d1cd      	bne.n	800068a <__gnu_unwind_pr_common+0x6e>
 80006ee:	4638      	mov	r0, r7
 80006f0:	a905      	add	r1, sp, #20
 80006f2:	f000 fb29 	bl	8000d48 <__gnu_unwind_execute>
 80006f6:	2800      	cmp	r0, #0
 80006f8:	d1ba      	bne.n	8000670 <__gnu_unwind_pr_common+0x54>
 80006fa:	9b01      	ldr	r3, [sp, #4]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d0b3      	beq.n	8000668 <__gnu_unwind_pr_common+0x4c>
 8000700:	210f      	movs	r1, #15
 8000702:	4638      	mov	r0, r7
 8000704:	f7ff ff18 	bl	8000538 <_Unwind_GetGR>
 8000708:	210e      	movs	r1, #14
 800070a:	4602      	mov	r2, r0
 800070c:	4638      	mov	r0, r7
 800070e:	f7ff ff39 	bl	8000584 <_Unwind_SetGR>
 8000712:	4638      	mov	r0, r7
 8000714:	210f      	movs	r1, #15
 8000716:	4a6a      	ldr	r2, [pc, #424]	; (80008c0 <__gnu_unwind_pr_common+0x2a4>)
 8000718:	f7ff ff34 	bl	8000584 <_Unwind_SetGR>
 800071c:	2007      	movs	r0, #7
 800071e:	e7a8      	b.n	8000672 <__gnu_unwind_pr_common+0x56>
 8000720:	2000      	movs	r0, #0
 8000722:	e7ca      	b.n	80006ba <__gnu_unwind_pr_common+0x9e>
 8000724:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8000728:	3408      	adds	r4, #8
 800072a:	e7b5      	b.n	8000698 <__gnu_unwind_pr_common+0x7c>
 800072c:	021b      	lsls	r3, r3, #8
 800072e:	9305      	str	r3, [sp, #20]
 8000730:	2303      	movs	r3, #3
 8000732:	f8ad 301c 	strh.w	r3, [sp, #28]
 8000736:	e78a      	b.n	800064e <__gnu_unwind_pr_common+0x32>
 8000738:	6823      	ldr	r3, [r4, #0]
 800073a:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 800073e:	f1b8 0f00 	cmp.w	r8, #0
 8000742:	d145      	bne.n	80007d0 <__gnu_unwind_pr_common+0x1b4>
 8000744:	b128      	cbz	r0, 8000752 <__gnu_unwind_pr_common+0x136>
 8000746:	9a02      	ldr	r2, [sp, #8]
 8000748:	2a00      	cmp	r2, #0
 800074a:	d05c      	beq.n	8000806 <__gnu_unwind_pr_common+0x1ea>
 800074c:	f1bb 0f00 	cmp.w	fp, #0
 8000750:	d074      	beq.n	800083c <__gnu_unwind_pr_common+0x220>
 8000752:	2b00      	cmp	r3, #0
 8000754:	da00      	bge.n	8000758 <__gnu_unwind_pr_common+0x13c>
 8000756:	3404      	adds	r4, #4
 8000758:	f10b 0b01 	add.w	fp, fp, #1
 800075c:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 8000760:	e7c0      	b.n	80006e4 <__gnu_unwind_pr_common+0xc8>
 8000762:	f1b8 0f00 	cmp.w	r8, #0
 8000766:	d119      	bne.n	800079c <__gnu_unwind_pr_common+0x180>
 8000768:	b1b0      	cbz	r0, 8000798 <__gnu_unwind_pr_common+0x17c>
 800076a:	6863      	ldr	r3, [r4, #4]
 800076c:	6822      	ldr	r2, [r4, #0]
 800076e:	1c99      	adds	r1, r3, #2
 8000770:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000774:	f43f af7c 	beq.w	8000670 <__gnu_unwind_pr_common+0x54>
 8000778:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800077c:	3301      	adds	r3, #1
 800077e:	9104      	str	r1, [sp, #16]
 8000780:	f000 8091 	beq.w	80008a6 <__gnu_unwind_pr_common+0x28a>
 8000784:	1d20      	adds	r0, r4, #4
 8000786:	f7ff fdb7 	bl	80002f8 <_Unwind_decode_typeinfo_ptr.constprop.0>
 800078a:	ab04      	add	r3, sp, #16
 800078c:	4601      	mov	r1, r0
 800078e:	4628      	mov	r0, r5
 8000790:	f002 ff4a 	bl	8003628 <__cxa_type_match>
 8000794:	2800      	cmp	r0, #0
 8000796:	d15c      	bne.n	8000852 <__gnu_unwind_pr_common+0x236>
 8000798:	3408      	adds	r4, #8
 800079a:	e7a3      	b.n	80006e4 <__gnu_unwind_pr_common+0xc8>
 800079c:	210d      	movs	r1, #13
 800079e:	4638      	mov	r0, r7
 80007a0:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80007a4:	f7ff fec8 	bl	8000538 <_Unwind_GetGR>
 80007a8:	4581      	cmp	r9, r0
 80007aa:	d1f5      	bne.n	8000798 <__gnu_unwind_pr_common+0x17c>
 80007ac:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80007ae:	429c      	cmp	r4, r3
 80007b0:	d1f2      	bne.n	8000798 <__gnu_unwind_pr_common+0x17c>
 80007b2:	4620      	mov	r0, r4
 80007b4:	f7ff fcd4 	bl	8000160 <selfrel_offset31>
 80007b8:	210f      	movs	r1, #15
 80007ba:	4602      	mov	r2, r0
 80007bc:	4638      	mov	r0, r7
 80007be:	f7ff fee1 	bl	8000584 <_Unwind_SetGR>
 80007c2:	4638      	mov	r0, r7
 80007c4:	462a      	mov	r2, r5
 80007c6:	2100      	movs	r1, #0
 80007c8:	f7ff fedc 	bl	8000584 <_Unwind_SetGR>
 80007cc:	2007      	movs	r0, #7
 80007ce:	e750      	b.n	8000672 <__gnu_unwind_pr_common+0x56>
 80007d0:	210d      	movs	r1, #13
 80007d2:	4638      	mov	r0, r7
 80007d4:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80007d8:	f7ff feae 	bl	8000538 <_Unwind_GetGR>
 80007dc:	4581      	cmp	r9, r0
 80007de:	d001      	beq.n	80007e4 <__gnu_unwind_pr_common+0x1c8>
 80007e0:	6823      	ldr	r3, [r4, #0]
 80007e2:	e7b6      	b.n	8000752 <__gnu_unwind_pr_common+0x136>
 80007e4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80007e6:	429c      	cmp	r4, r3
 80007e8:	d1fa      	bne.n	80007e0 <__gnu_unwind_pr_common+0x1c4>
 80007ea:	2304      	movs	r3, #4
 80007ec:	2200      	movs	r2, #0
 80007ee:	e9c5 230b 	strd	r2, r3, [r5, #44]	; 0x2c
 80007f2:	18e3      	adds	r3, r4, r3
 80007f4:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 80007f8:	636b      	str	r3, [r5, #52]	; 0x34
 80007fa:	6823      	ldr	r3, [r4, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	db5a      	blt.n	80008b6 <__gnu_unwind_pr_common+0x29a>
 8000800:	2301      	movs	r3, #1
 8000802:	9301      	str	r3, [sp, #4]
 8000804:	e7a8      	b.n	8000758 <__gnu_unwind_pr_common+0x13c>
 8000806:	f105 0358 	add.w	r3, r5, #88	; 0x58
 800080a:	f8cd 800c 	str.w	r8, [sp, #12]
 800080e:	4691      	mov	r9, r2
 8000810:	46b0      	mov	r8, r6
 8000812:	f104 0a04 	add.w	sl, r4, #4
 8000816:	461e      	mov	r6, r3
 8000818:	e00e      	b.n	8000838 <__gnu_unwind_pr_common+0x21c>
 800081a:	4650      	mov	r0, sl
 800081c:	9604      	str	r6, [sp, #16]
 800081e:	f7ff fd6b 	bl	80002f8 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8000822:	2200      	movs	r2, #0
 8000824:	4601      	mov	r1, r0
 8000826:	ab04      	add	r3, sp, #16
 8000828:	4628      	mov	r0, r5
 800082a:	f109 0901 	add.w	r9, r9, #1
 800082e:	f10a 0a04 	add.w	sl, sl, #4
 8000832:	f002 fef9 	bl	8003628 <__cxa_type_match>
 8000836:	b9e8      	cbnz	r0, 8000874 <__gnu_unwind_pr_common+0x258>
 8000838:	45d9      	cmp	r9, fp
 800083a:	d1ee      	bne.n	800081a <__gnu_unwind_pr_common+0x1fe>
 800083c:	210d      	movs	r1, #13
 800083e:	4638      	mov	r0, r7
 8000840:	f7ff fe7a 	bl	8000538 <_Unwind_GetGR>
 8000844:	4603      	mov	r3, r0
 8000846:	9a04      	ldr	r2, [sp, #16]
 8000848:	2006      	movs	r0, #6
 800084a:	e9c5 2409 	strd	r2, r4, [r5, #36]	; 0x24
 800084e:	622b      	str	r3, [r5, #32]
 8000850:	e70f      	b.n	8000672 <__gnu_unwind_pr_common+0x56>
 8000852:	4681      	mov	r9, r0
 8000854:	210d      	movs	r1, #13
 8000856:	4638      	mov	r0, r7
 8000858:	f7ff fe6e 	bl	8000538 <_Unwind_GetGR>
 800085c:	f1b9 0f02 	cmp.w	r9, #2
 8000860:	6228      	str	r0, [r5, #32]
 8000862:	d125      	bne.n	80008b0 <__gnu_unwind_pr_common+0x294>
 8000864:	462b      	mov	r3, r5
 8000866:	9a04      	ldr	r2, [sp, #16]
 8000868:	f843 2f2c 	str.w	r2, [r3, #44]!
 800086c:	626b      	str	r3, [r5, #36]	; 0x24
 800086e:	2006      	movs	r0, #6
 8000870:	62ac      	str	r4, [r5, #40]	; 0x28
 8000872:	e6fe      	b.n	8000672 <__gnu_unwind_pr_common+0x56>
 8000874:	4646      	mov	r6, r8
 8000876:	6823      	ldr	r3, [r4, #0]
 8000878:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800087c:	e769      	b.n	8000752 <__gnu_unwind_pr_common+0x136>
 800087e:	4620      	mov	r0, r4
 8000880:	f7ff fc6e 	bl	8000160 <selfrel_offset31>
 8000884:	4602      	mov	r2, r0
 8000886:	3404      	adds	r4, #4
 8000888:	63ac      	str	r4, [r5, #56]	; 0x38
 800088a:	4628      	mov	r0, r5
 800088c:	4614      	mov	r4, r2
 800088e:	f002 ff29 	bl	80036e4 <__cxa_begin_cleanup>
 8000892:	2800      	cmp	r0, #0
 8000894:	f43f aeec 	beq.w	8000670 <__gnu_unwind_pr_common+0x54>
 8000898:	4638      	mov	r0, r7
 800089a:	4622      	mov	r2, r4
 800089c:	210f      	movs	r1, #15
 800089e:	f7ff fe71 	bl	8000584 <_Unwind_SetGR>
 80008a2:	2007      	movs	r0, #7
 80008a4:	e6e5      	b.n	8000672 <__gnu_unwind_pr_common+0x56>
 80008a6:	210d      	movs	r1, #13
 80008a8:	4638      	mov	r0, r7
 80008aa:	f7ff fe45 	bl	8000538 <_Unwind_GetGR>
 80008ae:	6228      	str	r0, [r5, #32]
 80008b0:	9b04      	ldr	r3, [sp, #16]
 80008b2:	626b      	str	r3, [r5, #36]	; 0x24
 80008b4:	e7db      	b.n	800086e <__gnu_unwind_pr_common+0x252>
 80008b6:	f10b 0001 	add.w	r0, fp, #1
 80008ba:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80008be:	e779      	b.n	80007b4 <__gnu_unwind_pr_common+0x198>
 80008c0:	08003777 	.word	0x08003777

080008c4 <__aeabi_unwind_cpp_pr0>:
 80008c4:	2300      	movs	r3, #0
 80008c6:	e6a9      	b.n	800061c <__gnu_unwind_pr_common>

080008c8 <__aeabi_unwind_cpp_pr1>:
 80008c8:	2301      	movs	r3, #1
 80008ca:	e6a7      	b.n	800061c <__gnu_unwind_pr_common>

080008cc <__aeabi_unwind_cpp_pr2>:
 80008cc:	2302      	movs	r3, #2
 80008ce:	e6a5      	b.n	800061c <__gnu_unwind_pr_common>

080008d0 <_Unwind_VRS_Pop>:
 80008d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80008d4:	4606      	mov	r6, r0
 80008d6:	4615      	mov	r5, r2
 80008d8:	461c      	mov	r4, r3
 80008da:	b0c3      	sub	sp, #268	; 0x10c
 80008dc:	2904      	cmp	r1, #4
 80008de:	f200 80b8 	bhi.w	8000a52 <_Unwind_VRS_Pop+0x182>
 80008e2:	e8df f001 	tbb	[pc, r1]
 80008e6:	569c      	.short	0x569c
 80008e8:	2db6      	.short	0x2db6
 80008ea:	03          	.byte	0x03
 80008eb:	00          	.byte	0x00
 80008ec:	2c00      	cmp	r4, #0
 80008ee:	f040 80b0 	bne.w	8000a52 <_Unwind_VRS_Pop+0x182>
 80008f2:	2a10      	cmp	r2, #16
 80008f4:	f200 80ad 	bhi.w	8000a52 <_Unwind_VRS_Pop+0x182>
 80008f8:	6803      	ldr	r3, [r0, #0]
 80008fa:	06d8      	lsls	r0, r3, #27
 80008fc:	f100 80f1 	bmi.w	8000ae2 <_Unwind_VRS_Pop+0x212>
 8000900:	af20      	add	r7, sp, #128	; 0x80
 8000902:	4638      	mov	r0, r7
 8000904:	f000 f990 	bl	8000c28 <__gnu_Unwind_Save_WMMXC>
 8000908:	2401      	movs	r4, #1
 800090a:	4638      	mov	r0, r7
 800090c:	2300      	movs	r3, #0
 800090e:	6bb1      	ldr	r1, [r6, #56]	; 0x38
 8000910:	fa04 f203 	lsl.w	r2, r4, r3
 8000914:	422a      	tst	r2, r5
 8000916:	f103 0301 	add.w	r3, r3, #1
 800091a:	d005      	beq.n	8000928 <_Unwind_VRS_Pop+0x58>
 800091c:	460a      	mov	r2, r1
 800091e:	f852 cb04 	ldr.w	ip, [r2], #4
 8000922:	4611      	mov	r1, r2
 8000924:	f8c0 c000 	str.w	ip, [r0]
 8000928:	2b04      	cmp	r3, #4
 800092a:	f100 0004 	add.w	r0, r0, #4
 800092e:	d1ef      	bne.n	8000910 <_Unwind_VRS_Pop+0x40>
 8000930:	4638      	mov	r0, r7
 8000932:	63b1      	str	r1, [r6, #56]	; 0x38
 8000934:	f000 f96e 	bl	8000c14 <__gnu_Unwind_Restore_WMMXC>
 8000938:	2000      	movs	r0, #0
 800093a:	b043      	add	sp, #268	; 0x10c
 800093c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000940:	2c03      	cmp	r4, #3
 8000942:	f040 8086 	bne.w	8000a52 <_Unwind_VRS_Pop+0x182>
 8000946:	b294      	uxth	r4, r2
 8000948:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 800094c:	2b10      	cmp	r3, #16
 800094e:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8000952:	d87e      	bhi.n	8000a52 <_Unwind_VRS_Pop+0x182>
 8000954:	6803      	ldr	r3, [r0, #0]
 8000956:	071f      	lsls	r7, r3, #28
 8000958:	f100 80cb 	bmi.w	8000af2 <_Unwind_VRS_Pop+0x222>
 800095c:	af20      	add	r7, sp, #128	; 0x80
 800095e:	4638      	mov	r0, r7
 8000960:	f000 f936 	bl	8000bd0 <__gnu_Unwind_Save_WMMXD>
 8000964:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 8000966:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 800096a:	b154      	cbz	r4, 8000982 <_Unwind_VRS_Pop+0xb2>
 800096c:	460b      	mov	r3, r1
 800096e:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8000972:	1ad0      	subs	r0, r2, r3
 8000974:	00e4      	lsls	r4, r4, #3
 8000976:	581d      	ldr	r5, [r3, r0]
 8000978:	f843 5b04 	str.w	r5, [r3], #4
 800097c:	428b      	cmp	r3, r1
 800097e:	d1fa      	bne.n	8000976 <_Unwind_VRS_Pop+0xa6>
 8000980:	4422      	add	r2, r4
 8000982:	4638      	mov	r0, r7
 8000984:	63b2      	str	r2, [r6, #56]	; 0x38
 8000986:	f000 f901 	bl	8000b8c <__gnu_Unwind_Restore_WMMXD>
 800098a:	2000      	movs	r0, #0
 800098c:	b043      	add	sp, #268	; 0x10c
 800098e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000992:	2c01      	cmp	r4, #1
 8000994:	ea4f 4812 	mov.w	r8, r2, lsr #16
 8000998:	b295      	uxth	r5, r2
 800099a:	d056      	beq.n	8000a4a <_Unwind_VRS_Pop+0x17a>
 800099c:	2c05      	cmp	r4, #5
 800099e:	d158      	bne.n	8000a52 <_Unwind_VRS_Pop+0x182>
 80009a0:	eb08 0905 	add.w	r9, r8, r5
 80009a4:	f1b9 0f20 	cmp.w	r9, #32
 80009a8:	d853      	bhi.n	8000a52 <_Unwind_VRS_Pop+0x182>
 80009aa:	f1b8 0f0f 	cmp.w	r8, #15
 80009ae:	d973      	bls.n	8000a98 <_Unwind_VRS_Pop+0x1c8>
 80009b0:	46a9      	mov	r9, r5
 80009b2:	2d00      	cmp	r5, #0
 80009b4:	f040 8084 	bne.w	8000ac0 <_Unwind_VRS_Pop+0x1f0>
 80009b8:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80009ba:	b365      	cbz	r5, 8000a16 <_Unwind_VRS_Pop+0x146>
 80009bc:	af20      	add	r7, sp, #128	; 0x80
 80009be:	f04f 0900 	mov.w	r9, #0
 80009c2:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 80009c6:	3f04      	subs	r7, #4
 80009c8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80009cc:	f853 1b04 	ldr.w	r1, [r3], #4
 80009d0:	42ab      	cmp	r3, r5
 80009d2:	f847 1f04 	str.w	r1, [r7, #4]!
 80009d6:	d1f9      	bne.n	80009cc <_Unwind_VRS_Pop+0xfc>
 80009d8:	f1b9 0f00 	cmp.w	r9, #0
 80009dc:	d00f      	beq.n	80009fe <_Unwind_VRS_Pop+0x12e>
 80009de:	466f      	mov	r7, sp
 80009e0:	4641      	mov	r1, r8
 80009e2:	2910      	cmp	r1, #16
 80009e4:	bf38      	it	cc
 80009e6:	2110      	movcc	r1, #16
 80009e8:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 80009ec:	3984      	subs	r1, #132	; 0x84
 80009ee:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 80009f2:	f853 0b04 	ldr.w	r0, [r3], #4
 80009f6:	42ab      	cmp	r3, r5
 80009f8:	f841 0f04 	str.w	r0, [r1, #4]!
 80009fc:	d1f9      	bne.n	80009f2 <_Unwind_VRS_Pop+0x122>
 80009fe:	2c01      	cmp	r4, #1
 8000a00:	d07f      	beq.n	8000b02 <_Unwind_VRS_Pop+0x232>
 8000a02:	f1b8 0f0f 	cmp.w	r8, #15
 8000a06:	63b5      	str	r5, [r6, #56]	; 0x38
 8000a08:	d942      	bls.n	8000a90 <_Unwind_VRS_Pop+0x1c0>
 8000a0a:	f1b9 0f00 	cmp.w	r9, #0
 8000a0e:	d002      	beq.n	8000a16 <_Unwind_VRS_Pop+0x146>
 8000a10:	4668      	mov	r0, sp
 8000a12:	f000 f8b3 	bl	8000b7c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000a16:	2000      	movs	r0, #0
 8000a18:	b043      	add	sp, #268	; 0x10c
 8000a1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000a1e:	b9c4      	cbnz	r4, 8000a52 <_Unwind_VRS_Pop+0x182>
 8000a20:	4623      	mov	r3, r4
 8000a22:	2401      	movs	r4, #1
 8000a24:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8000a26:	1d37      	adds	r7, r6, #4
 8000a28:	b2a8      	uxth	r0, r5
 8000a2a:	fa04 f103 	lsl.w	r1, r4, r3
 8000a2e:	4201      	tst	r1, r0
 8000a30:	bf1c      	itt	ne
 8000a32:	f852 1b04 	ldrne.w	r1, [r2], #4
 8000a36:	f847 1023 	strne.w	r1, [r7, r3, lsl #2]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	2b10      	cmp	r3, #16
 8000a3e:	d1f4      	bne.n	8000a2a <_Unwind_VRS_Pop+0x15a>
 8000a40:	f415 5000 	ands.w	r0, r5, #8192	; 0x2000
 8000a44:	d1e7      	bne.n	8000a16 <_Unwind_VRS_Pop+0x146>
 8000a46:	63b2      	str	r2, [r6, #56]	; 0x38
 8000a48:	e004      	b.n	8000a54 <_Unwind_VRS_Pop+0x184>
 8000a4a:	eb08 0305 	add.w	r3, r8, r5
 8000a4e:	2b10      	cmp	r3, #16
 8000a50:	d903      	bls.n	8000a5a <_Unwind_VRS_Pop+0x18a>
 8000a52:	2002      	movs	r0, #2
 8000a54:	b043      	add	sp, #268	; 0x10c
 8000a56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000a5a:	f1b8 0f0f 	cmp.w	r8, #15
 8000a5e:	d8f8      	bhi.n	8000a52 <_Unwind_VRS_Pop+0x182>
 8000a60:	6833      	ldr	r3, [r6, #0]
 8000a62:	07da      	lsls	r2, r3, #31
 8000a64:	d506      	bpl.n	8000a74 <_Unwind_VRS_Pop+0x1a4>
 8000a66:	4630      	mov	r0, r6
 8000a68:	f023 0303 	bic.w	r3, r3, #3
 8000a6c:	f840 3b48 	str.w	r3, [r0], #72
 8000a70:	f000 f878 	bl	8000b64 <__gnu_Unwind_Save_VFP>
 8000a74:	af20      	add	r7, sp, #128	; 0x80
 8000a76:	4638      	mov	r0, r7
 8000a78:	f000 f874 	bl	8000b64 <__gnu_Unwind_Save_VFP>
 8000a7c:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000a7e:	2d00      	cmp	r5, #0
 8000a80:	d19d      	bne.n	80009be <_Unwind_VRS_Pop+0xee>
 8000a82:	461d      	mov	r5, r3
 8000a84:	3504      	adds	r5, #4
 8000a86:	4638      	mov	r0, r7
 8000a88:	63b5      	str	r5, [r6, #56]	; 0x38
 8000a8a:	f000 f867 	bl	8000b5c <__gnu_Unwind_Restore_VFP>
 8000a8e:	e7c2      	b.n	8000a16 <_Unwind_VRS_Pop+0x146>
 8000a90:	a820      	add	r0, sp, #128	; 0x80
 8000a92:	f000 f86b 	bl	8000b6c <__gnu_Unwind_Restore_VFP_D>
 8000a96:	e7b8      	b.n	8000a0a <_Unwind_VRS_Pop+0x13a>
 8000a98:	f1b9 0f10 	cmp.w	r9, #16
 8000a9c:	d93f      	bls.n	8000b1e <_Unwind_VRS_Pop+0x24e>
 8000a9e:	f1a9 0910 	sub.w	r9, r9, #16
 8000aa2:	6833      	ldr	r3, [r6, #0]
 8000aa4:	07d9      	lsls	r1, r3, #31
 8000aa6:	d508      	bpl.n	8000aba <_Unwind_VRS_Pop+0x1ea>
 8000aa8:	4630      	mov	r0, r6
 8000aaa:	f023 0301 	bic.w	r3, r3, #1
 8000aae:	f043 0302 	orr.w	r3, r3, #2
 8000ab2:	f840 3b48 	str.w	r3, [r0], #72
 8000ab6:	f000 f85d 	bl	8000b74 <__gnu_Unwind_Save_VFP_D>
 8000aba:	f1b9 0f00 	cmp.w	r9, #0
 8000abe:	d031      	beq.n	8000b24 <_Unwind_VRS_Pop+0x254>
 8000ac0:	6833      	ldr	r3, [r6, #0]
 8000ac2:	075a      	lsls	r2, r3, #29
 8000ac4:	d41f      	bmi.n	8000b06 <_Unwind_VRS_Pop+0x236>
 8000ac6:	f1b8 0f0f 	cmp.w	r8, #15
 8000aca:	d924      	bls.n	8000b16 <_Unwind_VRS_Pop+0x246>
 8000acc:	466f      	mov	r7, sp
 8000ace:	f1c8 0510 	rsb	r5, r8, #16
 8000ad2:	4638      	mov	r0, r7
 8000ad4:	f000 f856 	bl	8000b84 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000ad8:	2d00      	cmp	r5, #0
 8000ada:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000adc:	dd80      	ble.n	80009e0 <_Unwind_VRS_Pop+0x110>
 8000ade:	af20      	add	r7, sp, #128	; 0x80
 8000ae0:	e76f      	b.n	80009c2 <_Unwind_VRS_Pop+0xf2>
 8000ae2:	f023 0310 	bic.w	r3, r3, #16
 8000ae6:	6033      	str	r3, [r6, #0]
 8000ae8:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 8000aec:	f000 f89c 	bl	8000c28 <__gnu_Unwind_Save_WMMXC>
 8000af0:	e706      	b.n	8000900 <_Unwind_VRS_Pop+0x30>
 8000af2:	f023 0308 	bic.w	r3, r3, #8
 8000af6:	6003      	str	r3, [r0, #0]
 8000af8:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 8000afc:	f000 f868 	bl	8000bd0 <__gnu_Unwind_Save_WMMXD>
 8000b00:	e72c      	b.n	800095c <_Unwind_VRS_Pop+0x8c>
 8000b02:	af20      	add	r7, sp, #128	; 0x80
 8000b04:	e7be      	b.n	8000a84 <_Unwind_VRS_Pop+0x1b4>
 8000b06:	4630      	mov	r0, r6
 8000b08:	f023 0304 	bic.w	r3, r3, #4
 8000b0c:	f840 3bd0 	str.w	r3, [r0], #208
 8000b10:	f000 f838 	bl	8000b84 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000b14:	e7d7      	b.n	8000ac6 <_Unwind_VRS_Pop+0x1f6>
 8000b16:	a820      	add	r0, sp, #128	; 0x80
 8000b18:	f000 f82c 	bl	8000b74 <__gnu_Unwind_Save_VFP_D>
 8000b1c:	e7d6      	b.n	8000acc <_Unwind_VRS_Pop+0x1fc>
 8000b1e:	f04f 0900 	mov.w	r9, #0
 8000b22:	e7be      	b.n	8000aa2 <_Unwind_VRS_Pop+0x1d2>
 8000b24:	f1b8 0f0f 	cmp.w	r8, #15
 8000b28:	f63f af46 	bhi.w	80009b8 <_Unwind_VRS_Pop+0xe8>
 8000b2c:	af20      	add	r7, sp, #128	; 0x80
 8000b2e:	4638      	mov	r0, r7
 8000b30:	f000 f820 	bl	8000b74 <__gnu_Unwind_Save_VFP_D>
 8000b34:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000b36:	2d00      	cmp	r5, #0
 8000b38:	f47f af41 	bne.w	80009be <_Unwind_VRS_Pop+0xee>
 8000b3c:	4638      	mov	r0, r7
 8000b3e:	f000 f815 	bl	8000b6c <__gnu_Unwind_Restore_VFP_D>
 8000b42:	e768      	b.n	8000a16 <_Unwind_VRS_Pop+0x146>

08000b44 <__restore_core_regs>:
 8000b44:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000b48:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000b4c:	469c      	mov	ip, r3
 8000b4e:	46a6      	mov	lr, r4
 8000b50:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000b54:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000b58:	46e5      	mov	sp, ip
 8000b5a:	bd00      	pop	{pc}

08000b5c <__gnu_Unwind_Restore_VFP>:
 8000b5c:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__gnu_Unwind_Save_VFP>:
 8000b64:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__gnu_Unwind_Restore_VFP_D>:
 8000b6c:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__gnu_Unwind_Save_VFP_D>:
 8000b74:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000b7c:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000b84:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__gnu_Unwind_Restore_WMMXD>:
 8000b8c:	ecf0 0102 	ldfe	f0, [r0], #8
 8000b90:	ecf0 1102 	ldfe	f1, [r0], #8
 8000b94:	ecf0 2102 	ldfe	f2, [r0], #8
 8000b98:	ecf0 3102 	ldfe	f3, [r0], #8
 8000b9c:	ecf0 4102 	ldfe	f4, [r0], #8
 8000ba0:	ecf0 5102 	ldfe	f5, [r0], #8
 8000ba4:	ecf0 6102 	ldfe	f6, [r0], #8
 8000ba8:	ecf0 7102 	ldfe	f7, [r0], #8
 8000bac:	ecf0 8102 	ldfp	f0, [r0], #8
 8000bb0:	ecf0 9102 	ldfp	f1, [r0], #8
 8000bb4:	ecf0 a102 	ldfp	f2, [r0], #8
 8000bb8:	ecf0 b102 	ldfp	f3, [r0], #8
 8000bbc:	ecf0 c102 	ldfp	f4, [r0], #8
 8000bc0:	ecf0 d102 	ldfp	f5, [r0], #8
 8000bc4:	ecf0 e102 	ldfp	f6, [r0], #8
 8000bc8:	ecf0 f102 	ldfp	f7, [r0], #8
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__gnu_Unwind_Save_WMMXD>:
 8000bd0:	ece0 0102 	stfe	f0, [r0], #8
 8000bd4:	ece0 1102 	stfe	f1, [r0], #8
 8000bd8:	ece0 2102 	stfe	f2, [r0], #8
 8000bdc:	ece0 3102 	stfe	f3, [r0], #8
 8000be0:	ece0 4102 	stfe	f4, [r0], #8
 8000be4:	ece0 5102 	stfe	f5, [r0], #8
 8000be8:	ece0 6102 	stfe	f6, [r0], #8
 8000bec:	ece0 7102 	stfe	f7, [r0], #8
 8000bf0:	ece0 8102 	stfp	f0, [r0], #8
 8000bf4:	ece0 9102 	stfp	f1, [r0], #8
 8000bf8:	ece0 a102 	stfp	f2, [r0], #8
 8000bfc:	ece0 b102 	stfp	f3, [r0], #8
 8000c00:	ece0 c102 	stfp	f4, [r0], #8
 8000c04:	ece0 d102 	stfp	f5, [r0], #8
 8000c08:	ece0 e102 	stfp	f6, [r0], #8
 8000c0c:	ece0 f102 	stfp	f7, [r0], #8
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop

08000c14 <__gnu_Unwind_Restore_WMMXC>:
 8000c14:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000c18:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000c1c:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000c20:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop

08000c28 <__gnu_Unwind_Save_WMMXC>:
 8000c28:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000c2c:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000c30:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000c34:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop

08000c3c <_Unwind_RaiseException>:
 8000c3c:	46ec      	mov	ip, sp
 8000c3e:	b500      	push	{lr}
 8000c40:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000c44:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000c48:	f04f 0300 	mov.w	r3, #0
 8000c4c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000c50:	a901      	add	r1, sp, #4
 8000c52:	f7ff fbe7 	bl	8000424 <__gnu_Unwind_RaiseException>
 8000c56:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000c5a:	b012      	add	sp, #72	; 0x48
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop

08000c60 <_Unwind_Resume>:
 8000c60:	46ec      	mov	ip, sp
 8000c62:	b500      	push	{lr}
 8000c64:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000c68:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000c6c:	f04f 0300 	mov.w	r3, #0
 8000c70:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000c74:	a901      	add	r1, sp, #4
 8000c76:	f7ff fc13 	bl	80004a0 <__gnu_Unwind_Resume>
 8000c7a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000c7e:	b012      	add	sp, #72	; 0x48
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop

08000c84 <_Unwind_Resume_or_Rethrow>:
 8000c84:	46ec      	mov	ip, sp
 8000c86:	b500      	push	{lr}
 8000c88:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000c8c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000c90:	f04f 0300 	mov.w	r3, #0
 8000c94:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000c98:	a901      	add	r1, sp, #4
 8000c9a:	f7ff fc23 	bl	80004e4 <__gnu_Unwind_Resume_or_Rethrow>
 8000c9e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000ca2:	b012      	add	sp, #72	; 0x48
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <_Unwind_ForcedUnwind>:
 8000ca8:	46ec      	mov	ip, sp
 8000caa:	b500      	push	{lr}
 8000cac:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000cb0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000cb4:	f04f 0300 	mov.w	r3, #0
 8000cb8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000cbc:	ab01      	add	r3, sp, #4
 8000cbe:	f7ff fbe5 	bl	800048c <__gnu_Unwind_ForcedUnwind>
 8000cc2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000cc6:	b012      	add	sp, #72	; 0x48
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop

08000ccc <_Unwind_Backtrace>:
 8000ccc:	46ec      	mov	ip, sp
 8000cce:	b500      	push	{lr}
 8000cd0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000cd4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000ce0:	aa01      	add	r2, sp, #4
 8000ce2:	f7ff fc5b 	bl	800059c <__gnu_Unwind_Backtrace>
 8000ce6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000cea:	b012      	add	sp, #72	; 0x48
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop

08000cf0 <next_unwind_byte>:
 8000cf0:	7a02      	ldrb	r2, [r0, #8]
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	b97a      	cbnz	r2, 8000d16 <next_unwind_byte+0x26>
 8000cf6:	7a42      	ldrb	r2, [r0, #9]
 8000cf8:	b1a2      	cbz	r2, 8000d24 <next_unwind_byte+0x34>
 8000cfa:	f04f 0c03 	mov.w	ip, #3
 8000cfe:	6841      	ldr	r1, [r0, #4]
 8000d00:	3a01      	subs	r2, #1
 8000d02:	7242      	strb	r2, [r0, #9]
 8000d04:	6808      	ldr	r0, [r1, #0]
 8000d06:	1d0a      	adds	r2, r1, #4
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	0202      	lsls	r2, r0, #8
 8000d0c:	f883 c008 	strb.w	ip, [r3, #8]
 8000d10:	0e00      	lsrs	r0, r0, #24
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	4770      	bx	lr
 8000d16:	6800      	ldr	r0, [r0, #0]
 8000d18:	3a01      	subs	r2, #1
 8000d1a:	721a      	strb	r2, [r3, #8]
 8000d1c:	0202      	lsls	r2, r0, #8
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	0e00      	lsrs	r0, r0, #24
 8000d22:	4770      	bx	lr
 8000d24:	20b0      	movs	r0, #176	; 0xb0
 8000d26:	4770      	bx	lr

08000d28 <_Unwind_GetGR.constprop.0>:
 8000d28:	2300      	movs	r3, #0
 8000d2a:	b500      	push	{lr}
 8000d2c:	b085      	sub	sp, #20
 8000d2e:	a903      	add	r1, sp, #12
 8000d30:	9100      	str	r1, [sp, #0]
 8000d32:	220c      	movs	r2, #12
 8000d34:	4619      	mov	r1, r3
 8000d36:	f7ff fbe7 	bl	8000508 <_Unwind_VRS_Get>
 8000d3a:	9803      	ldr	r0, [sp, #12]
 8000d3c:	b005      	add	sp, #20
 8000d3e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d42:	bf00      	nop

08000d44 <unwind_UCB_from_context>:
 8000d44:	e7f0      	b.n	8000d28 <_Unwind_GetGR.constprop.0>
 8000d46:	bf00      	nop

08000d48 <__gnu_unwind_execute>:
 8000d48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d4c:	f04f 0800 	mov.w	r8, #0
 8000d50:	4605      	mov	r5, r0
 8000d52:	460e      	mov	r6, r1
 8000d54:	b085      	sub	sp, #20
 8000d56:	4630      	mov	r0, r6
 8000d58:	f7ff ffca 	bl	8000cf0 <next_unwind_byte>
 8000d5c:	28b0      	cmp	r0, #176	; 0xb0
 8000d5e:	4604      	mov	r4, r0
 8000d60:	f000 80ba 	beq.w	8000ed8 <__gnu_unwind_execute+0x190>
 8000d64:	0607      	lsls	r7, r0, #24
 8000d66:	d520      	bpl.n	8000daa <__gnu_unwind_execute+0x62>
 8000d68:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8000d6c:	2b80      	cmp	r3, #128	; 0x80
 8000d6e:	d04d      	beq.n	8000e0c <__gnu_unwind_execute+0xc4>
 8000d70:	2b90      	cmp	r3, #144	; 0x90
 8000d72:	d036      	beq.n	8000de2 <__gnu_unwind_execute+0x9a>
 8000d74:	2ba0      	cmp	r3, #160	; 0xa0
 8000d76:	d060      	beq.n	8000e3a <__gnu_unwind_execute+0xf2>
 8000d78:	2bb0      	cmp	r3, #176	; 0xb0
 8000d7a:	d073      	beq.n	8000e64 <__gnu_unwind_execute+0x11c>
 8000d7c:	2bc0      	cmp	r3, #192	; 0xc0
 8000d7e:	f000 808a 	beq.w	8000e96 <__gnu_unwind_execute+0x14e>
 8000d82:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000d86:	2bd0      	cmp	r3, #208	; 0xd0
 8000d88:	d10b      	bne.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000d8a:	f000 0207 	and.w	r2, r0, #7
 8000d8e:	3201      	adds	r2, #1
 8000d90:	2305      	movs	r3, #5
 8000d92:	2101      	movs	r1, #1
 8000d94:	4628      	mov	r0, r5
 8000d96:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000d9a:	f7ff fd99 	bl	80008d0 <_Unwind_VRS_Pop>
 8000d9e:	2800      	cmp	r0, #0
 8000da0:	d0d9      	beq.n	8000d56 <__gnu_unwind_execute+0xe>
 8000da2:	2009      	movs	r0, #9
 8000da4:	b005      	add	sp, #20
 8000da6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000daa:	0083      	lsls	r3, r0, #2
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	1d1f      	adds	r7, r3, #4
 8000db0:	2300      	movs	r3, #0
 8000db2:	f10d 090c 	add.w	r9, sp, #12
 8000db6:	4619      	mov	r1, r3
 8000db8:	220d      	movs	r2, #13
 8000dba:	4628      	mov	r0, r5
 8000dbc:	f8cd 9000 	str.w	r9, [sp]
 8000dc0:	f7ff fba2 	bl	8000508 <_Unwind_VRS_Get>
 8000dc4:	9b03      	ldr	r3, [sp, #12]
 8000dc6:	0660      	lsls	r0, r4, #25
 8000dc8:	bf4c      	ite	mi
 8000dca:	1bdf      	submi	r7, r3, r7
 8000dcc:	18ff      	addpl	r7, r7, r3
 8000dce:	2300      	movs	r3, #0
 8000dd0:	220d      	movs	r2, #13
 8000dd2:	4628      	mov	r0, r5
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	f8cd 9000 	str.w	r9, [sp]
 8000dda:	9703      	str	r7, [sp, #12]
 8000ddc:	f7ff fbba 	bl	8000554 <_Unwind_VRS_Set>
 8000de0:	e7b9      	b.n	8000d56 <__gnu_unwind_execute+0xe>
 8000de2:	f000 030d 	and.w	r3, r0, #13
 8000de6:	2b0d      	cmp	r3, #13
 8000de8:	d0db      	beq.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000dea:	2300      	movs	r3, #0
 8000dec:	af03      	add	r7, sp, #12
 8000dee:	4619      	mov	r1, r3
 8000df0:	f000 020f 	and.w	r2, r0, #15
 8000df4:	9700      	str	r7, [sp, #0]
 8000df6:	4628      	mov	r0, r5
 8000df8:	f7ff fb86 	bl	8000508 <_Unwind_VRS_Get>
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	220d      	movs	r2, #13
 8000e00:	4628      	mov	r0, r5
 8000e02:	4619      	mov	r1, r3
 8000e04:	9700      	str	r7, [sp, #0]
 8000e06:	f7ff fba5 	bl	8000554 <_Unwind_VRS_Set>
 8000e0a:	e7a4      	b.n	8000d56 <__gnu_unwind_execute+0xe>
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	f7ff ff6f 	bl	8000cf0 <next_unwind_byte>
 8000e12:	0224      	lsls	r4, r4, #8
 8000e14:	4320      	orrs	r0, r4
 8000e16:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8000e1a:	d0c2      	beq.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	0104      	lsls	r4, r0, #4
 8000e20:	4619      	mov	r1, r3
 8000e22:	4628      	mov	r0, r5
 8000e24:	b2a2      	uxth	r2, r4
 8000e26:	f7ff fd53 	bl	80008d0 <_Unwind_VRS_Pop>
 8000e2a:	2800      	cmp	r0, #0
 8000e2c:	d1b9      	bne.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000e2e:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8000e32:	bf18      	it	ne
 8000e34:	f04f 0801 	movne.w	r8, #1
 8000e38:	e78d      	b.n	8000d56 <__gnu_unwind_execute+0xe>
 8000e3a:	43c3      	mvns	r3, r0
 8000e3c:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8000e40:	f003 0307 	and.w	r3, r3, #7
 8000e44:	411a      	asrs	r2, r3
 8000e46:	2300      	movs	r3, #0
 8000e48:	0701      	lsls	r1, r0, #28
 8000e4a:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8000e4e:	bf48      	it	mi
 8000e50:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8000e54:	4628      	mov	r0, r5
 8000e56:	4619      	mov	r1, r3
 8000e58:	f7ff fd3a 	bl	80008d0 <_Unwind_VRS_Pop>
 8000e5c:	2800      	cmp	r0, #0
 8000e5e:	f43f af7a 	beq.w	8000d56 <__gnu_unwind_execute+0xe>
 8000e62:	e79e      	b.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000e64:	28b1      	cmp	r0, #177	; 0xb1
 8000e66:	d03c      	beq.n	8000ee2 <__gnu_unwind_execute+0x19a>
 8000e68:	28b2      	cmp	r0, #178	; 0xb2
 8000e6a:	f000 80b0 	beq.w	8000fce <__gnu_unwind_execute+0x286>
 8000e6e:	28b3      	cmp	r0, #179	; 0xb3
 8000e70:	d04a      	beq.n	8000f08 <__gnu_unwind_execute+0x1c0>
 8000e72:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8000e76:	2bb4      	cmp	r3, #180	; 0xb4
 8000e78:	d093      	beq.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	f000 0207 	and.w	r2, r0, #7
 8000e80:	441a      	add	r2, r3
 8000e82:	4628      	mov	r0, r5
 8000e84:	4619      	mov	r1, r3
 8000e86:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000e8a:	f7ff fd21 	bl	80008d0 <_Unwind_VRS_Pop>
 8000e8e:	2800      	cmp	r0, #0
 8000e90:	f43f af61 	beq.w	8000d56 <__gnu_unwind_execute+0xe>
 8000e94:	e785      	b.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000e96:	28c6      	cmp	r0, #198	; 0xc6
 8000e98:	d04f      	beq.n	8000f3a <__gnu_unwind_execute+0x1f2>
 8000e9a:	28c7      	cmp	r0, #199	; 0xc7
 8000e9c:	d061      	beq.n	8000f62 <__gnu_unwind_execute+0x21a>
 8000e9e:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000ea2:	2bc0      	cmp	r3, #192	; 0xc0
 8000ea4:	d070      	beq.n	8000f88 <__gnu_unwind_execute+0x240>
 8000ea6:	28c8      	cmp	r0, #200	; 0xc8
 8000ea8:	d07c      	beq.n	8000fa4 <__gnu_unwind_execute+0x25c>
 8000eaa:	28c9      	cmp	r0, #201	; 0xc9
 8000eac:	f47f af79 	bne.w	8000da2 <__gnu_unwind_execute+0x5a>
 8000eb0:	4630      	mov	r0, r6
 8000eb2:	f7ff ff1d 	bl	8000cf0 <next_unwind_byte>
 8000eb6:	2305      	movs	r3, #5
 8000eb8:	4602      	mov	r2, r0
 8000eba:	2101      	movs	r1, #1
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	0314      	lsls	r4, r2, #12
 8000ec0:	f002 020f 	and.w	r2, r2, #15
 8000ec4:	f404 2470 	and.w	r4, r4, #983040	; 0xf0000
 8000ec8:	440a      	add	r2, r1
 8000eca:	4322      	orrs	r2, r4
 8000ecc:	f7ff fd00 	bl	80008d0 <_Unwind_VRS_Pop>
 8000ed0:	2800      	cmp	r0, #0
 8000ed2:	f43f af40 	beq.w	8000d56 <__gnu_unwind_execute+0xe>
 8000ed6:	e764      	b.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000ed8:	f1b8 0f00 	cmp.w	r8, #0
 8000edc:	d01c      	beq.n	8000f18 <__gnu_unwind_execute+0x1d0>
 8000ede:	2000      	movs	r0, #0
 8000ee0:	e760      	b.n	8000da4 <__gnu_unwind_execute+0x5c>
 8000ee2:	4630      	mov	r0, r6
 8000ee4:	f7ff ff04 	bl	8000cf0 <next_unwind_byte>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	2800      	cmp	r0, #0
 8000eec:	f43f af59 	beq.w	8000da2 <__gnu_unwind_execute+0x5a>
 8000ef0:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8000ef4:	f47f af55 	bne.w	8000da2 <__gnu_unwind_execute+0x5a>
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4628      	mov	r0, r5
 8000efc:	f7ff fce8 	bl	80008d0 <_Unwind_VRS_Pop>
 8000f00:	2800      	cmp	r0, #0
 8000f02:	f43f af28 	beq.w	8000d56 <__gnu_unwind_execute+0xe>
 8000f06:	e74c      	b.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000f08:	4630      	mov	r0, r6
 8000f0a:	f7ff fef1 	bl	8000cf0 <next_unwind_byte>
 8000f0e:	2301      	movs	r3, #1
 8000f10:	4602      	mov	r2, r0
 8000f12:	4619      	mov	r1, r3
 8000f14:	4628      	mov	r0, r5
 8000f16:	e7d2      	b.n	8000ebe <__gnu_unwind_execute+0x176>
 8000f18:	ac03      	add	r4, sp, #12
 8000f1a:	4643      	mov	r3, r8
 8000f1c:	220e      	movs	r2, #14
 8000f1e:	4641      	mov	r1, r8
 8000f20:	4628      	mov	r0, r5
 8000f22:	9400      	str	r4, [sp, #0]
 8000f24:	f7ff faf0 	bl	8000508 <_Unwind_VRS_Get>
 8000f28:	4643      	mov	r3, r8
 8000f2a:	220f      	movs	r2, #15
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	4641      	mov	r1, r8
 8000f30:	9400      	str	r4, [sp, #0]
 8000f32:	f7ff fb0f 	bl	8000554 <_Unwind_VRS_Set>
 8000f36:	4640      	mov	r0, r8
 8000f38:	e734      	b.n	8000da4 <__gnu_unwind_execute+0x5c>
 8000f3a:	4630      	mov	r0, r6
 8000f3c:	f7ff fed8 	bl	8000cf0 <next_unwind_byte>
 8000f40:	4602      	mov	r2, r0
 8000f42:	2303      	movs	r3, #3
 8000f44:	0314      	lsls	r4, r2, #12
 8000f46:	f002 020f 	and.w	r2, r2, #15
 8000f4a:	f404 2470 	and.w	r4, r4, #983040	; 0xf0000
 8000f4e:	3201      	adds	r2, #1
 8000f50:	4628      	mov	r0, r5
 8000f52:	4619      	mov	r1, r3
 8000f54:	4322      	orrs	r2, r4
 8000f56:	f7ff fcbb 	bl	80008d0 <_Unwind_VRS_Pop>
 8000f5a:	2800      	cmp	r0, #0
 8000f5c:	f43f aefb 	beq.w	8000d56 <__gnu_unwind_execute+0xe>
 8000f60:	e71f      	b.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000f62:	4630      	mov	r0, r6
 8000f64:	f7ff fec4 	bl	8000cf0 <next_unwind_byte>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	2800      	cmp	r0, #0
 8000f6c:	f43f af19 	beq.w	8000da2 <__gnu_unwind_execute+0x5a>
 8000f70:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8000f74:	f47f af15 	bne.w	8000da2 <__gnu_unwind_execute+0x5a>
 8000f78:	2104      	movs	r1, #4
 8000f7a:	4628      	mov	r0, r5
 8000f7c:	f7ff fca8 	bl	80008d0 <_Unwind_VRS_Pop>
 8000f80:	2800      	cmp	r0, #0
 8000f82:	f43f aee8 	beq.w	8000d56 <__gnu_unwind_execute+0xe>
 8000f86:	e70c      	b.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000f88:	2303      	movs	r3, #3
 8000f8a:	f000 020f 	and.w	r2, r0, #15
 8000f8e:	3201      	adds	r2, #1
 8000f90:	4628      	mov	r0, r5
 8000f92:	4619      	mov	r1, r3
 8000f94:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8000f98:	f7ff fc9a 	bl	80008d0 <_Unwind_VRS_Pop>
 8000f9c:	2800      	cmp	r0, #0
 8000f9e:	f43f aeda 	beq.w	8000d56 <__gnu_unwind_execute+0xe>
 8000fa2:	e6fe      	b.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000fa4:	4630      	mov	r0, r6
 8000fa6:	f7ff fea3 	bl	8000cf0 <next_unwind_byte>
 8000faa:	4602      	mov	r2, r0
 8000fac:	2101      	movs	r1, #1
 8000fae:	f002 04f0 	and.w	r4, r2, #240	; 0xf0
 8000fb2:	f002 020f 	and.w	r2, r2, #15
 8000fb6:	3410      	adds	r4, #16
 8000fb8:	440a      	add	r2, r1
 8000fba:	2305      	movs	r3, #5
 8000fbc:	4628      	mov	r0, r5
 8000fbe:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
 8000fc2:	f7ff fc85 	bl	80008d0 <_Unwind_VRS_Pop>
 8000fc6:	2800      	cmp	r0, #0
 8000fc8:	f43f aec5 	beq.w	8000d56 <__gnu_unwind_execute+0xe>
 8000fcc:	e6e9      	b.n	8000da2 <__gnu_unwind_execute+0x5a>
 8000fce:	2300      	movs	r3, #0
 8000fd0:	f10d 090c 	add.w	r9, sp, #12
 8000fd4:	220d      	movs	r2, #13
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4628      	mov	r0, r5
 8000fda:	f8cd 9000 	str.w	r9, [sp]
 8000fde:	f7ff fa93 	bl	8000508 <_Unwind_VRS_Get>
 8000fe2:	4630      	mov	r0, r6
 8000fe4:	f7ff fe84 	bl	8000cf0 <next_unwind_byte>
 8000fe8:	0602      	lsls	r2, r0, #24
 8000fea:	f04f 0402 	mov.w	r4, #2
 8000fee:	d50c      	bpl.n	800100a <__gnu_unwind_execute+0x2c2>
 8000ff0:	9b03      	ldr	r3, [sp, #12]
 8000ff2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8000ff6:	40a0      	lsls	r0, r4
 8000ff8:	4418      	add	r0, r3
 8000ffa:	9003      	str	r0, [sp, #12]
 8000ffc:	4630      	mov	r0, r6
 8000ffe:	f7ff fe77 	bl	8000cf0 <next_unwind_byte>
 8001002:	0603      	lsls	r3, r0, #24
 8001004:	f104 0407 	add.w	r4, r4, #7
 8001008:	d4f2      	bmi.n	8000ff0 <__gnu_unwind_execute+0x2a8>
 800100a:	9b03      	ldr	r3, [sp, #12]
 800100c:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001010:	40a2      	lsls	r2, r4
 8001012:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001016:	441a      	add	r2, r3
 8001018:	2300      	movs	r3, #0
 800101a:	9203      	str	r2, [sp, #12]
 800101c:	4628      	mov	r0, r5
 800101e:	220d      	movs	r2, #13
 8001020:	4619      	mov	r1, r3
 8001022:	f8cd 9000 	str.w	r9, [sp]
 8001026:	f7ff fa95 	bl	8000554 <_Unwind_VRS_Set>
 800102a:	e694      	b.n	8000d56 <__gnu_unwind_execute+0xe>

0800102c <__gnu_unwind_frame>:
 800102c:	460b      	mov	r3, r1
 800102e:	f04f 0c03 	mov.w	ip, #3
 8001032:	b500      	push	{lr}
 8001034:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001036:	4618      	mov	r0, r3
 8001038:	6853      	ldr	r3, [r2, #4]
 800103a:	b085      	sub	sp, #20
 800103c:	3208      	adds	r2, #8
 800103e:	9202      	str	r2, [sp, #8]
 8001040:	a901      	add	r1, sp, #4
 8001042:	0e1a      	lsrs	r2, r3, #24
 8001044:	021b      	lsls	r3, r3, #8
 8001046:	f88d c00c 	strb.w	ip, [sp, #12]
 800104a:	9301      	str	r3, [sp, #4]
 800104c:	f88d 200d 	strb.w	r2, [sp, #13]
 8001050:	f7ff fe7a 	bl	8000d48 <__gnu_unwind_execute>
 8001054:	b005      	add	sp, #20
 8001056:	f85d fb04 	ldr.w	pc, [sp], #4
 800105a:	bf00      	nop

0800105c <_Unwind_GetRegionStart>:
 800105c:	b508      	push	{r3, lr}
 800105e:	f7ff fe71 	bl	8000d44 <unwind_UCB_from_context>
 8001062:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001064:	bd08      	pop	{r3, pc}
 8001066:	bf00      	nop

08001068 <_Unwind_GetLanguageSpecificData>:
 8001068:	b508      	push	{r3, lr}
 800106a:	f7ff fe6b 	bl	8000d44 <unwind_UCB_from_context>
 800106e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001070:	79c3      	ldrb	r3, [r0, #7]
 8001072:	3302      	adds	r3, #2
 8001074:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001078:	bd08      	pop	{r3, pc}
 800107a:	bf00      	nop

0800107c <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087TxFrameELj10EE4pushERKS3_>:
				const auto&& expr = (n + end - begin) % n;
				return expr ? expr : n;
			}
		}

		constexpr void push(const Elem& x) noexcept override
 800107c:	b530      	push	{r4, r5, lr}
		{
			if(end == n) end = begin;
 800107e:	e9d0 231d 	ldrd	r2, r3, [r0, #116]	; 0x74

			buffer[end] = x;
 8001082:	240b      	movs	r4, #11
			if(end == n) end = begin;
 8001084:	2b0a      	cmp	r3, #10
 8001086:	bf08      	it	eq
 8001088:	6782      	streq	r2, [r0, #120]	; 0x78
			buffer[end] = x;
 800108a:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800108c:	680d      	ldr	r5, [r1, #0]
			
			if(end == n - 1) end = 0;
 800108e:	2b09      	cmp	r3, #9
			buffer[end] = x;
 8001090:	fb04 0403 	mla	r4, r4, r3, r0
			if(end == n - 1) end = 0;
 8001094:	bf08      	it	eq
 8001096:	2300      	moveq	r3, #0
			buffer[end] = x;
 8001098:	6065      	str	r5, [r4, #4]
 800109a:	684d      	ldr	r5, [r1, #4]
			else ++end;
 800109c:	bf18      	it	ne
 800109e:	3301      	addne	r3, #1
			buffer[end] = x;
 80010a0:	60a5      	str	r5, [r4, #8]
 80010a2:	890d      	ldrh	r5, [r1, #8]

			if(begin == end)
 80010a4:	429a      	cmp	r2, r3
			buffer[end] = x;
 80010a6:	81a5      	strh	r5, [r4, #12]
 80010a8:	7a89      	ldrb	r1, [r1, #10]
 80010aa:	73a1      	strb	r1, [r4, #14]
 80010ac:	6783      	str	r3, [r0, #120]	; 0x78
			if(begin == end)
 80010ae:	d105      	bne.n	80010bc <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087TxFrameELj10EE4pushERKS3_+0x40>
			{
				if(begin == n - 1) begin = 0;
 80010b0:	2a09      	cmp	r2, #9
 80010b2:	bf0b      	itete	eq
 80010b4:	2300      	moveq	r3, #0
				else ++begin;
 80010b6:	3201      	addne	r2, #1
				if(begin == n - 1) begin = 0;
 80010b8:	6743      	streq	r3, [r0, #116]	; 0x74
				else ++begin;
 80010ba:	6742      	strne	r2, [r0, #116]	; 0x74
			}
		}
 80010bc:	bd30      	pop	{r4, r5, pc}

080010be <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087RxFrameELj20EE4pushERKS3_>:
		constexpr void push(const Elem& x) noexcept override
 80010be:	b5f0      	push	{r4, r5, r6, r7, lr}
			if(end == n) end = begin;
 80010c0:	e9d0 c379 	ldrd	ip, r3, [r0, #484]	; 0x1e4
			buffer[end] = x;
 80010c4:	2418      	movs	r4, #24
			if(end == n) end = begin;
 80010c6:	2b14      	cmp	r3, #20
 80010c8:	bf08      	it	eq
 80010ca:	f8c0 c1e8 	streq.w	ip, [r0, #488]	; 0x1e8
		constexpr void push(const Elem& x) noexcept override
 80010ce:	460d      	mov	r5, r1
			buffer[end] = x;
 80010d0:	f8d0 71e8 	ldr.w	r7, [r0, #488]	; 0x1e8
		constexpr void push(const Elem& x) noexcept override
 80010d4:	4606      	mov	r6, r0
			if(end == n - 1) end = 0;
 80010d6:	2f13      	cmp	r7, #19
			buffer[end] = x;
 80010d8:	fb04 0407 	mla	r4, r4, r7, r0
 80010dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
			if(end == n - 1) end = 0;
 80010de:	bf08      	it	eq
 80010e0:	2700      	moveq	r7, #0
			buffer[end] = x;
 80010e2:	f104 0404 	add.w	r4, r4, #4
 80010e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
			else ++end;
 80010e8:	bf18      	it	ne
 80010ea:	3701      	addne	r7, #1
			if(begin == end)
 80010ec:	45bc      	cmp	ip, r7
			buffer[end] = x;
 80010ee:	e895 0003 	ldmia.w	r5, {r0, r1}
 80010f2:	e884 0003 	stmia.w	r4, {r0, r1}
 80010f6:	f8c6 71e8 	str.w	r7, [r6, #488]	; 0x1e8
			if(begin == end)
 80010fa:	d107      	bne.n	800110c <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087RxFrameELj20EE4pushERKS3_+0x4e>
				if(begin == n - 1) begin = 0;
 80010fc:	f1bc 0f13 	cmp.w	ip, #19
 8001100:	bf0c      	ite	eq
 8001102:	2300      	moveq	r3, #0
				else ++begin;
 8001104:	f10c 0301 	addne.w	r3, ip, #1
 8001108:	f8c6 31e4 	str.w	r3, [r6, #484]	; 0x1e4
		}
 800110c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800110e <_ZNK6CRSLib17SafeCircularQueueINS_3Can6RM00087RxFrameELj20EE4sizeEv>:
			if(end == n) return 0;
 800110e:	f8d0 31e8 	ldr.w	r3, [r0, #488]	; 0x1e8
 8001112:	2b14      	cmp	r3, #20
 8001114:	d00c      	beq.n	8001130 <_ZNK6CRSLib17SafeCircularQueueINS_3Can6RM00087RxFrameELj20EE4sizeEv+0x22>
				const auto&& expr = (n + end - begin) % n;
 8001116:	f8d0 01e4 	ldr.w	r0, [r0, #484]	; 0x1e4
 800111a:	3314      	adds	r3, #20
 800111c:	1a18      	subs	r0, r3, r0
 800111e:	2314      	movs	r3, #20
 8001120:	fbb0 f2f3 	udiv	r2, r0, r3
 8001124:	fb03 0012 	mls	r0, r3, r2, r0
				return expr ? expr : n;
 8001128:	2800      	cmp	r0, #0
 800112a:	bf08      	it	eq
 800112c:	4618      	moveq	r0, r3
 800112e:	4770      	bx	lr
			if(end == n) return 0;
 8001130:	2000      	movs	r0, #0
		}
 8001132:	4770      	bx	lr

08001134 <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087RxFrameELj20EE5clearEv>:
		}

		constexpr void clear() noexcept
		{
			begin = 0;
			end = n;
 8001134:	2200      	movs	r2, #0
 8001136:	2314      	movs	r3, #20
 8001138:	e9c0 2379 	strd	r2, r3, [r0, #484]	; 0x1e4
		}
 800113c:	4770      	bx	lr

0800113e <_ZNK6CRSLib17SafeCircularQueueINS_3Can6RM00087TxFrameELj10EE4sizeEv>:
			if(end == n) return 0;
 800113e:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8001140:	2b0a      	cmp	r3, #10
 8001142:	d00b      	beq.n	800115c <_ZNK6CRSLib17SafeCircularQueueINS_3Can6RM00087TxFrameELj10EE4sizeEv+0x1e>
				const auto&& expr = (n + end - begin) % n;
 8001144:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8001146:	330a      	adds	r3, #10
 8001148:	1a18      	subs	r0, r3, r0
 800114a:	230a      	movs	r3, #10
 800114c:	fbb0 f2f3 	udiv	r2, r0, r3
 8001150:	fb03 0012 	mls	r0, r3, r2, r0
				return expr ? expr : n;
 8001154:	2800      	cmp	r0, #0
 8001156:	bf08      	it	eq
 8001158:	4618      	moveq	r0, r3
 800115a:	4770      	bx	lr
			if(end == n) return 0;
 800115c:	2000      	movs	r0, #0
		}
 800115e:	4770      	bx	lr

08001160 <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087TxFrameELj10EE5clearEv>:
			end = n;
 8001160:	2200      	movs	r2, #0
 8001162:	230a      	movs	r3, #10
 8001164:	e9c0 231d 	strd	r2, r3, [r0, #116]	; 0x74
		}
 8001168:	4770      	bx	lr

0800116a <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087RxFrameELj20EE3popEv>:
		constexpr std::optional<Elem> pop() noexcept
 800116a:	b5f0      	push	{r4, r5, r6, r7, lr}
			if(end == n)
 800116c:	f8d1 e1e8 	ldr.w	lr, [r1, #488]	; 0x1e8
		constexpr std::optional<Elem> pop() noexcept
 8001170:	4684      	mov	ip, r0
			if(end == n)
 8001172:	f1be 0f14 	cmp.w	lr, #20
		constexpr std::optional<Elem> pop() noexcept
 8001176:	460e      	mov	r6, r1
 8001178:	b087      	sub	sp, #28
			if(end == n)
 800117a:	d105      	bne.n	8001188 <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087RxFrameELj20EE3popEv+0x1e>
  template <typename _Tp>
    struct _Optional_payload_base
    {
      using _Stored_type = remove_const_t<_Tp>;

      _Optional_payload_base() = default;
 800117c:	2300      	movs	r3, #0
		}
 800117e:	4660      	mov	r0, ip

      template<typename... _Args>
	constexpr
	_Optional_payload_base(in_place_t __tag, _Args&&... __args)
	: _M_payload(__tag, std::forward<_Args>(__args)...),
	  _M_engaged(true)
 8001180:	f88c 3018 	strb.w	r3, [ip, #24]
 8001184:	b007      	add	sp, #28
 8001186:	bdf0      	pop	{r4, r5, r6, r7, pc}
			Elem ret = buffer[begin];
 8001188:	2418      	movs	r4, #24
 800118a:	466d      	mov	r5, sp
 800118c:	f8d1 71e4 	ldr.w	r7, [r1, #484]	; 0x1e4
			if(begin == n - 1) begin = 0;
 8001190:	2f13      	cmp	r7, #19
			Elem ret = buffer[begin];
 8001192:	fb04 1407 	mla	r4, r4, r7, r1
			if(begin == n - 1) begin = 0;
 8001196:	bf08      	it	eq
 8001198:	2700      	moveq	r7, #0
			Elem ret = buffer[begin];
 800119a:	f104 0404 	add.w	r4, r4, #4
 800119e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011a2:	e894 0003 	ldmia.w	r4, {r0, r1}
			else ++begin;
 80011a6:	bf18      	it	ne
 80011a8:	3701      	addne	r7, #1
			if(begin == end)
 80011aa:	45be      	cmp	lr, r7
			Elem ret = buffer[begin];
 80011ac:	e885 0003 	stmia.w	r5, {r0, r1}
				end = n;
 80011b0:	bf08      	it	eq
 80011b2:	2314      	moveq	r3, #20
	  constexpr _Storage() noexcept : _M_empty() { }

	  template<typename... _Args>
	    constexpr
	    _Storage(in_place_t, _Args&&... __args)
	    : _M_value(std::forward<_Args>(__args)...)
 80011b4:	4664      	mov	r4, ip
 80011b6:	466d      	mov	r5, sp
 80011b8:	bf08      	it	eq
 80011ba:	f8c6 31e8 	streq.w	r3, [r6, #488]	; 0x1e8
 80011be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c2:	e895 0003 	ldmia.w	r5, {r0, r1}
	  _M_engaged(true)
 80011c6:	2301      	movs	r3, #1
	    : _M_value(std::forward<_Args>(__args)...)
 80011c8:	e884 0003 	stmia.w	r4, {r0, r1}
 80011cc:	f8c6 71e4 	str.w	r7, [r6, #484]	; 0x1e4
 80011d0:	e7d5      	b.n	800117e <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087RxFrameELj20EE3popEv+0x14>

080011d2 <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087TxFrameELj10EE3popEv>:
		constexpr std::optional<Elem> pop() noexcept
 80011d2:	b5f0      	push	{r4, r5, r6, r7, lr}
			if(end == n)
 80011d4:	6f8f      	ldr	r7, [r1, #120]	; 0x78
		constexpr std::optional<Elem> pop() noexcept
 80011d6:	4603      	mov	r3, r0
			if(end == n)
 80011d8:	2f0a      	cmp	r7, #10
		constexpr std::optional<Elem> pop() noexcept
 80011da:	460a      	mov	r2, r1
 80011dc:	b085      	sub	sp, #20
			if(end == n)
 80011de:	d104      	bne.n	80011ea <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087TxFrameELj10EE3popEv+0x18>
      _Optional_payload_base() = default;
 80011e0:	2200      	movs	r2, #0
		}
 80011e2:	4618      	mov	r0, r3
	  _M_engaged(true)
 80011e4:	72da      	strb	r2, [r3, #11]
 80011e6:	b005      	add	sp, #20
 80011e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
			Elem ret = buffer[begin];
 80011ea:	260b      	movs	r6, #11
 80011ec:	6f4c      	ldr	r4, [r1, #116]	; 0x74
 80011ee:	ad01      	add	r5, sp, #4
			if(begin == n - 1) begin = 0;
 80011f0:	2c09      	cmp	r4, #9
			Elem ret = buffer[begin];
 80011f2:	fb06 1604 	mla	r6, r6, r4, r1
			if(begin == n - 1) begin = 0;
 80011f6:	bf08      	it	eq
 80011f8:	2400      	moveq	r4, #0
			Elem ret = buffer[begin];
 80011fa:	6870      	ldr	r0, [r6, #4]
 80011fc:	68b1      	ldr	r1, [r6, #8]
			else ++begin;
 80011fe:	bf18      	it	ne
 8001200:	3401      	addne	r4, #1
			Elem ret = buffer[begin];
 8001202:	c503      	stmia	r5!, {r0, r1}
 8001204:	7bb1      	ldrb	r1, [r6, #14]
			if(begin == end)
 8001206:	42a7      	cmp	r7, r4
			Elem ret = buffer[begin];
 8001208:	70a9      	strb	r1, [r5, #2]
				end = n;
 800120a:	bf08      	it	eq
 800120c:	210a      	moveq	r1, #10
			Elem ret = buffer[begin];
 800120e:	89b0      	ldrh	r0, [r6, #12]
				end = n;
 8001210:	bf08      	it	eq
 8001212:	6791      	streq	r1, [r2, #120]	; 0x78
			Elem ret = buffer[begin];
 8001214:	8028      	strh	r0, [r5, #0]
 8001216:	6754      	str	r4, [r2, #116]	; 0x74
	    : _M_value(std::forward<_Args>(__args)...)
 8001218:	aa01      	add	r2, sp, #4
 800121a:	ca03      	ldmia	r2!, {r0, r1}
 800121c:	6059      	str	r1, [r3, #4]
 800121e:	8811      	ldrh	r1, [r2, #0]
 8001220:	7892      	ldrb	r2, [r2, #2]
 8001222:	6018      	str	r0, [r3, #0]
 8001224:	729a      	strb	r2, [r3, #10]
 8001226:	8119      	strh	r1, [r3, #8]
	  _M_engaged(true)
 8001228:	2201      	movs	r2, #1
 800122a:	e7da      	b.n	80011e2 <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087TxFrameELj10EE3popEv+0x10>

0800122c <_ZN6CRSLib3Can9Implement6TxUnitIN13Chibarobo20228SampleTxEE8transmitERNS0_6RM00089PillarboxE>:
	public:
		TxUnit(const u32 base_id) noexcept:
			TxUnitBase{to_underlying(OffsetIdsEnum::n), base_id}
		{}

		void transmit(MpuSpecific::Pillarbox& pillarbox) noexcept override
 800122c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		{
			auto for_body_par_id = [this, &pillarbox]<std::underlying_type_t<OffsetIdsEnum> offset_id, std::underlying_type_t<OffsetIdsEnum> n>(CompileForIndex<offset_id, n>) noexcept
			{
				CompileForIndex<offset_id + 1, n> ret{};

				ret.is_breaked = std::get<offset_id>(tx_ids).transmit(pillarbox, this->base_id);
 8001230:	6885      	ldr	r5, [r0, #8]
		void transmit(MpuSpecific::Pillarbox& pillarbox) noexcept override
 8001232:	460e      	mov	r6, r1
	{
		using Impl = TxIdImplInjectorAdaptor<offset_id>;
		SafeCircularQueue<MpuSpecific::TxFrame, Impl::queue_size()> queue{};

		// Mailboxが満杯になった(あるいはエラーが発生した)らfalse, そうでなければtrueを返す.
		bool transmit(MpuSpecific::Pillarbox& pillarbox, const u32 base_id) noexcept
 8001234:	ea5f 28d5 	movs.w	r8, r5, lsr #11
 8001238:	bf14      	ite	ne
 800123a:	2704      	movne	r7, #4
 800123c:	2700      	moveq	r7, #0
 800123e:	b08a      	sub	sp, #40	; 0x28
		{
			while(true)
			{
				if(pillarbox.not_full())
				{
					if(auto opt_tx_frame = queue.pop(); !opt_tx_frame)
 8001240:	f100 040c 	add.w	r4, r0, #12

		void post(const u32 id, TxFrame& frame) noexcept
		{
			CAN_TxHeaderTypeDef tx_header
			{
				.StdId = id & max_std_id,
 8001244:	f3c5 050a 	ubfx	r5, r5, #0, #11
			HAL_CAN_AddTxMessage(hcan, &tx_header, frame.data.data(), &mailbox);
		}

		bool not_full() const noexcept
		{
			return HAL_CAN_GetTxMailboxesFreeLevel(hcan) != 0;
 8001248:	6830      	ldr	r0, [r6, #0]
 800124a:	f000 fdb8 	bl	8001dbe <HAL_CAN_GetTxMailboxesFreeLevel>
				if(pillarbox.not_full())
 800124e:	b308      	cbz	r0, 8001294 <_ZN6CRSLib3Can9Implement6TxUnitIN13Chibarobo20228SampleTxEE8transmitERNS0_6RM00089PillarboxE+0x68>
					if(auto opt_tx_frame = queue.pop(); !opt_tx_frame)
 8001250:	4621      	mov	r1, r4
 8001252:	a801      	add	r0, sp, #4
 8001254:	f7ff ffbd 	bl	80011d2 <_ZN6CRSLib17SafeCircularQueueINS_3Can6RM00087TxFrameELj10EE3popEv>
 8001258:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800125c:	b1d3      	cbz	r3, 8001294 <_ZN6CRSLib3Can9Implement6TxUnitIN13Chibarobo20228SampleTxEE8transmitERNS0_6RM00089PillarboxE+0x68>
				.RTR = frame.header.rtr ? CAN_RTR_REMOTE : CAN_RTR_DATA,
 800125e:	f89d 3005 	ldrb.w	r3, [sp, #5]
			HAL_CAN_AddTxMessage(hcan, &tx_header, frame.data.data(), &mailbox);
 8001262:	6830      	ldr	r0, [r6, #0]
				.RTR = frame.header.rtr ? CAN_RTR_REMOTE : CAN_RTR_DATA,
 8001264:	2b00      	cmp	r3, #0
 8001266:	bf14      	ite	ne
 8001268:	2302      	movne	r3, #2
 800126a:	2300      	moveq	r3, #0
			};
 800126c:	9307      	str	r3, [sp, #28]
				.DLC = frame.header.dlc,
 800126e:	f89d 3004 	ldrb.w	r3, [sp, #4]
			HAL_CAN_AddTxMessage(hcan, &tx_header, frame.data.data(), &mailbox);
 8001272:	f10d 0207 	add.w	r2, sp, #7
				.DLC = frame.header.dlc,
 8001276:	9308      	str	r3, [sp, #32]
			};
 8001278:	f89d 3006 	ldrb.w	r3, [sp, #6]
			HAL_CAN_AddTxMessage(hcan, &tx_header, frame.data.data(), &mailbox);
 800127c:	a904      	add	r1, sp, #16
			};
 800127e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
			u32 mailbox{};
 8001282:	2300      	movs	r3, #0
 8001284:	9300      	str	r3, [sp, #0]
			HAL_CAN_AddTxMessage(hcan, &tx_header, frame.data.data(), &mailbox);
 8001286:	466b      	mov	r3, sp
			};
 8001288:	e9cd 5804 	strd	r5, r8, [sp, #16]
 800128c:	9706      	str	r7, [sp, #24]
			HAL_CAN_AddTxMessage(hcan, &tx_header, frame.data.data(), &mailbox);
 800128e:	f000 fd48 	bl	8001d22 <HAL_CAN_AddTxMessage>
 8001292:	e7d9      	b.n	8001248 <_ZN6CRSLib3Can9Implement6TxUnitIN13Chibarobo20228SampleTxEE8transmitERNS0_6RM00089PillarboxE+0x1c>
				return ret;
			};

			compile_for(for_body_par_id, CompileForIndex<static_cast<std::underlying_type_t<OffsetIdsEnum>>(0), to_underlying(OffsetIdsEnum::n)>{});
		}
 8001294:	b00a      	add	sp, #40	; 0x28
 8001296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800129a <_ZSt16__insertion_sortIPPN6CRSLib3Can9Implement10TxUnitBaseEN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_>:

  /// This is a helper function for the sort routine.
  template<typename _RandomAccessIterator, typename _Compare>
    _GLIBCXX20_CONSTEXPR
    void
    __insertion_sort(_RandomAccessIterator __first,
 800129a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800129c:	460e      	mov	r6, r1
 800129e:	a902      	add	r1, sp, #8
		     _RandomAccessIterator __last, _Compare __comp)
    {
      if (__first == __last) return;
 80012a0:	42b0      	cmp	r0, r6
    __insertion_sort(_RandomAccessIterator __first,
 80012a2:	4604      	mov	r4, r0
 80012a4:	e901 000c 	stmdb	r1, {r2, r3}
      if (__first == __last) return;
 80012a8:	d01d      	beq.n	80012e6 <_ZSt16__insertion_sortIPPN6CRSLib3Can9Implement10TxUnitBaseEN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_+0x4c>

      for (_RandomAccessIterator __i = __first + 1; __i != __last; ++__i)
 80012aa:	1d05      	adds	r5, r0, #4
 80012ac:	42b5      	cmp	r5, r6
 80012ae:	d01a      	beq.n	80012e6 <_ZSt16__insertion_sortIPPN6CRSLib3Can9Implement10TxUnitBaseEN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_+0x4c>
    { return static_cast<_Up&&>(__t); }

  template<typename _Res, typename _Fn, typename... _Args>
    constexpr _Res
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 80012b0:	682f      	ldr	r7, [r5, #0]
			}
		}

		void sort_tx_unit() noexcept
		{
			std::ranges::sort(tx_units_p, {}, [](const Implement::TxUnitBase * p){return p->base_id;});
 80012b2:	6823      	ldr	r3, [r4, #0]
 80012b4:	68b9      	ldr	r1, [r7, #8]
	{
	  if (__comp(__i, __first))
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	4299      	cmp	r1, r3
 80012ba:	d209      	bcs.n	80012d0 <_ZSt16__insertion_sortIPPN6CRSLib3Can9Implement10TxUnitBaseEN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_+0x36>
					   is_copy_assignable<_Tp>>;
	  // trivial types can have deleted assignment
	  static_assert( __assignable::type::value, "type is not assignable" );
#endif
	  const ptrdiff_t _Num = __last - __first;
	  if (_Num)
 80012bc:	42a5      	cmp	r5, r4
 80012be:	d004      	beq.n	80012ca <_ZSt16__insertion_sortIPPN6CRSLib3Can9Implement10TxUnitBaseEN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_+0x30>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 80012c0:	4621      	mov	r1, r4
 80012c2:	1b2a      	subs	r2, r5, r4
 80012c4:	1d20      	adds	r0, r4, #4
 80012c6:	f002 faef 	bl	80038a8 <memmove>
	    {
	      typename iterator_traits<_RandomAccessIterator>::value_type
		__val = _GLIBCXX_MOVE(*__i);
	      _GLIBCXX_MOVE_BACKWARD3(__first, __i, __i + 1);
	      *__first = _GLIBCXX_MOVE(__val);
 80012ca:	6027      	str	r7, [r4, #0]
      for (_RandomAccessIterator __i = __first + 1; __i != __last; ++__i)
 80012cc:	3504      	adds	r5, #4
 80012ce:	e7ed      	b.n	80012ac <_ZSt16__insertion_sortIPPN6CRSLib3Can9Implement10TxUnitBaseEN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_+0x12>
	  if (__comp(__i, __first))
 80012d0:	462b      	mov	r3, r5
 80012d2:	f853 2c04 	ldr.w	r2, [r3, #-4]
      while (__comp(__val, __next))
 80012d6:	6890      	ldr	r0, [r2, #8]
 80012d8:	4281      	cmp	r1, r0
 80012da:	d202      	bcs.n	80012e2 <_ZSt16__insertion_sortIPPN6CRSLib3Can9Implement10TxUnitBaseEN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_+0x48>
	  *__last = _GLIBCXX_MOVE(*__next);
 80012dc:	f843 2904 	str.w	r2, [r3], #-4
      while (__comp(__val, __next))
 80012e0:	e7f7      	b.n	80012d2 <_ZSt16__insertion_sortIPPN6CRSLib3Can9Implement10TxUnitBaseEN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_+0x38>
      *__last = _GLIBCXX_MOVE(__val);
 80012e2:	601f      	str	r7, [r3, #0]
    }
 80012e4:	e7f2      	b.n	80012cc <_ZSt16__insertion_sortIPPN6CRSLib3Can9Implement10TxUnitBaseEN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_+0x32>
	    }
	  else
	    std::__unguarded_linear_insert(__i,
				__gnu_cxx::__ops::__val_comp_iter(__comp));
	}
    }
 80012e6:	b003      	add	sp, #12
 80012e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080012ea <_ZSt13__adjust_heapIPPN6CRSLib3Can9Implement10TxUnitBaseEiS4_N9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SM_SM_T1_T2_>:

  template<typename _RandomAccessIterator, typename _Distance,
	   typename _Tp, typename _Compare>
    _GLIBCXX20_CONSTEXPR
    void
    __adjust_heap(_RandomAccessIterator __first, _Distance __holeIndex,
 80012ea:	b5f0      	push	{r4, r5, r6, r7, lr}
		  _Distance __len, _Tp __value, _Compare __comp)
    {
      const _Distance __topIndex = __holeIndex;
      _Distance __secondChild = __holeIndex;
      while (__secondChild < (__len - 1) / 2)
 80012ec:	1e54      	subs	r4, r2, #1
 80012ee:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 80012f2:	1066      	asrs	r6, r4, #1
	{
	  __secondChild = 2 * (__secondChild + 1);
	  if (__comp(__first + __secondChild,
		     __first + (__secondChild - 1)))
 80012f4:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
      while (__secondChild < (__len - 1) / 2)
 80012f8:	460c      	mov	r4, r1
 80012fa:	42a6      	cmp	r6, r4
 80012fc:	dd14      	ble.n	8001328 <_ZSt13__adjust_heapIPPN6CRSLib3Can9Implement10TxUnitBaseEiS4_N9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SM_SM_T1_T2_+0x3e>
	  __secondChild = 2 * (__secondChild + 1);
 80012fe:	1c65      	adds	r5, r4, #1
 8001300:	006f      	lsls	r7, r5, #1
		     __first + (__secondChild - 1)))
 8001302:	eb0c 0545 	add.w	r5, ip, r5, lsl #1
 8001306:	f850 5025 	ldr.w	r5, [r0, r5, lsl #2]
	  if (__comp(__first + __secondChild,
 800130a:	f8d5 e008 	ldr.w	lr, [r5, #8]
 800130e:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
 8001312:	68ad      	ldr	r5, [r5, #8]
 8001314:	45ae      	cmp	lr, r5
	    __secondChild--;
 8001316:	bf88      	it	hi
 8001318:	f107 37ff 	addhi.w	r7, r7, #4294967295
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first + __secondChild));
 800131c:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
 8001320:	f840 5024 	str.w	r5, [r0, r4, lsl #2]
	  __holeIndex = __secondChild;
 8001324:	463c      	mov	r4, r7
      while (__secondChild < (__len - 1) / 2)
 8001326:	e7e8      	b.n	80012fa <_ZSt13__adjust_heapIPPN6CRSLib3Can9Implement10TxUnitBaseEiS4_N9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SM_SM_T1_T2_+0x10>
	}
      if ((__len & 1) == 0 && __secondChild == (__len - 2) / 2)
 8001328:	07d5      	lsls	r5, r2, #31
 800132a:	d40e      	bmi.n	800134a <_ZSt13__adjust_heapIPPN6CRSLib3Can9Implement10TxUnitBaseEiS4_N9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SM_SM_T1_T2_+0x60>
 800132c:	3a02      	subs	r2, #2
 800132e:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8001332:	ebb4 0f62 	cmp.w	r4, r2, asr #1
 8001336:	d108      	bne.n	800134a <_ZSt13__adjust_heapIPPN6CRSLib3Can9Implement10TxUnitBaseEiS4_N9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SM_SM_T1_T2_+0x60>
	{
	  __secondChild = 2 * (__secondChild + 1);
 8001338:	1c62      	adds	r2, r4, #1
 800133a:	0055      	lsls	r5, r2, #1
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first
 800133c:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8001340:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8001344:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
						     + (__secondChild - 1)));
	  __holeIndex = __secondChild - 1;
 8001348:	1e6c      	subs	r4, r5, #1
      _Distance __parent = (__holeIndex - 1) / 2;
 800134a:	1e62      	subs	r2, r4, #1
 800134c:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8001350:	1052      	asrs	r2, r2, #1
      while (__holeIndex > __topIndex && __comp(__first + __parent, __value))
 8001352:	42a1      	cmp	r1, r4
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first + __parent));
 8001354:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8001358:	eb00 0584 	add.w	r5, r0, r4, lsl #2
      while (__holeIndex > __topIndex && __comp(__first + __parent, __value))
 800135c:	da0d      	bge.n	800137a <_ZSt13__adjust_heapIPPN6CRSLib3Can9Implement10TxUnitBaseEiS4_N9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SM_SM_T1_T2_+0x90>
 800135e:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8001362:	689e      	ldr	r6, [r3, #8]
 8001364:	68a7      	ldr	r7, [r4, #8]
 8001366:	42b7      	cmp	r7, r6
 8001368:	d207      	bcs.n	800137a <_ZSt13__adjust_heapIPPN6CRSLib3Can9Implement10TxUnitBaseEiS4_N9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SM_SM_T1_T2_+0x90>
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first + __parent));
 800136a:	f840 400c 	str.w	r4, [r0, ip]
	  __parent = (__holeIndex - 1) / 2;
 800136e:	1e54      	subs	r4, r2, #1
 8001370:	eb04 75d4 	add.w	r5, r4, r4, lsr #31
	  __holeIndex = __parent;
 8001374:	4614      	mov	r4, r2
	  __parent = (__holeIndex - 1) / 2;
 8001376:	106a      	asrs	r2, r5, #1
      while (__holeIndex > __topIndex && __comp(__first + __parent, __value))
 8001378:	e7eb      	b.n	8001352 <_ZSt13__adjust_heapIPPN6CRSLib3Can9Implement10TxUnitBaseEiS4_N9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SM_SM_T1_T2_+0x68>
      *(__first + __holeIndex) = _GLIBCXX_MOVE(__value);
 800137a:	602b      	str	r3, [r5, #0]
	}
      __decltype(__gnu_cxx::__ops::__iter_comp_val(_GLIBCXX_MOVE(__comp)))
	__cmp(_GLIBCXX_MOVE(__comp));
      std::__push_heap(__first, __holeIndex, __topIndex,
		       _GLIBCXX_MOVE(__value), __cmp);
    }
 800137c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800137e <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_>:

  /// This is a helper function for the sort routine.
  template<typename _RandomAccessIterator, typename _Size, typename _Compare>
    _GLIBCXX20_CONSTEXPR
    void
    __introsort_loop(_RandomAccessIterator __first,
 800137e:	b082      	sub	sp, #8
 8001380:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001384:	4604      	mov	r4, r0
 8001386:	460d      	mov	r5, r1
 8001388:	4616      	mov	r6, r2
 800138a:	b087      	sub	sp, #28
 800138c:	930f      	str	r3, [sp, #60]	; 0x3c
      std::__move_median_to_first(__first, __first + 1, __mid, __last - 1,
 800138e:	1d07      	adds	r7, r0, #4
		     _RandomAccessIterator __last,
		     _Size __depth_limit, _Compare __comp)
    {
      while (__last - __first > int(_S_threshold))
 8001390:	1b2b      	subs	r3, r5, r4
 8001392:	2b40      	cmp	r3, #64	; 0x40
 8001394:	dd2c      	ble.n	80013f0 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0x72>
	  _DistanceType;

      if (__last - __first < 2)
	return;

      const _DistanceType __len = __last - __first;
 8001396:	ea4f 08a3 	mov.w	r8, r3, asr #2
	{
	  if (__depth_limit == 0)
 800139a:	bb76      	cbnz	r6, 80013fa <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0x7c>
 800139c:	e9dd 010f 	ldrd	r0, r1, [sp, #60]	; 0x3c
 80013a0:	af02      	add	r7, sp, #8
 80013a2:	f10d 0910 	add.w	r9, sp, #16
 80013a6:	e887 0003 	stmia.w	r7, {r0, r1}
    __partial_sort(_RandomAccessIterator __first,
 80013aa:	e889 0003 	stmia.w	r9, {r0, r1}
      _DistanceType __parent = (__len - 2) / 2;
 80013ae:	f1a8 0602 	sub.w	r6, r8, #2
 80013b2:	1076      	asrs	r6, r6, #1
      while (true)
	{
	  _ValueType __value = _GLIBCXX_MOVE(*(__first + __parent));
	  std::__adjust_heap(__first, __parent, __len, _GLIBCXX_MOVE(__value),
 80013b4:	e899 0003 	ldmia.w	r9, {r0, r1}
 80013b8:	4642      	mov	r2, r8
 80013ba:	e88d 0003 	stmia.w	sp, {r0, r1}
 80013be:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
 80013c2:	4631      	mov	r1, r6
 80013c4:	4620      	mov	r0, r4
 80013c6:	f7ff ff90 	bl	80012ea <_ZSt13__adjust_heapIPPN6CRSLib3Can9Implement10TxUnitBaseEiS4_N9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SM_SM_T1_T2_>
			     __comp);
	  if (__parent == 0)
 80013ca:	b10e      	cbz	r6, 80013d0 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0x52>
	    return;
	  __parent--;
 80013cc:	3e01      	subs	r6, #1
      while (true)
 80013ce:	e7f1      	b.n	80013b4 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0x36>
      _ValueType __value = _GLIBCXX_MOVE(*__result);
 80013d0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
      *__result = _GLIBCXX_MOVE(*__first);
 80013d4:	6822      	ldr	r2, [r4, #0]
			 _DistanceType(__last - __first),
 80013d6:	1b2e      	subs	r6, r5, r4
      std::__adjust_heap(__first, _DistanceType(0),
 80013d8:	e897 0003 	ldmia.w	r7, {r0, r1}
      *__result = _GLIBCXX_MOVE(*__first);
 80013dc:	602a      	str	r2, [r5, #0]
      std::__adjust_heap(__first, _DistanceType(0),
 80013de:	e88d 0003 	stmia.w	sp, {r0, r1}
 80013e2:	10b2      	asrs	r2, r6, #2
 80013e4:	2100      	movs	r1, #0
 80013e6:	4620      	mov	r0, r4
 80013e8:	f7ff ff7f 	bl	80012ea <_ZSt13__adjust_heapIPPN6CRSLib3Can9Implement10TxUnitBaseEiS4_N9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SM_SM_T1_T2_>
    _GLIBCXX20_CONSTEXPR
    void
    __sort_heap(_RandomAccessIterator __first, _RandomAccessIterator __last,
		_Compare& __comp)
    {
      while (__last - __first > 1)
 80013ec:	2e04      	cmp	r6, #4
 80013ee:	dcef      	bgt.n	80013d0 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0x52>
	  _RandomAccessIterator __cut =
	    std::__unguarded_partition_pivot(__first, __last, __comp);
	  std::__introsort_loop(__cut, __last, __depth_limit, __comp);
	  __last = __cut;
	}
    }
 80013f0:	b007      	add	sp, #28
 80013f2:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013f6:	b002      	add	sp, #8
 80013f8:	4770      	bx	lr
      _RandomAccessIterator __mid = __first + (__last - __first) / 2;
 80013fa:	10db      	asrs	r3, r3, #3
 80013fc:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8001400:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 8001404:	f8d8 9008 	ldr.w	r9, [r8, #8]
 8001408:	f8d0 e008 	ldr.w	lr, [r0, #8]
 800140c:	f855 cc04 	ldr.w	ip, [r5, #-4]
      if (__comp(__a, __b))
 8001410:	45f1      	cmp	r9, lr
 8001412:	f8dc 1008 	ldr.w	r1, [ip, #8]
    {
#if __cplusplus < 201103L
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)
#endif
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8001416:	6822      	ldr	r2, [r4, #0]
	  --__depth_limit;
 8001418:	f106 36ff 	add.w	r6, r6, #4294967295
      if (__comp(__a, __b))
 800141c:	d22a      	bcs.n	8001474 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0xf6>
	  if (__comp(__b, __c))
 800141e:	458e      	cmp	lr, r1
 8001420:	d221      	bcs.n	8001466 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0xe8>
      __a = _GLIBCXX_MOVE(__b);
 8001422:	6020      	str	r0, [r4, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8001424:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
 8001428:	463a      	mov	r2, r7
      while (__last - __first > int(_S_threshold))
 800142a:	462b      	mov	r3, r5
 800142c:	6820      	ldr	r0, [r4, #0]
 800142e:	4690      	mov	r8, r2
 8001430:	f852 1b04 	ldr.w	r1, [r2], #4
 8001434:	f8d0 9008 	ldr.w	r9, [r0, #8]
	  while (__comp(__first, __pivot))
 8001438:	6888      	ldr	r0, [r1, #8]
 800143a:	4548      	cmp	r0, r9
 800143c:	d3f6      	bcc.n	800142c <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0xae>
	  --__last;
 800143e:	1f18      	subs	r0, r3, #4
 8001440:	4603      	mov	r3, r0
 8001442:	f850 e904 	ldr.w	lr, [r0], #-4
	  while (__comp(__pivot, __last))
 8001446:	f8de c008 	ldr.w	ip, [lr, #8]
 800144a:	45e1      	cmp	r9, ip
 800144c:	d3f8      	bcc.n	8001440 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0xc2>
	  if (!(__first < __last))
 800144e:	4598      	cmp	r8, r3
 8001450:	d318      	bcc.n	8001484 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0x106>
	  std::__introsort_loop(__cut, __last, __depth_limit, __comp);
 8001452:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001454:	4629      	mov	r1, r5
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	4632      	mov	r2, r6
 800145a:	4640      	mov	r0, r8
 800145c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800145e:	f7ff ff8e 	bl	800137e <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_>
      while (__last - __first > int(_S_threshold))
 8001462:	4645      	mov	r5, r8
 8001464:	e794      	b.n	8001390 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0x12>
	  else if (__comp(__a, __c))
 8001466:	4589      	cmp	r9, r1
 8001468:	d206      	bcs.n	8001478 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0xfa>
      __a = _GLIBCXX_MOVE(__b);
 800146a:	f8c4 c000 	str.w	ip, [r4]
      __b = _GLIBCXX_MOVE(__tmp);
 800146e:	f845 2c04 	str.w	r2, [r5, #-4]
    }
 8001472:	e7d9      	b.n	8001428 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0xaa>
      else if (__comp(__a, __c))
 8001474:	4589      	cmp	r9, r1
 8001476:	d202      	bcs.n	800147e <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0x100>
 8001478:	e9c4 8200 	strd	r8, r2, [r4]
 800147c:	e7d4      	b.n	8001428 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0xaa>
      else if (__comp(__b, __c))
 800147e:	458e      	cmp	lr, r1
 8001480:	d2cf      	bcs.n	8001422 <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0xa4>
 8001482:	e7f2      	b.n	800146a <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0xec>
      __a = _GLIBCXX_MOVE(__b);
 8001484:	f842 ec04 	str.w	lr, [r2, #-4]
      __b = _GLIBCXX_MOVE(__tmp);
 8001488:	6019      	str	r1, [r3, #0]
	  while (__comp(__first, __pivot))
 800148a:	e7cf      	b.n	800142c <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_+0xae>

0800148c <_ZN6CRSLib3Can11TransmitterIJN13Chibarobo20228SampleTxEEEC1IJmEEEDpKT_>:
		u32 base_id;

	public:
		UnitBase(const u32 id_num, const u32 base_id) noexcept:
			id_num{id_num},
			base_id{base_id}
 800148c:	2301      	movs	r3, #1
		Transmitter(const std::same_as<u32> auto ... args) noexcept:
 800148e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001492:	4604      	mov	r4, r0
 8001494:	e9c0 3101 	strd	r3, r1, [r0, #4]
			TxUnitBase{to_underlying(OffsetIdsEnum::n), base_id}
 8001498:	4b2e      	ldr	r3, [pc, #184]	; (8001554 <_ZN6CRSLib3Can11TransmitterIJN13Chibarobo20228SampleTxEEEC1IJmEEEDpKT_+0xc8>)
 800149a:	b089      	sub	sp, #36	; 0x24

  template<std::size_t _Idx, typename _Head>
    struct _Head_base<_Idx, _Head, false>
    {
      constexpr _Head_base()
      : _M_head_impl() { }
 800149c:	227c      	movs	r2, #124	; 0x7c
 800149e:	2100      	movs	r1, #0
 80014a0:	f840 3b0c 	str.w	r3, [r0], #12
 80014a4:	f002 fa1a 	bl	80038dc <memset>
	class SafeCircularQueue final : SafeCircularQueueEraseN<Elem>
 80014a8:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <_ZN6CRSLib3Can11TransmitterIJN13Chibarobo20228SampleTxEEEC1IJmEEEDpKT_+0xcc>)
 80014aa:	226e      	movs	r2, #110	; 0x6e
 80014ac:	2100      	movs	r1, #0
 80014ae:	60e3      	str	r3, [r4, #12]
 80014b0:	f104 0010 	add.w	r0, r4, #16
 80014b4:	f002 fa12 	bl	80038dc <memset>
 80014b8:	230a      	movs	r3, #10
 	           : _AT_Type::_S_ref(_M_elems, 0);
      }

      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
      { return _AT_Type::_S_ptr(_M_elems); }
 80014ba:	f104 0688 	add.w	r6, r4, #136	; 0x88
      { return iterator(data() + _Nm); }
 80014be:	f104 078c 	add.w	r7, r4, #140	; 0x8c
	   _Compare __comp)
    {
      if (__first != __last)
	{
	  std::__introsort_loop(__first, __last,
				std::__lg(__last - __first) * 2,
 80014c2:	eba7 0806 	sub.w	r8, r7, r6
 80014c6:	ea4f 02a8 	mov.w	r2, r8, asr #2

  /// This is a helper function for the sort routines and for random.tcc.
  //  Precondition: __n > 0.
  inline _GLIBCXX_CONSTEXPR int
  __lg(int __n)
  { return (int)sizeof(int) * __CHAR_BIT__  - 1 - __builtin_clz(__n); }
 80014ca:	fab2 f282 	clz	r2, r2
			tx_units{args ...}
 80014ce:	e9c4 3421 	strd	r3, r4, [r4, #132]	; 0x84
 80014d2:	2300      	movs	r3, #0
	  std::__introsort_loop(__first, __last,
 80014d4:	ad03      	add	r5, sp, #12
 80014d6:	f10d 0908 	add.w	r9, sp, #8
 80014da:	f1c2 021f 	rsb	r2, r2, #31
 80014de:	f884 308c 	strb.w	r3, [r4, #140]	; 0x8c
      end() noexcept
 80014e2:	f88d 300c 	strb.w	r3, [sp, #12]
 80014e6:	f88d 3008 	strb.w	r3, [sp, #8]
 80014ea:	4639      	mov	r1, r7
 80014ec:	462b      	mov	r3, r5
 80014ee:	4630      	mov	r0, r6
 80014f0:	f8cd 9000 	str.w	r9, [sp]
 80014f4:	0052      	lsls	r2, r2, #1
 80014f6:	9504      	str	r5, [sp, #16]
 80014f8:	f8cd 9014 	str.w	r9, [sp, #20]
 80014fc:	f7ff ff3f 	bl	800137e <_ZSt16__introsort_loopIPPN6CRSLib3Can9Implement10TxUnitBaseEiN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_T1_>
      if (__last - __first > int(_S_threshold))
 8001500:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
 8001504:	e9cd 5906 	strd	r5, r9, [sp, #24]
    __final_insertion_sort(_RandomAccessIterator __first,
 8001508:	ab06      	add	r3, sp, #24
      if (__last - __first > int(_S_threshold))
 800150a:	dd16      	ble.n	800153a <_ZN6CRSLib3Can11TransmitterIJN13Chibarobo20228SampleTxEEEC1IJmEEEDpKT_+0xae>
	  std::__insertion_sort(__first, __first + int(_S_threshold), __comp);
 800150c:	cb0c      	ldmia	r3, {r2, r3}
 800150e:	f104 05c8 	add.w	r5, r4, #200	; 0xc8
 8001512:	4629      	mov	r1, r5
 8001514:	4630      	mov	r0, r6
 8001516:	f7ff fec0 	bl	800129a <_ZSt16__insertion_sortIPPN6CRSLib3Can9Implement10TxUnitBaseEN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_>
      for (_RandomAccessIterator __i = __first; __i != __last; ++__i)
 800151a:	42bd      	cmp	r5, r7
 800151c:	d012      	beq.n	8001544 <_ZN6CRSLib3Can11TransmitterIJN13Chibarobo20228SampleTxEEEC1IJmEEEDpKT_+0xb8>
    __unguarded_linear_insert(_RandomAccessIterator __last,
 800151e:	462b      	mov	r3, r5
	__val = _GLIBCXX_MOVE(*__last);
 8001520:	682a      	ldr	r2, [r5, #0]
			std::ranges::sort(tx_units_p, {}, [](const Implement::TxUnitBase * p){return p->base_id;});
 8001522:	6890      	ldr	r0, [r2, #8]
 8001524:	f853 1c04 	ldr.w	r1, [r3, #-4]
      while (__comp(__val, __next))
 8001528:	688e      	ldr	r6, [r1, #8]
 800152a:	42b0      	cmp	r0, r6
 800152c:	d202      	bcs.n	8001534 <_ZN6CRSLib3Can11TransmitterIJN13Chibarobo20228SampleTxEEEC1IJmEEEDpKT_+0xa8>
	  *__last = _GLIBCXX_MOVE(*__next);
 800152e:	f843 1904 	str.w	r1, [r3], #-4
      while (__comp(__val, __next))
 8001532:	e7f7      	b.n	8001524 <_ZN6CRSLib3Can11TransmitterIJN13Chibarobo20228SampleTxEEEC1IJmEEEDpKT_+0x98>
      *__last = _GLIBCXX_MOVE(__val);
 8001534:	601a      	str	r2, [r3, #0]
      for (_RandomAccessIterator __i = __first; __i != __last; ++__i)
 8001536:	3504      	adds	r5, #4
 8001538:	e7ef      	b.n	800151a <_ZN6CRSLib3Can11TransmitterIJN13Chibarobo20228SampleTxEEEC1IJmEEEDpKT_+0x8e>
	std::__insertion_sort(__first, __last, __comp);
 800153a:	4639      	mov	r1, r7
 800153c:	cb0c      	ldmia	r3, {r2, r3}
 800153e:	4630      	mov	r0, r6
 8001540:	f7ff feab 	bl	800129a <_ZSt16__insertion_sortIPPN6CRSLib3Can9Implement10TxUnitBaseEN9__gnu_cxx5__ops15_Iter_comp_iterIZNSt6ranges8__detail16__make_comp_projINS9_4lessEZNS1_11TransmitterIJN13Chibarobo20228SampleTxEEE12sort_tx_unitEvEUlPKS3_E_EEDaRT_RT0_EUlOSK_OSM_E_EEEvSK_SK_SM_>
			is_id_sorted = true;
 8001544:	2301      	movs	r3, #1
		}
 8001546:	4620      	mov	r0, r4
			is_id_sorted = true;
 8001548:	f884 308c 	strb.w	r3, [r4, #140]	; 0x8c
		}
 800154c:	b009      	add	sp, #36	; 0x24
 800154e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001552:	bf00      	nop
 8001554:	08003c54 	.word	0x08003c54
 8001558:	08003c3c 	.word	0x08003c3c

0800155c <_GLOBAL__sub_I__ZN13Chibarobo20228executorE>:

}

namespace Chibarobo2022
{
	inline CRSLib::Can::Transmitter<Chibarobo2022::SampleTx> transmitter{(u32)0x100};
 800155c:	4a15      	ldr	r2, [pc, #84]	; (80015b4 <_GLOBAL__sub_I__ZN13Chibarobo20228executorE+0x58>)
			transmitter.transmit(can_manager.pillarbox);
			
			executor.run_once();
		}
	}
}
 800155e:	b510      	push	{r4, lr}
 8001560:	6813      	ldr	r3, [r2, #0]
 8001562:	3301      	adds	r3, #1
 8001564:	2b01      	cmp	r3, #1
 8001566:	6013      	str	r3, [r2, #0]
 8001568:	d104      	bne.n	8001574 <_GLOBAL__sub_I__ZN13Chibarobo20228executorE+0x18>
 800156a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800156e:	4812      	ldr	r0, [pc, #72]	; (80015b8 <_GLOBAL__sub_I__ZN13Chibarobo20228executorE+0x5c>)
 8001570:	f7ff ff8c 	bl	800148c <_ZN6CRSLib3Can11TransmitterIJN13Chibarobo20228SampleTxEEEC1IJmEEEDpKT_>
	};
}

namespace Chibarobo2022
{
	inline CRSLib::Can::Receiver<Chibarobo2022::SampleRx> receiver{(u32)0x101};
 8001574:	4a11      	ldr	r2, [pc, #68]	; (80015bc <_GLOBAL__sub_I__ZN13Chibarobo20228executorE+0x60>)
 8001576:	6813      	ldr	r3, [r2, #0]
 8001578:	3301      	adds	r3, #1
 800157a:	2b01      	cmp	r3, #1
 800157c:	6013      	str	r3, [r2, #0]
 800157e:	d117      	bne.n	80015b0 <_GLOBAL__sub_I__ZN13Chibarobo20228executorE+0x54>
 8001580:	4c0f      	ldr	r4, [pc, #60]	; (80015c0 <_GLOBAL__sub_I__ZN13Chibarobo20228executorE+0x64>)
 8001582:	f44f 72f6 	mov.w	r2, #492	; 0x1ec
 8001586:	6023      	str	r3, [r4, #0]
 8001588:	f240 1301 	movw	r3, #257	; 0x101
 800158c:	2100      	movs	r1, #0
 800158e:	f104 0008 	add.w	r0, r4, #8
 8001592:	6063      	str	r3, [r4, #4]
 8001594:	f002 f9a2 	bl	80038dc <memset>
 8001598:	4b0a      	ldr	r3, [pc, #40]	; (80015c4 <_GLOBAL__sub_I__ZN13Chibarobo20228executorE+0x68>)
 800159a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800159e:	2100      	movs	r1, #0
 80015a0:	f104 000c 	add.w	r0, r4, #12
 80015a4:	60a3      	str	r3, [r4, #8]
 80015a6:	f002 f999 	bl	80038dc <memset>
 80015aa:	2314      	movs	r3, #20
 80015ac:	f8c4 31f0 	str.w	r3, [r4, #496]	; 0x1f0
 80015b0:	bd10      	pop	{r4, pc}
 80015b2:	bf00      	nop
 80015b4:	20000098 	.word	0x20000098
 80015b8:	20000290 	.word	0x20000290
 80015bc:	20000094 	.word	0x20000094
 80015c0:	2000009c 	.word	0x2000009c
 80015c4:	08003c60 	.word	0x08003c60

080015c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015c8:	b510      	push	{r4, lr}
 80015ca:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015cc:	2214      	movs	r2, #20
 80015ce:	2100      	movs	r1, #0
 80015d0:	a808      	add	r0, sp, #32
 80015d2:	f002 f983 	bl	80038dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015d6:	2214      	movs	r2, #20
 80015d8:	2100      	movs	r1, #0
 80015da:	a801      	add	r0, sp, #4
 80015dc:	f002 f97e 	bl	80038dc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80015e0:	2301      	movs	r3, #1
 80015e2:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015e6:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80015e8:	e9cd 3206 	strd	r3, r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015ec:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015f2:	e9cd 430d 	strd	r4, r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015f6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015fa:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015fc:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015fe:	f000 fd27 	bl	8002050 <HAL_RCC_OscConfig>
 8001602:	b108      	cbz	r0, 8001608 <SystemClock_Config+0x40>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001604:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001606:	e7fe      	b.n	8001606 <SystemClock_Config+0x3e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001608:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800160a:	e9cd 3401 	strd	r3, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800160e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001612:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001614:	e9cd 3004 	strd	r3, r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001618:	4621      	mov	r1, r4
 800161a:	a801      	add	r0, sp, #4
 800161c:	f000 feee 	bl	80023fc <HAL_RCC_ClockConfig>
 8001620:	b108      	cbz	r0, 8001626 <SystemClock_Config+0x5e>
 8001622:	b672      	cpsid	i
  while (1)
 8001624:	e7fe      	b.n	8001624 <SystemClock_Config+0x5c>
}
 8001626:	b010      	add	sp, #64	; 0x40
 8001628:	bd10      	pop	{r4, pc}
	...

0800162c <main>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162c:	2610      	movs	r6, #16
{
 800162e:	b580      	push	{r7, lr}
 8001630:	b098      	sub	sp, #96	; 0x60
  HAL_Init();
 8001632:	f000 fad7 	bl	8001be4 <HAL_Init>
  SystemClock_Config();
 8001636:	f7ff ffc7 	bl	80015c8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163a:	4632      	mov	r2, r6
 800163c:	2100      	movs	r1, #0
 800163e:	a810      	add	r0, sp, #64	; 0x40
 8001640:	f002 f94c 	bl	80038dc <memset>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001644:	4baa      	ldr	r3, [pc, #680]	; (80018f0 <main+0x2c4>)
  HAL_GPIO_WritePin(GPIOB, DIRE_Pin|ENAC_Pin|DIRC_Pin, GPIO_PIN_RESET);
 8001646:	f44f 41c8 	mov.w	r1, #25600	; 0x6400
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800164a:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, DIRE_Pin|ENAC_Pin|DIRC_Pin, GPIO_PIN_RESET);
 800164c:	48a9      	ldr	r0, [pc, #676]	; (80018f4 <main+0x2c8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800164e:	f042 0220 	orr.w	r2, r2, #32
 8001652:	619a      	str	r2, [r3, #24]
 8001654:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001658:	f002 0220 	and.w	r2, r2, #32
 800165c:	9200      	str	r2, [sp, #0]
 800165e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001660:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2502      	movs	r5, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001664:	f042 0204 	orr.w	r2, r2, #4
 8001668:	619a      	str	r2, [r3, #24]
 800166a:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166c:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800166e:	f002 0204 	and.w	r2, r2, #4
 8001672:	9201      	str	r2, [sp, #4]
 8001674:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001676:	699a      	ldr	r2, [r3, #24]
 8001678:	f042 0208 	orr.w	r2, r2, #8
 800167c:	619a      	str	r2, [r3, #24]
 800167e:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, DIRE_Pin|ENAC_Pin|DIRC_Pin, GPIO_PIN_RESET);
 8001680:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001682:	f003 0308 	and.w	r3, r3, #8
 8001686:	9302      	str	r3, [sp, #8]
 8001688:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, DIRE_Pin|ENAC_Pin|DIRC_Pin, GPIO_PIN_RESET);
 800168a:	f000 fcdb 	bl	8002044 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, ENAA_Pin|DIRA_Pin|ENAE_Pin, GPIO_PIN_RESET);
 800168e:	2200      	movs	r2, #0
 8001690:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 8001694:	4898      	ldr	r0, [pc, #608]	; (80018f8 <main+0x2cc>)
 8001696:	f000 fcd5 	bl	8002044 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800169a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_GPIO_Init(DIRE_GPIO_Port, &GPIO_InitStruct);
 800169e:	4895      	ldr	r0, [pc, #596]	; (80018f4 <main+0x2c8>)
 80016a0:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a2:	e9cd 3710 	strd	r3, r7, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a6:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  HAL_GPIO_Init(DIRE_GPIO_Port, &GPIO_InitStruct);
 80016aa:	f000 fbf5 	bl	8001e98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ENAC_Pin|DIRC_Pin;
 80016ae:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b2:	4890      	ldr	r0, [pc, #576]	; (80018f4 <main+0x2c8>)
 80016b4:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b6:	e9cd 3710 	strd	r3, r7, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ba:	e9cd 5512 	strd	r5, r5, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016be:	f000 fbeb 	bl	8001e98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ENAA_Pin|DIRA_Pin;
 80016c2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c6:	488c      	ldr	r0, [pc, #560]	; (80018f8 <main+0x2cc>)
 80016c8:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ca:	e9cd 3710 	strd	r3, r7, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ce:	e9cd 5512 	strd	r5, r5, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d2:	f000 fbe1 	bl	8001e98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ENAE_Pin;
 80016d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  HAL_GPIO_Init(ENAE_GPIO_Port, &GPIO_InitStruct);
 80016da:	4887      	ldr	r0, [pc, #540]	; (80018f8 <main+0x2cc>)
 80016dc:	a910      	add	r1, sp, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016de:	e9cd 3710 	strd	r3, r7, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e2:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  HAL_GPIO_Init(ENAE_GPIO_Port, &GPIO_InitStruct);
 80016e6:	f000 fbd7 	bl	8001e98 <HAL_GPIO_Init>
  hcan.Instance = CAN1;
 80016ea:	4884      	ldr	r0, [pc, #528]	; (80018fc <main+0x2d0>)
 80016ec:	4b84      	ldr	r3, [pc, #528]	; (8001900 <main+0x2d4>)
  hcan.Init.TimeTriggeredMode = DISABLE;
 80016ee:	6184      	str	r4, [r0, #24]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80016f0:	8384      	strh	r4, [r0, #28]
  hcan.Init.Prescaler = 16;
 80016f2:	e9c0 3600 	strd	r3, r6, [r0]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80016f6:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80016fa:	e9c0 4404 	strd	r4, r4, [r0, #16]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80016fe:	f000 fa95 	bl	8001c2c <HAL_CAN_Init>
 8001702:	4605      	mov	r5, r0
 8001704:	b108      	cbz	r0, 800170a <main+0xde>
 8001706:	b672      	cpsid	i
  while (1)
 8001708:	e7fe      	b.n	8001708 <main+0xdc>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800170a:	4601      	mov	r1, r0
 800170c:	4632      	mov	r2, r6
 800170e:	a805      	add	r0, sp, #20
 8001710:	f002 f8e4 	bl	80038dc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001714:	221c      	movs	r2, #28
 8001716:	4629      	mov	r1, r5
 8001718:	a809      	add	r0, sp, #36	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171a:	e9cd 5503 	strd	r5, r5, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800171e:	f002 f8dd 	bl	80038dc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001722:	2220      	movs	r2, #32
 8001724:	4629      	mov	r1, r5
 8001726:	a810      	add	r0, sp, #64	; 0x40
 8001728:	f002 f8d8 	bl	80038dc <memset>
  htim1.Init.Prescaler = 71;
 800172c:	2347      	movs	r3, #71	; 0x47
  htim1.Init.Period = 65535;
 800172e:	f64f 77ff 	movw	r7, #65535	; 0xffff
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001732:	f04f 0880 	mov.w	r8, #128	; 0x80
  htim1.Instance = TIM1;
 8001736:	4c73      	ldr	r4, [pc, #460]	; (8001904 <main+0x2d8>)
  htim1.Init.Prescaler = 71;
 8001738:	4873      	ldr	r0, [pc, #460]	; (8001908 <main+0x2dc>)
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800173a:	e9c4 7503 	strd	r7, r5, [r4, #12]
  htim1.Init.Prescaler = 71;
 800173e:	e9c4 0300 	strd	r0, r3, [r4]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001742:	4620      	mov	r0, r4
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001744:	60a5      	str	r5, [r4, #8]
  htim1.Init.RepetitionCounter = 0;
 8001746:	6165      	str	r5, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001748:	f8c4 8018 	str.w	r8, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800174c:	f000 ff9a 	bl	8002684 <HAL_TIM_Base_Init>
 8001750:	b108      	cbz	r0, 8001756 <main+0x12a>
 8001752:	b672      	cpsid	i
  while (1)
 8001754:	e7fe      	b.n	8001754 <main+0x128>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001756:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800175a:	4620      	mov	r0, r4
 800175c:	a905      	add	r1, sp, #20
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800175e:	9505      	str	r5, [sp, #20]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001760:	f001 f879 	bl	8002856 <HAL_TIM_ConfigClockSource>
 8001764:	b108      	cbz	r0, 800176a <main+0x13e>
 8001766:	b672      	cpsid	i
  while (1)
 8001768:	e7fe      	b.n	8001768 <main+0x13c>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800176a:	4620      	mov	r0, r4
 800176c:	f000 ffb6 	bl	80026dc <HAL_TIM_PWM_Init>
 8001770:	b108      	cbz	r0, 8001776 <main+0x14a>
 8001772:	b672      	cpsid	i
  while (1)
 8001774:	e7fe      	b.n	8001774 <main+0x148>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001776:	e9cd 0003 	strd	r0, r0, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800177a:	a903      	add	r1, sp, #12
 800177c:	4620      	mov	r0, r4
 800177e:	f001 f8ff 	bl	8002980 <HAL_TIMEx_MasterConfigSynchronization>
 8001782:	4602      	mov	r2, r0
 8001784:	b108      	cbz	r0, 800178a <main+0x15e>
 8001786:	b672      	cpsid	i
  while (1)
 8001788:	e7fe      	b.n	8001788 <main+0x15c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800178a:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800178c:	e9cd 000b 	strd	r0, r0, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8001790:	e9cd 3009 	strd	r3, r0, [sp, #36]	; 0x24
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001794:	e9cd 000d 	strd	r0, r0, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001798:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800179a:	a909      	add	r1, sp, #36	; 0x24
 800179c:	4620      	mov	r0, r4
 800179e:	f000 fff5 	bl	800278c <HAL_TIM_PWM_ConfigChannel>
 80017a2:	b108      	cbz	r0, 80017a8 <main+0x17c>
 80017a4:	b672      	cpsid	i
  while (1)
 80017a6:	e7fe      	b.n	80017a6 <main+0x17a>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017ac:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = 0;
 80017b0:	e9cd 0012 	strd	r0, r0, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017b4:	9014      	str	r0, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017b6:	9017      	str	r0, [sp, #92]	; 0x5c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017b8:	a910      	add	r1, sp, #64	; 0x40
 80017ba:	4620      	mov	r0, r4
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017bc:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017be:	f001 f909 	bl	80029d4 <HAL_TIMEx_ConfigBreakDeadTime>
 80017c2:	4681      	mov	r9, r0
 80017c4:	b108      	cbz	r0, 80017ca <main+0x19e>
 80017c6:	b672      	cpsid	i
  while (1)
 80017c8:	e7fe      	b.n	80017c8 <main+0x19c>
  HAL_TIM_MspPostInit(&htim1);
 80017ca:	4620      	mov	r0, r4
 80017cc:	f000 f93e 	bl	8001a4c <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017d0:	4632      	mov	r2, r6
 80017d2:	4649      	mov	r1, r9
 80017d4:	a809      	add	r0, sp, #36	; 0x24
 80017d6:	f002 f881 	bl	80038dc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017da:	4649      	mov	r1, r9
 80017dc:	221c      	movs	r2, #28
 80017de:	a810      	add	r0, sp, #64	; 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e0:	e9cd 9905 	strd	r9, r9, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017e4:	f002 f87a 	bl	80038dc <memset>
  htim2.Init.Prescaler = 31;
 80017e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80017ec:	231f      	movs	r3, #31
  htim2.Instance = TIM2;
 80017ee:	4c47      	ldr	r4, [pc, #284]	; (800190c <main+0x2e0>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017f0:	4620      	mov	r0, r4
  htim2.Init.Prescaler = 31;
 80017f2:	e9c4 1300 	strd	r1, r3, [r4]
  htim2.Init.Period = 65535;
 80017f6:	e9c4 9702 	strd	r9, r7, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fa:	f8c4 9010 	str.w	r9, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017fe:	f8c4 8018 	str.w	r8, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001802:	f000 ff3f 	bl	8002684 <HAL_TIM_Base_Init>
 8001806:	b108      	cbz	r0, 800180c <main+0x1e0>
 8001808:	b672      	cpsid	i
  while (1)
 800180a:	e7fe      	b.n	800180a <main+0x1de>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800180c:	4620      	mov	r0, r4
 800180e:	a909      	add	r1, sp, #36	; 0x24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001810:	9509      	str	r5, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001812:	f001 f820 	bl	8002856 <HAL_TIM_ConfigClockSource>
 8001816:	b108      	cbz	r0, 800181c <main+0x1f0>
 8001818:	b672      	cpsid	i
  while (1)
 800181a:	e7fe      	b.n	800181a <main+0x1ee>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800181c:	4620      	mov	r0, r4
 800181e:	f000 ff5d 	bl	80026dc <HAL_TIM_PWM_Init>
 8001822:	b108      	cbz	r0, 8001828 <main+0x1fc>
 8001824:	b672      	cpsid	i
  while (1)
 8001826:	e7fe      	b.n	8001826 <main+0x1fa>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001828:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800182a:	4838      	ldr	r0, [pc, #224]	; (800190c <main+0x2e0>)
 800182c:	a905      	add	r1, sp, #20
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800182e:	e9cd 3305 	strd	r3, r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001832:	f001 f8a5 	bl	8002980 <HAL_TIMEx_MasterConfigSynchronization>
 8001836:	4602      	mov	r2, r0
 8001838:	b108      	cbz	r0, 800183e <main+0x212>
 800183a:	b672      	cpsid	i
  while (1)
 800183c:	e7fe      	b.n	800183c <main+0x210>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800183e:	2660      	movs	r6, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001840:	9012      	str	r0, [sp, #72]	; 0x48
  sConfigOC.Pulse = 0;
 8001842:	e9cd 6010 	strd	r6, r0, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001846:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001848:	a910      	add	r1, sp, #64	; 0x40
 800184a:	4830      	ldr	r0, [pc, #192]	; (800190c <main+0x2e0>)
 800184c:	f000 ff9e 	bl	800278c <HAL_TIM_PWM_ConfigChannel>
 8001850:	4605      	mov	r5, r0
 8001852:	b108      	cbz	r0, 8001858 <main+0x22c>
 8001854:	b672      	cpsid	i
  while (1)
 8001856:	e7fe      	b.n	8001856 <main+0x22a>
  HAL_TIM_MspPostInit(&htim2);
 8001858:	482c      	ldr	r0, [pc, #176]	; (800190c <main+0x2e0>)
 800185a:	f000 f8f7 	bl	8001a4c <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800185e:	2210      	movs	r2, #16
 8001860:	4629      	mov	r1, r5
 8001862:	a809      	add	r0, sp, #36	; 0x24
 8001864:	f002 f83a 	bl	80038dc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001868:	221c      	movs	r2, #28
 800186a:	4629      	mov	r1, r5
 800186c:	a810      	add	r0, sp, #64	; 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800186e:	e9cd 5505 	strd	r5, r5, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001872:	f002 f833 	bl	80038dc <memset>
  htim3.Init.Prescaler = 31;
 8001876:	231f      	movs	r3, #31
  htim3.Instance = TIM3;
 8001878:	4c25      	ldr	r4, [pc, #148]	; (8001910 <main+0x2e4>)
  htim3.Init.Prescaler = 31;
 800187a:	4a26      	ldr	r2, [pc, #152]	; (8001914 <main+0x2e8>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800187c:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 31;
 800187e:	e9c4 2300 	strd	r2, r3, [r4]
  htim3.Init.Period = 65535;
 8001882:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001886:	e9c4 3503 	strd	r3, r5, [r4, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800188a:	2380      	movs	r3, #128	; 0x80
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800188c:	60a5      	str	r5, [r4, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800188e:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001890:	f000 fef8 	bl	8002684 <HAL_TIM_Base_Init>
 8001894:	b108      	cbz	r0, 800189a <main+0x26e>
 8001896:	b672      	cpsid	i
  while (1)
 8001898:	e7fe      	b.n	8001898 <main+0x26c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800189a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800189e:	4620      	mov	r0, r4
 80018a0:	a909      	add	r1, sp, #36	; 0x24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018a2:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018a4:	f000 ffd7 	bl	8002856 <HAL_TIM_ConfigClockSource>
 80018a8:	b108      	cbz	r0, 80018ae <main+0x282>
 80018aa:	b672      	cpsid	i
  while (1)
 80018ac:	e7fe      	b.n	80018ac <main+0x280>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80018ae:	4620      	mov	r0, r4
 80018b0:	f000 ff14 	bl	80026dc <HAL_TIM_PWM_Init>
 80018b4:	b108      	cbz	r0, 80018ba <main+0x28e>
 80018b6:	b672      	cpsid	i
  while (1)
 80018b8:	e7fe      	b.n	80018b8 <main+0x28c>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ba:	e9cd 0005 	strd	r0, r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018be:	a905      	add	r1, sp, #20
 80018c0:	4620      	mov	r0, r4
 80018c2:	f001 f85d 	bl	8002980 <HAL_TIMEx_MasterConfigSynchronization>
 80018c6:	4602      	mov	r2, r0
 80018c8:	b108      	cbz	r0, 80018ce <main+0x2a2>
 80018ca:	b672      	cpsid	i
  while (1)
 80018cc:	e7fe      	b.n	80018cc <main+0x2a0>
  sConfigOC.Pulse = 0;
 80018ce:	e9cd 6010 	strd	r6, r0, [sp, #64]	; 0x40
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018d2:	9012      	str	r0, [sp, #72]	; 0x48
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018d4:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018d6:	a910      	add	r1, sp, #64	; 0x40
 80018d8:	4620      	mov	r0, r4
 80018da:	f000 ff57 	bl	800278c <HAL_TIM_PWM_ConfigChannel>
 80018de:	b108      	cbz	r0, 80018e4 <main+0x2b8>
 80018e0:	b672      	cpsid	i
  while (1)
 80018e2:	e7fe      	b.n	80018e2 <main+0x2b6>
  HAL_TIM_MspPostInit(&htim3);
 80018e4:	4620      	mov	r0, r4
 80018e6:	f000 f8b1 	bl	8001a4c <HAL_TIM_MspPostInit>
  wrapper_cpp();
 80018ea:	f000 f930 	bl	8001b4e <wrapper_cpp>
  while (1)
 80018ee:	e7fe      	b.n	80018ee <main+0x2c2>
 80018f0:	40021000 	.word	0x40021000
 80018f4:	40010c00 	.word	0x40010c00
 80018f8:	40010800 	.word	0x40010800
 80018fc:	20000320 	.word	0x20000320
 8001900:	40006400 	.word	0x40006400
 8001904:	20000348 	.word	0x20000348
 8001908:	40012c00 	.word	0x40012c00
 800190c:	20000390 	.word	0x20000390
 8001910:	200003d8 	.word	0x200003d8
 8001914:	40000400 	.word	0x40000400

08001918 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001918:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <HAL_MspInit+0x3c>)
{
 800191a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800191c:	699a      	ldr	r2, [r3, #24]
 800191e:	f042 0201 	orr.w	r2, r2, #1
 8001922:	619a      	str	r2, [r3, #24]
 8001924:	699a      	ldr	r2, [r3, #24]
 8001926:	f002 0201 	and.w	r2, r2, #1
 800192a:	9200      	str	r2, [sp, #0]
 800192c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800192e:	69da      	ldr	r2, [r3, #28]
 8001930:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001934:	61da      	str	r2, [r3, #28]
 8001936:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001938:	4a07      	ldr	r2, [pc, #28]	; (8001958 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800193e:	9301      	str	r3, [sp, #4]
 8001940:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001942:	6853      	ldr	r3, [r2, #4]
 8001944:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001948:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800194c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800194e:	b002      	add	sp, #8
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	40021000 	.word	0x40021000
 8001958:	40010000 	.word	0x40010000

0800195c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800195c:	b510      	push	{r4, lr}
 800195e:	4604      	mov	r4, r0
 8001960:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001962:	2210      	movs	r2, #16
 8001964:	2100      	movs	r1, #0
 8001966:	a802      	add	r0, sp, #8
 8001968:	f001 ffb8 	bl	80038dc <memset>
  if(hcan->Instance==CAN1)
 800196c:	6822      	ldr	r2, [r4, #0]
 800196e:	4b1a      	ldr	r3, [pc, #104]	; (80019d8 <HAL_CAN_MspInit+0x7c>)
 8001970:	429a      	cmp	r2, r3
 8001972:	d12e      	bne.n	80019d2 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001974:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8001978:	69da      	ldr	r2, [r3, #28]
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800197a:	4818      	ldr	r0, [pc, #96]	; (80019dc <HAL_CAN_MspInit+0x80>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 800197c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001980:	61da      	str	r2, [r3, #28]
 8001982:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001984:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001986:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800198a:	9200      	str	r2, [sp, #0]
 800198c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800198e:	699a      	ldr	r2, [r3, #24]
 8001990:	f042 0208 	orr.w	r2, r2, #8
 8001994:	619a      	str	r2, [r3, #24]
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	f003 0308 	and.w	r3, r3, #8
 800199c:	9301      	str	r3, [sp, #4]
 800199e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80019a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019a4:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a6:	f000 fa77 	bl	8001e98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019ae:	2302      	movs	r3, #2
 80019b0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019b4:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b6:	4809      	ldr	r0, [pc, #36]	; (80019dc <HAL_CAN_MspInit+0x80>)
 80019b8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019ba:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019bc:	f000 fa6c 	bl	8001e98 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80019c0:	4a07      	ldr	r2, [pc, #28]	; (80019e0 <HAL_CAN_MspInit+0x84>)
 80019c2:	6853      	ldr	r3, [r2, #4]
 80019c4:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 80019c8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80019cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019d0:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80019d2:	b006      	add	sp, #24
 80019d4:	bd10      	pop	{r4, pc}
 80019d6:	bf00      	nop
 80019d8:	40006400 	.word	0x40006400
 80019dc:	40010c00 	.word	0x40010c00
 80019e0:	40010000 	.word	0x40010000

080019e4 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 80019e4:	6803      	ldr	r3, [r0, #0]
 80019e6:	4a16      	ldr	r2, [pc, #88]	; (8001a40 <HAL_TIM_Base_MspInit+0x5c>)
{
 80019e8:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM1)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d10b      	bne.n	8001a06 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019ee:	4b15      	ldr	r3, [pc, #84]	; (8001a44 <HAL_TIM_Base_MspInit+0x60>)
 80019f0:	699a      	ldr	r2, [r3, #24]
 80019f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80019f6:	619a      	str	r2, [r3, #24]
 80019f8:	699b      	ldr	r3, [r3, #24]
 80019fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019fe:	9301      	str	r3, [sp, #4]
 8001a00:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001a02:	b004      	add	sp, #16
 8001a04:	4770      	bx	lr
  else if(htim_base->Instance==TIM2)
 8001a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a0a:	d10b      	bne.n	8001a24 <HAL_TIM_Base_MspInit+0x40>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a0c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001a10:	69da      	ldr	r2, [r3, #28]
 8001a12:	f042 0201 	orr.w	r2, r2, #1
 8001a16:	61da      	str	r2, [r3, #28]
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	9302      	str	r3, [sp, #8]
 8001a20:	9b02      	ldr	r3, [sp, #8]
 8001a22:	e7ee      	b.n	8001a02 <HAL_TIM_Base_MspInit+0x1e>
  else if(htim_base->Instance==TIM3)
 8001a24:	4a08      	ldr	r2, [pc, #32]	; (8001a48 <HAL_TIM_Base_MspInit+0x64>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d1eb      	bne.n	8001a02 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a2a:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <HAL_TIM_Base_MspInit+0x60>)
 8001a2c:	69da      	ldr	r2, [r3, #28]
 8001a2e:	f042 0202 	orr.w	r2, r2, #2
 8001a32:	61da      	str	r2, [r3, #28]
 8001a34:	69db      	ldr	r3, [r3, #28]
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	9303      	str	r3, [sp, #12]
 8001a3c:	9b03      	ldr	r3, [sp, #12]
}
 8001a3e:	e7e0      	b.n	8001a02 <HAL_TIM_Base_MspInit+0x1e>
 8001a40:	40012c00 	.word	0x40012c00
 8001a44:	40021000 	.word	0x40021000
 8001a48:	40000400 	.word	0x40000400

08001a4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a4c:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4e:	2510      	movs	r5, #16
{
 8001a50:	4604      	mov	r4, r0
 8001a52:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a54:	462a      	mov	r2, r5
 8001a56:	2100      	movs	r1, #0
 8001a58:	eb0d 0005 	add.w	r0, sp, r5
 8001a5c:	f001 ff3e 	bl	80038dc <memset>
  if(htim->Instance==TIM1)
 8001a60:	6823      	ldr	r3, [r4, #0]
 8001a62:	4a27      	ldr	r2, [pc, #156]	; (8001b00 <HAL_TIM_MspPostInit+0xb4>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d116      	bne.n	8001a96 <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a68:	4b26      	ldr	r3, [pc, #152]	; (8001b04 <HAL_TIM_MspPostInit+0xb8>)
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6a:	f44f 7180 	mov.w	r1, #256	; 0x100
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6e:	699a      	ldr	r2, [r3, #24]
 8001a70:	f042 0204 	orr.w	r2, r2, #4
 8001a74:	619a      	str	r2, [r3, #24]
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	f003 0304 	and.w	r3, r3, #4
 8001a7c:	9301      	str	r3, [sp, #4]
 8001a7e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a86:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a88:	eb0d 0105 	add.w	r1, sp, r5
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8c:	481e      	ldr	r0, [pc, #120]	; (8001b08 <HAL_TIM_MspPostInit+0xbc>)
 8001a8e:	f000 fa03 	bl	8001e98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001a92:	b009      	add	sp, #36	; 0x24
 8001a94:	bd30      	pop	{r4, r5, pc}
  else if(htim->Instance==TIM2)
 8001a96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a9a:	d111      	bne.n	8001ac0 <HAL_TIM_MspPostInit+0x74>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001aa0:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa2:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa4:	f042 0204 	orr.w	r2, r2, #4
 8001aa8:	619a      	str	r2, [r3, #24]
 8001aaa:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aae:	f003 0304 	and.w	r3, r3, #4
 8001ab2:	9302      	str	r3, [sp, #8]
 8001ab4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001abc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001abe:	e7e5      	b.n	8001a8c <HAL_TIM_MspPostInit+0x40>
  else if(htim->Instance==TIM3)
 8001ac0:	4a12      	ldr	r2, [pc, #72]	; (8001b0c <HAL_TIM_MspPostInit+0xc0>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d1e5      	bne.n	8001a92 <HAL_TIM_MspPostInit+0x46>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac6:	4b0f      	ldr	r3, [pc, #60]	; (8001b04 <HAL_TIM_MspPostInit+0xb8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac8:	4811      	ldr	r0, [pc, #68]	; (8001b10 <HAL_TIM_MspPostInit+0xc4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aca:	6999      	ldr	r1, [r3, #24]
 8001acc:	f041 0108 	orr.w	r1, r1, #8
 8001ad0:	6199      	str	r1, [r3, #24]
 8001ad2:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad4:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	f003 0308 	and.w	r3, r3, #8
 8001ada:	9303      	str	r3, [sp, #12]
 8001adc:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ade:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ae0:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae6:	f000 f9d7 	bl	8001e98 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001aea:	4a0a      	ldr	r2, [pc, #40]	; (8001b14 <HAL_TIM_MspPostInit+0xc8>)
 8001aec:	6853      	ldr	r3, [r2, #4]
 8001aee:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001af2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001af6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001afa:	6053      	str	r3, [r2, #4]
}
 8001afc:	e7c9      	b.n	8001a92 <HAL_TIM_MspPostInit+0x46>
 8001afe:	bf00      	nop
 8001b00:	40012c00 	.word	0x40012c00
 8001b04:	40021000 	.word	0x40021000
 8001b08:	40010800 	.word	0x40010800
 8001b0c:	40000400 	.word	0x40000400
 8001b10:	40010c00 	.word	0x40010c00
 8001b14:	40010000 	.word	0x40010000

08001b18 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b18:	e7fe      	b.n	8001b18 <NMI_Handler>

08001b1a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b1a:	e7fe      	b.n	8001b1a <HardFault_Handler>

08001b1c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b1c:	e7fe      	b.n	8001b1c <MemManage_Handler>

08001b1e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b1e:	e7fe      	b.n	8001b1e <BusFault_Handler>

08001b20 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b20:	e7fe      	b.n	8001b20 <UsageFault_Handler>

08001b22 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b22:	4770      	bx	lr

08001b24 <DebugMon_Handler>:
 8001b24:	4770      	bx	lr

08001b26 <PendSV_Handler>:
 8001b26:	4770      	bx	lr

08001b28 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b28:	f000 b86e 	b.w	8001c08 <HAL_IncTick>

08001b2c <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	4770      	bx	lr

08001b30 <_kill>:

int _kill(int pid, int sig)
{
 8001b30:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001b32:	f001 fe87 	bl	8003844 <__errno>
 8001b36:	2316      	movs	r3, #22
 8001b38:	6003      	str	r3, [r0, #0]
	return -1;
}
 8001b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3e:	bd08      	pop	{r3, pc}

08001b40 <_exit>:

void _exit (int status)
{
 8001b40:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001b42:	f001 fe7f 	bl	8003844 <__errno>
 8001b46:	2316      	movs	r3, #22
 8001b48:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8001b4a:	e7fe      	b.n	8001b4a <_exit+0xa>

08001b4c <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b4c:	4770      	bx	lr

08001b4e <wrapper_cpp>:
#include<main.h>

void wrapper_cpp(void){
	//メイン関数
}
 8001b4e:	4770      	bx	lr

08001b50 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b50:	480c      	ldr	r0, [pc, #48]	; (8001b84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b52:	490d      	ldr	r1, [pc, #52]	; (8001b88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b54:	4a0d      	ldr	r2, [pc, #52]	; (8001b8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b58:	e002      	b.n	8001b60 <LoopCopyDataInit>

08001b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b5e:	3304      	adds	r3, #4

08001b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b64:	d3f9      	bcc.n	8001b5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b66:	4a0a      	ldr	r2, [pc, #40]	; (8001b90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b68:	4c0a      	ldr	r4, [pc, #40]	; (8001b94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b6c:	e001      	b.n	8001b72 <LoopFillZerobss>

08001b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b70:	3204      	adds	r2, #4

08001b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b74:	d3fb      	bcc.n	8001b6e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b76:	f7ff ffe9 	bl	8001b4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b7a:	f001 fe69 	bl	8003850 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b7e:	f7ff fd55 	bl	800162c <main>
  bx lr
 8001b82:	4770      	bx	lr
  ldr r0, =_sdata
 8001b84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b88:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001b8c:	08003f14 	.word	0x08003f14
  ldr r2, =_sbss
 8001b90:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001b94:	2000043c 	.word	0x2000043c

08001b98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b98:	e7fe      	b.n	8001b98 <ADC1_2_IRQHandler>
	...

08001b9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b9c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <HAL_InitTick+0x3c>)
{
 8001ba0:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ba2:	7818      	ldrb	r0, [r3, #0]
 8001ba4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ba8:	fbb3 f3f0 	udiv	r3, r3, r0
 8001bac:	4a0b      	ldr	r2, [pc, #44]	; (8001bdc <HAL_InitTick+0x40>)
 8001bae:	6810      	ldr	r0, [r2, #0]
 8001bb0:	fbb0 f0f3 	udiv	r0, r0, r3
 8001bb4:	f000 f95c 	bl	8001e70 <HAL_SYSTICK_Config>
 8001bb8:	4604      	mov	r4, r0
 8001bba:	b958      	cbnz	r0, 8001bd4 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bbc:	2d0f      	cmp	r5, #15
 8001bbe:	d809      	bhi.n	8001bd4 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	4629      	mov	r1, r5
 8001bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc8:	f000 f920 	bl	8001e0c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bcc:	4620      	mov	r0, r4
 8001bce:	4b04      	ldr	r3, [pc, #16]	; (8001be0 <HAL_InitTick+0x44>)
 8001bd0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001bd2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	e7fc      	b.n	8001bd2 <HAL_InitTick+0x36>
 8001bd8:	20000004 	.word	0x20000004
 8001bdc:	20000000 	.word	0x20000000
 8001be0:	20000008 	.word	0x20000008

08001be4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be4:	4a07      	ldr	r2, [pc, #28]	; (8001c04 <HAL_Init+0x20>)
{
 8001be6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bea:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bec:	f043 0310 	orr.w	r3, r3, #16
 8001bf0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bf2:	f000 f8f9 	bl	8001de8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bf6:	200f      	movs	r0, #15
 8001bf8:	f7ff ffd0 	bl	8001b9c <HAL_InitTick>
  HAL_MspInit();
 8001bfc:	f7ff fe8c 	bl	8001918 <HAL_MspInit>
}
 8001c00:	2000      	movs	r0, #0
 8001c02:	bd08      	pop	{r3, pc}
 8001c04:	40022000 	.word	0x40022000

08001c08 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001c08:	4a03      	ldr	r2, [pc, #12]	; (8001c18 <HAL_IncTick+0x10>)
 8001c0a:	4b04      	ldr	r3, [pc, #16]	; (8001c1c <HAL_IncTick+0x14>)
 8001c0c:	6811      	ldr	r1, [r2, #0]
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	440b      	add	r3, r1
 8001c12:	6013      	str	r3, [r2, #0]
}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	20000420 	.word	0x20000420
 8001c1c:	20000004 	.word	0x20000004

08001c20 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001c20:	4b01      	ldr	r3, [pc, #4]	; (8001c28 <HAL_GetTick+0x8>)
 8001c22:	6818      	ldr	r0, [r3, #0]
}
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	20000420 	.word	0x20000420

08001c2c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001c2c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001c2e:	4604      	mov	r4, r0
 8001c30:	2800      	cmp	r0, #0
 8001c32:	d06e      	beq.n	8001d12 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001c34:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001c38:	b90b      	cbnz	r3, 8001c3e <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001c3a:	f7ff fe8f 	bl	800195c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c3e:	6822      	ldr	r2, [r4, #0]
 8001c40:	6813      	ldr	r3, [r2, #0]
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c48:	f7ff ffea 	bl	8001c20 <HAL_GetTick>
 8001c4c:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c4e:	6823      	ldr	r3, [r4, #0]
 8001c50:	685a      	ldr	r2, [r3, #4]
 8001c52:	07d1      	lsls	r1, r2, #31
 8001c54:	d551      	bpl.n	8001cfa <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	f022 0202 	bic.w	r2, r2, #2
 8001c5c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c5e:	f7ff ffdf 	bl	8001c20 <HAL_GetTick>
 8001c62:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c64:	6823      	ldr	r3, [r4, #0]
 8001c66:	685a      	ldr	r2, [r3, #4]
 8001c68:	0792      	lsls	r2, r2, #30
 8001c6a:	d454      	bmi.n	8001d16 <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001c6c:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c6e:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001c70:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	bf0c      	ite	eq
 8001c76:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c7a:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001c7e:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8001c80:	7e62      	ldrb	r2, [r4, #25]
 8001c82:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	bf0c      	ite	eq
 8001c88:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c8c:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001c90:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001c92:	7ea2      	ldrb	r2, [r4, #26]
 8001c94:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	bf0c      	ite	eq
 8001c9a:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c9e:	f022 0220 	bicne.w	r2, r2, #32
 8001ca2:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001ca4:	7ee2      	ldrb	r2, [r4, #27]
 8001ca6:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	bf0c      	ite	eq
 8001cac:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001cb0:	f042 0210 	orrne.w	r2, r2, #16
 8001cb4:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001cb6:	7f22      	ldrb	r2, [r4, #28]
 8001cb8:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	bf0c      	ite	eq
 8001cbe:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001cc2:	f022 0208 	bicne.w	r2, r2, #8
 8001cc6:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001cc8:	7f62      	ldrb	r2, [r4, #29]
 8001cca:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	bf0c      	ite	eq
 8001cd0:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001cd4:	f022 0204 	bicne.w	r2, r2, #4
 8001cd8:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001cda:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	6921      	ldr	r1, [r4, #16]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	6961      	ldr	r1, [r4, #20]
 8001ce6:	430a      	orrs	r2, r1
 8001ce8:	6861      	ldr	r1, [r4, #4]
 8001cea:	3901      	subs	r1, #1
 8001cec:	430a      	orrs	r2, r1
 8001cee:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001cf0:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001cf2:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001cf4:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 8001cf8:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001cfa:	f7ff ff91 	bl	8001c20 <HAL_GetTick>
 8001cfe:	1b40      	subs	r0, r0, r5
 8001d00:	280a      	cmp	r0, #10
 8001d02:	d9a4      	bls.n	8001c4e <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d0a:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d0c:	2305      	movs	r3, #5
 8001d0e:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8001d12:	2001      	movs	r0, #1
 8001d14:	e7f0      	b.n	8001cf8 <HAL_CAN_Init+0xcc>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d16:	f7ff ff83 	bl	8001c20 <HAL_GetTick>
 8001d1a:	1b40      	subs	r0, r0, r5
 8001d1c:	280a      	cmp	r0, #10
 8001d1e:	d9a1      	bls.n	8001c64 <HAL_CAN_Init+0x38>
 8001d20:	e7f0      	b.n	8001d04 <HAL_CAN_Init+0xd8>

08001d22 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001d22:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d24:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001d28:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001d2a:	3d01      	subs	r5, #1
 8001d2c:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001d2e:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8001d30:	d841      	bhi.n	8001db6 <HAL_CAN_AddTxMessage+0x94>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001d32:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8001d36:	d03a      	beq.n	8001dae <HAL_CAN_AddTxMessage+0x8c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001d38:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001d3c:	2c03      	cmp	r4, #3
 8001d3e:	f04f 0501 	mov.w	r5, #1
 8001d42:	d105      	bne.n	8001d50 <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001d44:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001d46:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001d4a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	e028      	b.n	8001da2 <HAL_CAN_AddTxMessage+0x80>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001d50:	40a5      	lsls	r5, r4
 8001d52:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 8001d54:	e9d1 0702 	ldrd	r0, r7, [r1, #8]
 8001d58:	f104 0318 	add.w	r3, r4, #24
 8001d5c:	bb10      	cbnz	r0, 8001da4 <HAL_CAN_AddTxMessage+0x82>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001d5e:	6808      	ldr	r0, [r1, #0]
 8001d60:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001d68:	0120      	lsls	r0, r4, #4
 8001d6a:	eb06 1304 	add.w	r3, r6, r4, lsl #4
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001d6e:	4406      	add	r6, r0
      return HAL_OK;
 8001d70:	2000      	movs	r0, #0
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001d72:	690d      	ldr	r5, [r1, #16]
 8001d74:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001d78:	7d09      	ldrb	r1, [r1, #20]
 8001d7a:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001d7c:	bf02      	ittt	eq
 8001d7e:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8001d82:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8001d86:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001d8a:	6851      	ldr	r1, [r2, #4]
 8001d8c:	f8c6 118c 	str.w	r1, [r6, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001d90:	6812      	ldr	r2, [r2, #0]
 8001d92:	f8c6 2188 	str.w	r2, [r6, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001d96:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8001d9a:	f042 0201 	orr.w	r2, r2, #1
 8001d9e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001da4:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8001da6:	4338      	orrs	r0, r7
 8001da8:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 8001dac:	e7da      	b.n	8001d64 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001dae:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001db0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001db4:	e7c9      	b.n	8001d4a <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001db6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001db8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dbc:	e7c5      	b.n	8001d4a <HAL_CAN_AddTxMessage+0x28>

08001dbe <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
  uint32_t freelevel = 0U;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dbe:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d80c      	bhi.n	8001de2 <HAL_CAN_GetTxMailboxesFreeLevel+0x24>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001dc8:	6803      	ldr	r3, [r0, #0]
 8001dca:	6898      	ldr	r0, [r3, #8]
    {
      freelevel++;
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001dcc:	689a      	ldr	r2, [r3, #8]
    {
      freelevel++;
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001dce:	689b      	ldr	r3, [r3, #8]
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001dd0:	0112      	lsls	r2, r2, #4
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001dd2:	f3c0 6080 	ubfx	r0, r0, #26, #1
      freelevel++;
 8001dd6:	bf48      	it	mi
 8001dd8:	3001      	addmi	r0, #1
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	d502      	bpl.n	8001de4 <HAL_CAN_GetTxMailboxesFreeLevel+0x26>
    {
      freelevel++;
 8001dde:	3001      	adds	r0, #1
 8001de0:	4770      	bx	lr
  uint32_t freelevel = 0U;
 8001de2:	2000      	movs	r0, #0
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
}
 8001de4:	4770      	bx	lr
	...

08001de8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001de8:	4907      	ldr	r1, [pc, #28]	; (8001e08 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001dea:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dec:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001dee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001df2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001df6:	0412      	lsls	r2, r2, #16
 8001df8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001e04:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001e06:	4770      	bx	lr
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e0c:	4b16      	ldr	r3, [pc, #88]	; (8001e68 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e0e:	b530      	push	{r4, r5, lr}
 8001e10:	68dc      	ldr	r4, [r3, #12]
 8001e12:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e16:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e1a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e1c:	2b04      	cmp	r3, #4
 8001e1e:	bf28      	it	cs
 8001e20:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e22:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e24:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e28:	bf98      	it	ls
 8001e2a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e2c:	fa05 f303 	lsl.w	r3, r5, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e30:	bf88      	it	hi
 8001e32:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e34:	ea21 0303 	bic.w	r3, r1, r3
 8001e38:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e3a:	fa05 f404 	lsl.w	r4, r5, r4
 8001e3e:	ea22 0204 	bic.w	r2, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8001e42:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e44:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e48:	bfac      	ite	ge
 8001e4a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e4e:	4a07      	ldrlt	r2, [pc, #28]	; (8001e6c <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e50:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	bfab      	itete	ge
 8001e58:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e5c:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e60:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e64:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001e66:	bd30      	pop	{r4, r5, pc}
 8001e68:	e000ed00 	.word	0xe000ed00
 8001e6c:	e000ed14 	.word	0xe000ed14

08001e70 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e70:	3801      	subs	r0, #1
 8001e72:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001e76:	d20b      	bcs.n	8001e90 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e78:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e7c:	21f0      	movs	r1, #240	; 0xf0
 8001e7e:	4a05      	ldr	r2, [pc, #20]	; (8001e94 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e80:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e82:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e86:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e88:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e8a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e8c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e8e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001e90:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001e92:	4770      	bx	lr
 8001e94:	e000ed00 	.word	0xe000ed00

08001e98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e9c:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8001e9e:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ea0:	4f61      	ldr	r7, [pc, #388]	; (8002028 <HAL_GPIO_Init+0x190>)
 8001ea2:	4b62      	ldr	r3, [pc, #392]	; (800202c <HAL_GPIO_Init+0x194>)
      switch (GPIO_Init->Mode)
 8001ea4:	f8df c188 	ldr.w	ip, [pc, #392]	; 8002030 <HAL_GPIO_Init+0x198>
 8001ea8:	f8df e188 	ldr.w	lr, [pc, #392]	; 8002034 <HAL_GPIO_Init+0x19c>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eac:	680d      	ldr	r5, [r1, #0]
 8001eae:	fa35 f406 	lsrs.w	r4, r5, r6
 8001eb2:	d102      	bne.n	8001eba <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 8001eb4:	b003      	add	sp, #12
 8001eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8001eba:	f04f 0801 	mov.w	r8, #1
 8001ebe:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ec2:	ea05 0408 	and.w	r4, r5, r8
    if (iocurrent == ioposition)
 8001ec6:	ea38 0505 	bics.w	r5, r8, r5
 8001eca:	d177      	bne.n	8001fbc <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001ecc:	684d      	ldr	r5, [r1, #4]
 8001ece:	2d03      	cmp	r5, #3
 8001ed0:	d807      	bhi.n	8001ee2 <HAL_GPIO_Init+0x4a>
 8001ed2:	3d01      	subs	r5, #1
 8001ed4:	2d02      	cmp	r5, #2
 8001ed6:	f200 8082 	bhi.w	8001fde <HAL_GPIO_Init+0x146>
 8001eda:	e8df f005 	tbb	[pc, r5]
 8001ede:	9792      	.short	0x9792
 8001ee0:	9d          	.byte	0x9d
 8001ee1:	00          	.byte	0x00
 8001ee2:	2d12      	cmp	r5, #18
 8001ee4:	f000 8095 	beq.w	8002012 <HAL_GPIO_Init+0x17a>
 8001ee8:	d86a      	bhi.n	8001fc0 <HAL_GPIO_Init+0x128>
 8001eea:	2d11      	cmp	r5, #17
 8001eec:	f000 808b 	beq.w	8002006 <HAL_GPIO_Init+0x16e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ef0:	2cff      	cmp	r4, #255	; 0xff
 8001ef2:	bf98      	it	ls
 8001ef4:	4682      	movls	sl, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ef6:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001efa:	bf88      	it	hi
 8001efc:	f100 0a04 	addhi.w	sl, r0, #4
 8001f00:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f04:	f8da 8000 	ldr.w	r8, [sl]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f08:	bf88      	it	hi
 8001f0a:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f0c:	fa09 fb05 	lsl.w	fp, r9, r5
 8001f10:	ea28 080b 	bic.w	r8, r8, fp
 8001f14:	fa02 f505 	lsl.w	r5, r2, r5
 8001f18:	ea48 0505 	orr.w	r5, r8, r5
 8001f1c:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f20:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001f24:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001f28:	d048      	beq.n	8001fbc <HAL_GPIO_Init+0x124>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f2a:	69bd      	ldr	r5, [r7, #24]
 8001f2c:	f026 0803 	bic.w	r8, r6, #3
 8001f30:	f045 0501 	orr.w	r5, r5, #1
 8001f34:	61bd      	str	r5, [r7, #24]
 8001f36:	69bd      	ldr	r5, [r7, #24]
 8001f38:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001f3c:	f005 0501 	and.w	r5, r5, #1
 8001f40:	9501      	str	r5, [sp, #4]
 8001f42:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f46:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f4a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f4c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8001f50:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f54:	fa09 f90b 	lsl.w	r9, r9, fp
 8001f58:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f5c:	4d36      	ldr	r5, [pc, #216]	; (8002038 <HAL_GPIO_Init+0x1a0>)
 8001f5e:	42a8      	cmp	r0, r5
 8001f60:	d05e      	beq.n	8002020 <HAL_GPIO_Init+0x188>
 8001f62:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001f66:	42a8      	cmp	r0, r5
 8001f68:	d05c      	beq.n	8002024 <HAL_GPIO_Init+0x18c>
 8001f6a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001f6e:	42a8      	cmp	r0, r5
 8001f70:	bf0c      	ite	eq
 8001f72:	2502      	moveq	r5, #2
 8001f74:	2503      	movne	r5, #3
 8001f76:	fa05 f50b 	lsl.w	r5, r5, fp
 8001f7a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8001f7e:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8001f82:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f84:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001f88:	bf14      	ite	ne
 8001f8a:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f8c:	43a5      	biceq	r5, r4
 8001f8e:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8001f90:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f92:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001f96:	bf14      	ite	ne
 8001f98:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f9a:	43a5      	biceq	r5, r4
 8001f9c:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f9e:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fa0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fa4:	bf14      	ite	ne
 8001fa6:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001fa8:	43a5      	biceq	r5, r4
 8001faa:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fac:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fae:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fb2:	bf14      	ite	ne
 8001fb4:	432c      	orrne	r4, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001fb6:	ea25 0404 	biceq.w	r4, r5, r4
 8001fba:	60dc      	str	r4, [r3, #12]
	position++;
 8001fbc:	3601      	adds	r6, #1
 8001fbe:	e775      	b.n	8001eac <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 8001fc0:	f8df 9078 	ldr.w	r9, [pc, #120]	; 800203c <HAL_GPIO_Init+0x1a4>
 8001fc4:	454d      	cmp	r5, r9
 8001fc6:	d00a      	beq.n	8001fde <HAL_GPIO_Init+0x146>
 8001fc8:	d815      	bhi.n	8001ff6 <HAL_GPIO_Init+0x15e>
 8001fca:	4575      	cmp	r5, lr
 8001fcc:	d007      	beq.n	8001fde <HAL_GPIO_Init+0x146>
 8001fce:	f5a9 3980 	sub.w	r9, r9, #65536	; 0x10000
 8001fd2:	454d      	cmp	r5, r9
 8001fd4:	d003      	beq.n	8001fde <HAL_GPIO_Init+0x146>
 8001fd6:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8001fda:	454d      	cmp	r5, r9
 8001fdc:	d188      	bne.n	8001ef0 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fde:	688a      	ldr	r2, [r1, #8]
 8001fe0:	b1e2      	cbz	r2, 800201c <HAL_GPIO_Init+0x184>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fe2:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001fe4:	bf08      	it	eq
 8001fe6:	f8c0 8010 	streq.w	r8, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fea:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 8001fee:	bf18      	it	ne
 8001ff0:	f8c0 8014 	strne.w	r8, [r0, #20]
 8001ff4:	e77c      	b.n	8001ef0 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8001ff6:	f8df 9048 	ldr.w	r9, [pc, #72]	; 8002040 <HAL_GPIO_Init+0x1a8>
 8001ffa:	454d      	cmp	r5, r9
 8001ffc:	d0ef      	beq.n	8001fde <HAL_GPIO_Init+0x146>
 8001ffe:	4565      	cmp	r5, ip
 8002000:	e7ec      	b.n	8001fdc <HAL_GPIO_Init+0x144>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002002:	68ca      	ldr	r2, [r1, #12]
          break;
 8002004:	e774      	b.n	8001ef0 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002006:	68ca      	ldr	r2, [r1, #12]
 8002008:	3204      	adds	r2, #4
          break;
 800200a:	e771      	b.n	8001ef0 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800200c:	68ca      	ldr	r2, [r1, #12]
 800200e:	3208      	adds	r2, #8
          break;
 8002010:	e76e      	b.n	8001ef0 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002012:	68ca      	ldr	r2, [r1, #12]
 8002014:	320c      	adds	r2, #12
          break;
 8002016:	e76b      	b.n	8001ef0 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8002018:	2200      	movs	r2, #0
 800201a:	e769      	b.n	8001ef0 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800201c:	2204      	movs	r2, #4
 800201e:	e767      	b.n	8001ef0 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002020:	2500      	movs	r5, #0
 8002022:	e7a8      	b.n	8001f76 <HAL_GPIO_Init+0xde>
 8002024:	2501      	movs	r5, #1
 8002026:	e7a6      	b.n	8001f76 <HAL_GPIO_Init+0xde>
 8002028:	40021000 	.word	0x40021000
 800202c:	40010400 	.word	0x40010400
 8002030:	10320000 	.word	0x10320000
 8002034:	10120000 	.word	0x10120000
 8002038:	40010800 	.word	0x40010800
 800203c:	10220000 	.word	0x10220000
 8002040:	10310000 	.word	0x10310000

08002044 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002044:	b10a      	cbz	r2, 800204a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002046:	6101      	str	r1, [r0, #16]
  }
}
 8002048:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800204a:	0409      	lsls	r1, r1, #16
 800204c:	e7fb      	b.n	8002046 <HAL_GPIO_WritePin+0x2>
	...

08002050 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002050:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002054:	4605      	mov	r5, r0
 8002056:	b338      	cbz	r0, 80020a8 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002058:	6803      	ldr	r3, [r0, #0]
 800205a:	07db      	lsls	r3, r3, #31
 800205c:	d410      	bmi.n	8002080 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800205e:	682b      	ldr	r3, [r5, #0]
 8002060:	079f      	lsls	r7, r3, #30
 8002062:	d45e      	bmi.n	8002122 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002064:	682b      	ldr	r3, [r5, #0]
 8002066:	0719      	lsls	r1, r3, #28
 8002068:	f100 8095 	bmi.w	8002196 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800206c:	682b      	ldr	r3, [r5, #0]
 800206e:	075a      	lsls	r2, r3, #29
 8002070:	f100 80c1 	bmi.w	80021f6 <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002074:	69e8      	ldr	r0, [r5, #28]
 8002076:	2800      	cmp	r0, #0
 8002078:	f040 812c 	bne.w	80022d4 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 800207c:	2000      	movs	r0, #0
 800207e:	e029      	b.n	80020d4 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002080:	4c90      	ldr	r4, [pc, #576]	; (80022c4 <HAL_RCC_OscConfig+0x274>)
 8002082:	6863      	ldr	r3, [r4, #4]
 8002084:	f003 030c 	and.w	r3, r3, #12
 8002088:	2b04      	cmp	r3, #4
 800208a:	d007      	beq.n	800209c <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800208c:	6863      	ldr	r3, [r4, #4]
 800208e:	f003 030c 	and.w	r3, r3, #12
 8002092:	2b08      	cmp	r3, #8
 8002094:	d10a      	bne.n	80020ac <HAL_RCC_OscConfig+0x5c>
 8002096:	6863      	ldr	r3, [r4, #4]
 8002098:	03de      	lsls	r6, r3, #15
 800209a:	d507      	bpl.n	80020ac <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209c:	6823      	ldr	r3, [r4, #0]
 800209e:	039c      	lsls	r4, r3, #14
 80020a0:	d5dd      	bpl.n	800205e <HAL_RCC_OscConfig+0xe>
 80020a2:	686b      	ldr	r3, [r5, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d1da      	bne.n	800205e <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 80020a8:	2001      	movs	r0, #1
 80020aa:	e013      	b.n	80020d4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020ac:	686b      	ldr	r3, [r5, #4]
 80020ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020b2:	d112      	bne.n	80020da <HAL_RCC_OscConfig+0x8a>
 80020b4:	6823      	ldr	r3, [r4, #0]
 80020b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ba:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80020bc:	f7ff fdb0 	bl	8001c20 <HAL_GetTick>
 80020c0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020c2:	6823      	ldr	r3, [r4, #0]
 80020c4:	0398      	lsls	r0, r3, #14
 80020c6:	d4ca      	bmi.n	800205e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020c8:	f7ff fdaa 	bl	8001c20 <HAL_GetTick>
 80020cc:	1b80      	subs	r0, r0, r6
 80020ce:	2864      	cmp	r0, #100	; 0x64
 80020d0:	d9f7      	bls.n	80020c2 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 80020d2:	2003      	movs	r0, #3
}
 80020d4:	b002      	add	sp, #8
 80020d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020da:	b99b      	cbnz	r3, 8002104 <HAL_RCC_OscConfig+0xb4>
 80020dc:	6823      	ldr	r3, [r4, #0]
 80020de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020e2:	6023      	str	r3, [r4, #0]
 80020e4:	6823      	ldr	r3, [r4, #0]
 80020e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020ea:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80020ec:	f7ff fd98 	bl	8001c20 <HAL_GetTick>
 80020f0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020f2:	6823      	ldr	r3, [r4, #0]
 80020f4:	0399      	lsls	r1, r3, #14
 80020f6:	d5b2      	bpl.n	800205e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020f8:	f7ff fd92 	bl	8001c20 <HAL_GetTick>
 80020fc:	1b80      	subs	r0, r0, r6
 80020fe:	2864      	cmp	r0, #100	; 0x64
 8002100:	d9f7      	bls.n	80020f2 <HAL_RCC_OscConfig+0xa2>
 8002102:	e7e6      	b.n	80020d2 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002104:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002108:	6823      	ldr	r3, [r4, #0]
 800210a:	d103      	bne.n	8002114 <HAL_RCC_OscConfig+0xc4>
 800210c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002110:	6023      	str	r3, [r4, #0]
 8002112:	e7cf      	b.n	80020b4 <HAL_RCC_OscConfig+0x64>
 8002114:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002118:	6023      	str	r3, [r4, #0]
 800211a:	6823      	ldr	r3, [r4, #0]
 800211c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002120:	e7cb      	b.n	80020ba <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002122:	4c68      	ldr	r4, [pc, #416]	; (80022c4 <HAL_RCC_OscConfig+0x274>)
 8002124:	6863      	ldr	r3, [r4, #4]
 8002126:	f013 0f0c 	tst.w	r3, #12
 800212a:	d007      	beq.n	800213c <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800212c:	6863      	ldr	r3, [r4, #4]
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	2b08      	cmp	r3, #8
 8002134:	d110      	bne.n	8002158 <HAL_RCC_OscConfig+0x108>
 8002136:	6863      	ldr	r3, [r4, #4]
 8002138:	03da      	lsls	r2, r3, #15
 800213a:	d40d      	bmi.n	8002158 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800213c:	6823      	ldr	r3, [r4, #0]
 800213e:	079b      	lsls	r3, r3, #30
 8002140:	d502      	bpl.n	8002148 <HAL_RCC_OscConfig+0xf8>
 8002142:	692b      	ldr	r3, [r5, #16]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d1af      	bne.n	80020a8 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002148:	6823      	ldr	r3, [r4, #0]
 800214a:	696a      	ldr	r2, [r5, #20]
 800214c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002150:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002154:	6023      	str	r3, [r4, #0]
 8002156:	e785      	b.n	8002064 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002158:	692a      	ldr	r2, [r5, #16]
 800215a:	4b5b      	ldr	r3, [pc, #364]	; (80022c8 <HAL_RCC_OscConfig+0x278>)
 800215c:	b16a      	cbz	r2, 800217a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 800215e:	2201      	movs	r2, #1
 8002160:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002162:	f7ff fd5d 	bl	8001c20 <HAL_GetTick>
 8002166:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002168:	6823      	ldr	r3, [r4, #0]
 800216a:	079f      	lsls	r7, r3, #30
 800216c:	d4ec      	bmi.n	8002148 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800216e:	f7ff fd57 	bl	8001c20 <HAL_GetTick>
 8002172:	1b80      	subs	r0, r0, r6
 8002174:	2802      	cmp	r0, #2
 8002176:	d9f7      	bls.n	8002168 <HAL_RCC_OscConfig+0x118>
 8002178:	e7ab      	b.n	80020d2 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 800217a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800217c:	f7ff fd50 	bl	8001c20 <HAL_GetTick>
 8002180:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002182:	6823      	ldr	r3, [r4, #0]
 8002184:	0798      	lsls	r0, r3, #30
 8002186:	f57f af6d 	bpl.w	8002064 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800218a:	f7ff fd49 	bl	8001c20 <HAL_GetTick>
 800218e:	1b80      	subs	r0, r0, r6
 8002190:	2802      	cmp	r0, #2
 8002192:	d9f6      	bls.n	8002182 <HAL_RCC_OscConfig+0x132>
 8002194:	e79d      	b.n	80020d2 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002196:	69aa      	ldr	r2, [r5, #24]
 8002198:	4e4a      	ldr	r6, [pc, #296]	; (80022c4 <HAL_RCC_OscConfig+0x274>)
 800219a:	4b4b      	ldr	r3, [pc, #300]	; (80022c8 <HAL_RCC_OscConfig+0x278>)
 800219c:	b1e2      	cbz	r2, 80021d8 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 800219e:	2201      	movs	r2, #1
 80021a0:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 80021a4:	f7ff fd3c 	bl	8001c20 <HAL_GetTick>
 80021a8:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021aa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80021ac:	079b      	lsls	r3, r3, #30
 80021ae:	d50d      	bpl.n	80021cc <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021b0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80021b4:	4b45      	ldr	r3, [pc, #276]	; (80022cc <HAL_RCC_OscConfig+0x27c>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80021bc:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80021be:	bf00      	nop
  }
  while (Delay --);
 80021c0:	9b01      	ldr	r3, [sp, #4]
 80021c2:	1e5a      	subs	r2, r3, #1
 80021c4:	9201      	str	r2, [sp, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1f9      	bne.n	80021be <HAL_RCC_OscConfig+0x16e>
 80021ca:	e74f      	b.n	800206c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021cc:	f7ff fd28 	bl	8001c20 <HAL_GetTick>
 80021d0:	1b00      	subs	r0, r0, r4
 80021d2:	2802      	cmp	r0, #2
 80021d4:	d9e9      	bls.n	80021aa <HAL_RCC_OscConfig+0x15a>
 80021d6:	e77c      	b.n	80020d2 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 80021d8:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 80021dc:	f7ff fd20 	bl	8001c20 <HAL_GetTick>
 80021e0:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80021e4:	079f      	lsls	r7, r3, #30
 80021e6:	f57f af41 	bpl.w	800206c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021ea:	f7ff fd19 	bl	8001c20 <HAL_GetTick>
 80021ee:	1b00      	subs	r0, r0, r4
 80021f0:	2802      	cmp	r0, #2
 80021f2:	d9f6      	bls.n	80021e2 <HAL_RCC_OscConfig+0x192>
 80021f4:	e76d      	b.n	80020d2 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021f6:	4c33      	ldr	r4, [pc, #204]	; (80022c4 <HAL_RCC_OscConfig+0x274>)
 80021f8:	69e3      	ldr	r3, [r4, #28]
 80021fa:	00d8      	lsls	r0, r3, #3
 80021fc:	d424      	bmi.n	8002248 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 80021fe:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002200:	69e3      	ldr	r3, [r4, #28]
 8002202:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002206:	61e3      	str	r3, [r4, #28]
 8002208:	69e3      	ldr	r3, [r4, #28]
 800220a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002212:	4e2f      	ldr	r6, [pc, #188]	; (80022d0 <HAL_RCC_OscConfig+0x280>)
 8002214:	6833      	ldr	r3, [r6, #0]
 8002216:	05d9      	lsls	r1, r3, #23
 8002218:	d518      	bpl.n	800224c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800221a:	68eb      	ldr	r3, [r5, #12]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d126      	bne.n	800226e <HAL_RCC_OscConfig+0x21e>
 8002220:	6a23      	ldr	r3, [r4, #32]
 8002222:	f043 0301 	orr.w	r3, r3, #1
 8002226:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002228:	f7ff fcfa 	bl	8001c20 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800222c:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002230:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002232:	6a23      	ldr	r3, [r4, #32]
 8002234:	079b      	lsls	r3, r3, #30
 8002236:	d53f      	bpl.n	80022b8 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 8002238:	2f00      	cmp	r7, #0
 800223a:	f43f af1b 	beq.w	8002074 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800223e:	69e3      	ldr	r3, [r4, #28]
 8002240:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002244:	61e3      	str	r3, [r4, #28]
 8002246:	e715      	b.n	8002074 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8002248:	2700      	movs	r7, #0
 800224a:	e7e2      	b.n	8002212 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800224c:	6833      	ldr	r3, [r6, #0]
 800224e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002252:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002254:	f7ff fce4 	bl	8001c20 <HAL_GetTick>
 8002258:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800225a:	6833      	ldr	r3, [r6, #0]
 800225c:	05da      	lsls	r2, r3, #23
 800225e:	d4dc      	bmi.n	800221a <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002260:	f7ff fcde 	bl	8001c20 <HAL_GetTick>
 8002264:	eba0 0008 	sub.w	r0, r0, r8
 8002268:	2864      	cmp	r0, #100	; 0x64
 800226a:	d9f6      	bls.n	800225a <HAL_RCC_OscConfig+0x20a>
 800226c:	e731      	b.n	80020d2 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800226e:	b9ab      	cbnz	r3, 800229c <HAL_RCC_OscConfig+0x24c>
 8002270:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002272:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002276:	f023 0301 	bic.w	r3, r3, #1
 800227a:	6223      	str	r3, [r4, #32]
 800227c:	6a23      	ldr	r3, [r4, #32]
 800227e:	f023 0304 	bic.w	r3, r3, #4
 8002282:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002284:	f7ff fccc 	bl	8001c20 <HAL_GetTick>
 8002288:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800228a:	6a23      	ldr	r3, [r4, #32]
 800228c:	0798      	lsls	r0, r3, #30
 800228e:	d5d3      	bpl.n	8002238 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002290:	f7ff fcc6 	bl	8001c20 <HAL_GetTick>
 8002294:	1b80      	subs	r0, r0, r6
 8002296:	4540      	cmp	r0, r8
 8002298:	d9f7      	bls.n	800228a <HAL_RCC_OscConfig+0x23a>
 800229a:	e71a      	b.n	80020d2 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800229c:	2b05      	cmp	r3, #5
 800229e:	6a23      	ldr	r3, [r4, #32]
 80022a0:	d103      	bne.n	80022aa <HAL_RCC_OscConfig+0x25a>
 80022a2:	f043 0304 	orr.w	r3, r3, #4
 80022a6:	6223      	str	r3, [r4, #32]
 80022a8:	e7ba      	b.n	8002220 <HAL_RCC_OscConfig+0x1d0>
 80022aa:	f023 0301 	bic.w	r3, r3, #1
 80022ae:	6223      	str	r3, [r4, #32]
 80022b0:	6a23      	ldr	r3, [r4, #32]
 80022b2:	f023 0304 	bic.w	r3, r3, #4
 80022b6:	e7b6      	b.n	8002226 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022b8:	f7ff fcb2 	bl	8001c20 <HAL_GetTick>
 80022bc:	1b80      	subs	r0, r0, r6
 80022be:	4540      	cmp	r0, r8
 80022c0:	d9b7      	bls.n	8002232 <HAL_RCC_OscConfig+0x1e2>
 80022c2:	e706      	b.n	80020d2 <HAL_RCC_OscConfig+0x82>
 80022c4:	40021000 	.word	0x40021000
 80022c8:	42420000 	.word	0x42420000
 80022cc:	20000000 	.word	0x20000000
 80022d0:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022d4:	4c2a      	ldr	r4, [pc, #168]	; (8002380 <HAL_RCC_OscConfig+0x330>)
 80022d6:	6863      	ldr	r3, [r4, #4]
 80022d8:	f003 030c 	and.w	r3, r3, #12
 80022dc:	2b08      	cmp	r3, #8
 80022de:	d03e      	beq.n	800235e <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022e0:	2200      	movs	r2, #0
 80022e2:	4b28      	ldr	r3, [pc, #160]	; (8002384 <HAL_RCC_OscConfig+0x334>)
 80022e4:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80022e6:	661a      	str	r2, [r3, #96]	; 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022e8:	d12c      	bne.n	8002344 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80022ea:	f7ff fc99 	bl	8001c20 <HAL_GetTick>
 80022ee:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022f0:	6823      	ldr	r3, [r4, #0]
 80022f2:	0199      	lsls	r1, r3, #6
 80022f4:	d420      	bmi.n	8002338 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022f6:	6a2b      	ldr	r3, [r5, #32]
 80022f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022fc:	d105      	bne.n	800230a <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022fe:	6862      	ldr	r2, [r4, #4]
 8002300:	68a9      	ldr	r1, [r5, #8]
 8002302:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002306:	430a      	orrs	r2, r1
 8002308:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800230a:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800230c:	6862      	ldr	r2, [r4, #4]
 800230e:	430b      	orrs	r3, r1
 8002310:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002314:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 8002316:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002318:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800231a:	4b1a      	ldr	r3, [pc, #104]	; (8002384 <HAL_RCC_OscConfig+0x334>)
 800231c:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800231e:	f7ff fc7f 	bl	8001c20 <HAL_GetTick>
 8002322:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002324:	6823      	ldr	r3, [r4, #0]
 8002326:	019a      	lsls	r2, r3, #6
 8002328:	f53f aea8 	bmi.w	800207c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800232c:	f7ff fc78 	bl	8001c20 <HAL_GetTick>
 8002330:	1b40      	subs	r0, r0, r5
 8002332:	2802      	cmp	r0, #2
 8002334:	d9f6      	bls.n	8002324 <HAL_RCC_OscConfig+0x2d4>
 8002336:	e6cc      	b.n	80020d2 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002338:	f7ff fc72 	bl	8001c20 <HAL_GetTick>
 800233c:	1b80      	subs	r0, r0, r6
 800233e:	2802      	cmp	r0, #2
 8002340:	d9d6      	bls.n	80022f0 <HAL_RCC_OscConfig+0x2a0>
 8002342:	e6c6      	b.n	80020d2 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8002344:	f7ff fc6c 	bl	8001c20 <HAL_GetTick>
 8002348:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800234a:	6823      	ldr	r3, [r4, #0]
 800234c:	019b      	lsls	r3, r3, #6
 800234e:	f57f ae95 	bpl.w	800207c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002352:	f7ff fc65 	bl	8001c20 <HAL_GetTick>
 8002356:	1b40      	subs	r0, r0, r5
 8002358:	2802      	cmp	r0, #2
 800235a:	d9f6      	bls.n	800234a <HAL_RCC_OscConfig+0x2fa>
 800235c:	e6b9      	b.n	80020d2 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800235e:	2801      	cmp	r0, #1
 8002360:	f43f aeb8 	beq.w	80020d4 <HAL_RCC_OscConfig+0x84>
        pll_config = RCC->CFGR;
 8002364:	6863      	ldr	r3, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002366:	6a2a      	ldr	r2, [r5, #32]
 8002368:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 800236c:	4291      	cmp	r1, r2
 800236e:	f47f ae9b 	bne.w	80020a8 <HAL_RCC_OscConfig+0x58>
 8002372:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002374:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002378:	4293      	cmp	r3, r2
 800237a:	f43f ae7f 	beq.w	800207c <HAL_RCC_OscConfig+0x2c>
 800237e:	e693      	b.n	80020a8 <HAL_RCC_OscConfig+0x58>
 8002380:	40021000 	.word	0x40021000
 8002384:	42420000 	.word	0x42420000

08002388 <HAL_RCC_GetSysClockFreq>:
{
 8002388:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800238a:	4b18      	ldr	r3, [pc, #96]	; (80023ec <HAL_RCC_GetSysClockFreq+0x64>)
{
 800238c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800238e:	ac02      	add	r4, sp, #8
 8002390:	f103 0510 	add.w	r5, r3, #16
 8002394:	4622      	mov	r2, r4
 8002396:	6818      	ldr	r0, [r3, #0]
 8002398:	6859      	ldr	r1, [r3, #4]
 800239a:	3308      	adds	r3, #8
 800239c:	c203      	stmia	r2!, {r0, r1}
 800239e:	42ab      	cmp	r3, r5
 80023a0:	4614      	mov	r4, r2
 80023a2:	d1f7      	bne.n	8002394 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80023a4:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 80023a8:	4911      	ldr	r1, [pc, #68]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80023aa:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 80023ae:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80023b0:	f003 020c 	and.w	r2, r3, #12
 80023b4:	2a08      	cmp	r2, #8
 80023b6:	d117      	bne.n	80023e8 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023b8:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80023bc:	3218      	adds	r2, #24
 80023be:	446a      	add	r2, sp
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023c0:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023c2:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023c6:	d50c      	bpl.n	80023e2 <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023c8:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023ca:	4a0a      	ldr	r2, [pc, #40]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023cc:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023d0:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023d2:	3318      	adds	r3, #24
 80023d4:	446b      	add	r3, sp
 80023d6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023da:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80023de:	b007      	add	sp, #28
 80023e0:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80023e2:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <HAL_RCC_GetSysClockFreq+0x70>)
 80023e4:	4358      	muls	r0, r3
 80023e6:	e7fa      	b.n	80023de <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 80023e8:	4802      	ldr	r0, [pc, #8]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 80023ea:	e7f8      	b.n	80023de <HAL_RCC_GetSysClockFreq+0x56>
 80023ec:	08003c80 	.word	0x08003c80
 80023f0:	40021000 	.word	0x40021000
 80023f4:	007a1200 	.word	0x007a1200
 80023f8:	003d0900 	.word	0x003d0900

080023fc <HAL_RCC_ClockConfig>:
{
 80023fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002400:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8002402:	4604      	mov	r4, r0
 8002404:	b910      	cbnz	r0, 800240c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002406:	2001      	movs	r0, #1
}
 8002408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800240c:	4a44      	ldr	r2, [pc, #272]	; (8002520 <HAL_RCC_ClockConfig+0x124>)
 800240e:	6813      	ldr	r3, [r2, #0]
 8002410:	f003 0307 	and.w	r3, r3, #7
 8002414:	428b      	cmp	r3, r1
 8002416:	d328      	bcc.n	800246a <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002418:	6821      	ldr	r1, [r4, #0]
 800241a:	078e      	lsls	r6, r1, #30
 800241c:	d430      	bmi.n	8002480 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800241e:	07ca      	lsls	r2, r1, #31
 8002420:	d443      	bmi.n	80024aa <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002422:	4a3f      	ldr	r2, [pc, #252]	; (8002520 <HAL_RCC_ClockConfig+0x124>)
 8002424:	6813      	ldr	r3, [r2, #0]
 8002426:	f003 0307 	and.w	r3, r3, #7
 800242a:	42ab      	cmp	r3, r5
 800242c:	d865      	bhi.n	80024fa <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800242e:	6822      	ldr	r2, [r4, #0]
 8002430:	4d3c      	ldr	r5, [pc, #240]	; (8002524 <HAL_RCC_ClockConfig+0x128>)
 8002432:	f012 0f04 	tst.w	r2, #4
 8002436:	d16c      	bne.n	8002512 <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002438:	0713      	lsls	r3, r2, #28
 800243a:	d506      	bpl.n	800244a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800243c:	686b      	ldr	r3, [r5, #4]
 800243e:	6922      	ldr	r2, [r4, #16]
 8002440:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002444:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002448:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800244a:	f7ff ff9d 	bl	8002388 <HAL_RCC_GetSysClockFreq>
 800244e:	686b      	ldr	r3, [r5, #4]
 8002450:	4a35      	ldr	r2, [pc, #212]	; (8002528 <HAL_RCC_ClockConfig+0x12c>)
 8002452:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002456:	5cd3      	ldrb	r3, [r2, r3]
 8002458:	40d8      	lsrs	r0, r3
 800245a:	4b34      	ldr	r3, [pc, #208]	; (800252c <HAL_RCC_ClockConfig+0x130>)
 800245c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800245e:	4b34      	ldr	r3, [pc, #208]	; (8002530 <HAL_RCC_ClockConfig+0x134>)
 8002460:	6818      	ldr	r0, [r3, #0]
 8002462:	f7ff fb9b 	bl	8001b9c <HAL_InitTick>
  return HAL_OK;
 8002466:	2000      	movs	r0, #0
 8002468:	e7ce      	b.n	8002408 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800246a:	6813      	ldr	r3, [r2, #0]
 800246c:	f023 0307 	bic.w	r3, r3, #7
 8002470:	430b      	orrs	r3, r1
 8002472:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002474:	6813      	ldr	r3, [r2, #0]
 8002476:	f003 0307 	and.w	r3, r3, #7
 800247a:	428b      	cmp	r3, r1
 800247c:	d1c3      	bne.n	8002406 <HAL_RCC_ClockConfig+0xa>
 800247e:	e7cb      	b.n	8002418 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002480:	4b28      	ldr	r3, [pc, #160]	; (8002524 <HAL_RCC_ClockConfig+0x128>)
 8002482:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002486:	bf1e      	ittt	ne
 8002488:	685a      	ldrne	r2, [r3, #4]
 800248a:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800248e:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002490:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002492:	bf42      	ittt	mi
 8002494:	685a      	ldrmi	r2, [r3, #4]
 8002496:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 800249a:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800249c:	685a      	ldr	r2, [r3, #4]
 800249e:	68a0      	ldr	r0, [r4, #8]
 80024a0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80024a4:	4302      	orrs	r2, r0
 80024a6:	605a      	str	r2, [r3, #4]
 80024a8:	e7b9      	b.n	800241e <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024aa:	6862      	ldr	r2, [r4, #4]
 80024ac:	4e1d      	ldr	r6, [pc, #116]	; (8002524 <HAL_RCC_ClockConfig+0x128>)
 80024ae:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024b0:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024b2:	d11a      	bne.n	80024ea <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024b4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b8:	d0a5      	beq.n	8002406 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024ba:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024bc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024c0:	f023 0303 	bic.w	r3, r3, #3
 80024c4:	4313      	orrs	r3, r2
 80024c6:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80024c8:	f7ff fbaa 	bl	8001c20 <HAL_GetTick>
 80024cc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ce:	6873      	ldr	r3, [r6, #4]
 80024d0:	6862      	ldr	r2, [r4, #4]
 80024d2:	f003 030c 	and.w	r3, r3, #12
 80024d6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80024da:	d0a2      	beq.n	8002422 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024dc:	f7ff fba0 	bl	8001c20 <HAL_GetTick>
 80024e0:	1bc0      	subs	r0, r0, r7
 80024e2:	4540      	cmp	r0, r8
 80024e4:	d9f3      	bls.n	80024ce <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 80024e6:	2003      	movs	r0, #3
 80024e8:	e78e      	b.n	8002408 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ea:	2a02      	cmp	r2, #2
 80024ec:	d102      	bne.n	80024f4 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024ee:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80024f2:	e7e1      	b.n	80024b8 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024f4:	f013 0f02 	tst.w	r3, #2
 80024f8:	e7de      	b.n	80024b8 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024fa:	6813      	ldr	r3, [r2, #0]
 80024fc:	f023 0307 	bic.w	r3, r3, #7
 8002500:	432b      	orrs	r3, r5
 8002502:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002504:	6813      	ldr	r3, [r2, #0]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	42ab      	cmp	r3, r5
 800250c:	f47f af7b 	bne.w	8002406 <HAL_RCC_ClockConfig+0xa>
 8002510:	e78d      	b.n	800242e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002512:	686b      	ldr	r3, [r5, #4]
 8002514:	68e1      	ldr	r1, [r4, #12]
 8002516:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800251a:	430b      	orrs	r3, r1
 800251c:	606b      	str	r3, [r5, #4]
 800251e:	e78b      	b.n	8002438 <HAL_RCC_ClockConfig+0x3c>
 8002520:	40022000 	.word	0x40022000
 8002524:	40021000 	.word	0x40021000
 8002528:	08003c70 	.word	0x08003c70
 800252c:	20000000 	.word	0x20000000
 8002530:	20000008 	.word	0x20000008

08002534 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002534:	6a03      	ldr	r3, [r0, #32]
{
 8002536:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002538:	f023 0301 	bic.w	r3, r3, #1
 800253c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800253e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002540:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002542:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002544:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002546:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800254a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800254c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800254e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002552:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002554:	4d0a      	ldr	r5, [pc, #40]	; (8002580 <TIM_OC1_SetConfig+0x4c>)
 8002556:	42a8      	cmp	r0, r5
 8002558:	d10b      	bne.n	8002572 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800255a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800255c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002560:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002562:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002566:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800256a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800256c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002570:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002572:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002574:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002576:	684a      	ldr	r2, [r1, #4]
 8002578:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800257a:	6203      	str	r3, [r0, #32]
}
 800257c:	bd70      	pop	{r4, r5, r6, pc}
 800257e:	bf00      	nop
 8002580:	40012c00 	.word	0x40012c00

08002584 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002584:	6a03      	ldr	r3, [r0, #32]
{
 8002586:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002588:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800258c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800258e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002590:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002592:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002594:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002596:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800259a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800259c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800259e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80025a2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80025a6:	4d0b      	ldr	r5, [pc, #44]	; (80025d4 <TIM_OC3_SetConfig+0x50>)
 80025a8:	42a8      	cmp	r0, r5
 80025aa:	d10d      	bne.n	80025c8 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80025ac:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80025ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80025b2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80025b6:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80025ba:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80025be:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80025c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80025c4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025c8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80025ca:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80025cc:	684a      	ldr	r2, [r1, #4]
 80025ce:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025d0:	6203      	str	r3, [r0, #32]
}
 80025d2:	bd70      	pop	{r4, r5, r6, pc}
 80025d4:	40012c00 	.word	0x40012c00

080025d8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025d8:	6a03      	ldr	r3, [r0, #32]
{
 80025da:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80025e0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025e2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025e4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025e6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025e8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80025ea:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025ee:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80025f2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80025f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80025f8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025fc:	4d06      	ldr	r5, [pc, #24]	; (8002618 <TIM_OC4_SetConfig+0x40>)
 80025fe:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002600:	bf02      	ittt	eq
 8002602:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002604:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002608:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800260c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800260e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002610:	684a      	ldr	r2, [r1, #4]
 8002612:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002614:	6203      	str	r3, [r0, #32]
}
 8002616:	bd30      	pop	{r4, r5, pc}
 8002618:	40012c00 	.word	0x40012c00

0800261c <HAL_TIM_PWM_MspInit>:
 800261c:	4770      	bx	lr
	...

08002620 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002620:	4a16      	ldr	r2, [pc, #88]	; (800267c <TIM_Base_SetConfig+0x5c>)
{
 8002622:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002624:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;
 8002626:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002628:	d005      	beq.n	8002636 <TIM_Base_SetConfig+0x16>
 800262a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800262e:	d002      	beq.n	8002636 <TIM_Base_SetConfig+0x16>
 8002630:	4c13      	ldr	r4, [pc, #76]	; (8002680 <TIM_Base_SetConfig+0x60>)
 8002632:	42a0      	cmp	r0, r4
 8002634:	d110      	bne.n	8002658 <TIM_Base_SetConfig+0x38>
    tmpcr1 |= Structure->CounterMode;
 8002636:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800263c:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 800263e:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002642:	d005      	beq.n	8002650 <TIM_Base_SetConfig+0x30>
 8002644:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002648:	d002      	beq.n	8002650 <TIM_Base_SetConfig+0x30>
 800264a:	4a0d      	ldr	r2, [pc, #52]	; (8002680 <TIM_Base_SetConfig+0x60>)
 800264c:	4290      	cmp	r0, r2
 800264e:	d103      	bne.n	8002658 <TIM_Base_SetConfig+0x38>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002650:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002652:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002656:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002658:	694a      	ldr	r2, [r1, #20]
 800265a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800265e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002660:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002662:	688b      	ldr	r3, [r1, #8]
 8002664:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002666:	680b      	ldr	r3, [r1, #0]
 8002668:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800266a:	4b04      	ldr	r3, [pc, #16]	; (800267c <TIM_Base_SetConfig+0x5c>)
 800266c:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 800266e:	bf04      	itt	eq
 8002670:	690b      	ldreq	r3, [r1, #16]
 8002672:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002674:	2301      	movs	r3, #1
 8002676:	6143      	str	r3, [r0, #20]
}
 8002678:	bd10      	pop	{r4, pc}
 800267a:	bf00      	nop
 800267c:	40012c00 	.word	0x40012c00
 8002680:	40000400 	.word	0x40000400

08002684 <HAL_TIM_Base_Init>:
{
 8002684:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002686:	4604      	mov	r4, r0
 8002688:	b330      	cbz	r0, 80026d8 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 800268a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800268e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002692:	b91b      	cbnz	r3, 800269c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002694:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002698:	f7ff f9a4 	bl	80019e4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800269c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800269e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80026a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026a4:	1d21      	adds	r1, r4, #4
 80026a6:	f7ff ffbb 	bl	8002620 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026aa:	2301      	movs	r3, #1
  return HAL_OK;
 80026ac:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026ae:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026b2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80026b6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80026ba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80026be:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80026c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80026ca:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80026ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80026d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80026d6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80026d8:	2001      	movs	r0, #1
 80026da:	e7fc      	b.n	80026d6 <HAL_TIM_Base_Init+0x52>

080026dc <HAL_TIM_PWM_Init>:
{
 80026dc:	b510      	push	{r4, lr}
  if (htim == NULL)
 80026de:	4604      	mov	r4, r0
 80026e0:	b330      	cbz	r0, 8002730 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 80026e2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80026e6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80026ea:	b91b      	cbnz	r3, 80026f4 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80026ec:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80026f0:	f7ff ff94 	bl	800261c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80026f4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026f6:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80026f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026fc:	1d21      	adds	r1, r4, #4
 80026fe:	f7ff ff8f 	bl	8002620 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002702:	2301      	movs	r3, #1
  return HAL_OK;
 8002704:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002706:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800270a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800270e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002712:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002716:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800271a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800271e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002722:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8002726:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800272a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800272e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002730:	2001      	movs	r0, #1
 8002732:	e7fc      	b.n	800272e <HAL_TIM_PWM_Init+0x52>

08002734 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002734:	6a03      	ldr	r3, [r0, #32]
{
 8002736:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002738:	f023 0310 	bic.w	r3, r3, #16
 800273c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800273e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002740:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002742:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002744:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002746:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800274a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800274e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002750:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002754:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002758:	4d0b      	ldr	r5, [pc, #44]	; (8002788 <TIM_OC2_SetConfig+0x54>)
 800275a:	42a8      	cmp	r0, r5
 800275c:	d10d      	bne.n	800277a <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800275e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002760:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002764:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002768:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800276c:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8002770:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002772:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002776:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800277a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800277c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800277e:	684a      	ldr	r2, [r1, #4]
 8002780:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002782:	6203      	str	r3, [r0, #32]
}
 8002784:	bd70      	pop	{r4, r5, r6, pc}
 8002786:	bf00      	nop
 8002788:	40012c00 	.word	0x40012c00

0800278c <HAL_TIM_PWM_ConfigChannel>:
{
 800278c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800278e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002792:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002794:	2b01      	cmp	r3, #1
 8002796:	d052      	beq.n	800283e <HAL_TIM_PWM_ConfigChannel+0xb2>
 8002798:	2301      	movs	r3, #1
  switch (Channel)
 800279a:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 800279c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80027a0:	d03c      	beq.n	800281c <HAL_TIM_PWM_ConfigChannel+0x90>
 80027a2:	d806      	bhi.n	80027b2 <HAL_TIM_PWM_ConfigChannel+0x26>
 80027a4:	b1c2      	cbz	r2, 80027d8 <HAL_TIM_PWM_ConfigChannel+0x4c>
 80027a6:	2a04      	cmp	r2, #4
 80027a8:	d027      	beq.n	80027fa <HAL_TIM_PWM_ConfigChannel+0x6e>
  __HAL_UNLOCK(htim);
 80027aa:	2000      	movs	r0, #0
 80027ac:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80027b0:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 80027b2:	2a0c      	cmp	r2, #12
 80027b4:	d1f9      	bne.n	80027aa <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80027b6:	6800      	ldr	r0, [r0, #0]
 80027b8:	f7ff ff0e 	bl	80025d8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027bc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027be:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027c0:	69da      	ldr	r2, [r3, #28]
 80027c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027c6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027c8:	69da      	ldr	r2, [r3, #28]
 80027ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027ce:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027d0:	69da      	ldr	r2, [r3, #28]
 80027d2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80027d6:	e030      	b.n	800283a <HAL_TIM_PWM_ConfigChannel+0xae>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027d8:	6800      	ldr	r0, [r0, #0]
 80027da:	f7ff feab 	bl	8002534 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027de:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027e0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027e2:	699a      	ldr	r2, [r3, #24]
 80027e4:	f042 0208 	orr.w	r2, r2, #8
 80027e8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80027ea:	699a      	ldr	r2, [r3, #24]
 80027ec:	f022 0204 	bic.w	r2, r2, #4
 80027f0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027f2:	699a      	ldr	r2, [r3, #24]
 80027f4:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80027f6:	619a      	str	r2, [r3, #24]
      break;
 80027f8:	e7d7      	b.n	80027aa <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80027fa:	6800      	ldr	r0, [r0, #0]
 80027fc:	f7ff ff9a 	bl	8002734 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002800:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002802:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002804:	699a      	ldr	r2, [r3, #24]
 8002806:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800280a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800280c:	699a      	ldr	r2, [r3, #24]
 800280e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002814:	699a      	ldr	r2, [r3, #24]
 8002816:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800281a:	e7ec      	b.n	80027f6 <HAL_TIM_PWM_ConfigChannel+0x6a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800281c:	6800      	ldr	r0, [r0, #0]
 800281e:	f7ff feb1 	bl	8002584 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002822:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002824:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002826:	69da      	ldr	r2, [r3, #28]
 8002828:	f042 0208 	orr.w	r2, r2, #8
 800282c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800282e:	69da      	ldr	r2, [r3, #28]
 8002830:	f022 0204 	bic.w	r2, r2, #4
 8002834:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002836:	69da      	ldr	r2, [r3, #28]
 8002838:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800283a:	61da      	str	r2, [r3, #28]
      break;
 800283c:	e7b5      	b.n	80027aa <HAL_TIM_PWM_ConfigChannel+0x1e>
  __HAL_LOCK(htim);
 800283e:	2002      	movs	r0, #2
 8002840:	e7b6      	b.n	80027b0 <HAL_TIM_PWM_ConfigChannel+0x24>

08002842 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002842:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002844:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002846:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002848:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800284c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002850:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002852:	6082      	str	r2, [r0, #8]
}
 8002854:	bd10      	pop	{r4, pc}

08002856 <HAL_TIM_ConfigClockSource>:
{
 8002856:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002858:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800285c:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800285e:	2b01      	cmp	r3, #1
 8002860:	f04f 0002 	mov.w	r0, #2
 8002864:	d027      	beq.n	80028b6 <HAL_TIM_ConfigClockSource+0x60>
 8002866:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002868:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800286c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800286e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002872:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002874:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002878:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800287c:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800287e:	680b      	ldr	r3, [r1, #0]
 8002880:	2b60      	cmp	r3, #96	; 0x60
 8002882:	d04d      	beq.n	8002920 <HAL_TIM_ConfigClockSource+0xca>
 8002884:	d832      	bhi.n	80028ec <HAL_TIM_ConfigClockSource+0x96>
 8002886:	2b40      	cmp	r3, #64	; 0x40
 8002888:	d062      	beq.n	8002950 <HAL_TIM_ConfigClockSource+0xfa>
 800288a:	d815      	bhi.n	80028b8 <HAL_TIM_ConfigClockSource+0x62>
 800288c:	2b20      	cmp	r3, #32
 800288e:	d003      	beq.n	8002898 <HAL_TIM_ConfigClockSource+0x42>
 8002890:	d809      	bhi.n	80028a6 <HAL_TIM_ConfigClockSource+0x50>
 8002892:	f033 0210 	bics.w	r2, r3, #16
 8002896:	d108      	bne.n	80028aa <HAL_TIM_ConfigClockSource+0x54>
  tmpsmcr = TIMx->SMCR;
 8002898:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800289a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800289e:	4313      	orrs	r3, r2
 80028a0:	f043 0307 	orr.w	r3, r3, #7
 80028a4:	e020      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80028a6:	2b30      	cmp	r3, #48	; 0x30
 80028a8:	d0f6      	beq.n	8002898 <HAL_TIM_ConfigClockSource+0x42>
  htim->State = HAL_TIM_STATE_READY;
 80028aa:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80028ac:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80028ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80028b2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80028b6:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80028b8:	2b50      	cmp	r3, #80	; 0x50
 80028ba:	d1f6      	bne.n	80028aa <HAL_TIM_ConfigClockSource+0x54>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028bc:	684a      	ldr	r2, [r1, #4]
 80028be:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80028c0:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028c2:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028c4:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028c8:	f025 0501 	bic.w	r5, r5, #1
 80028cc:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ce:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80028d0:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028d6:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80028da:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80028dc:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80028de:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80028e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028e4:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80028e8:	6083      	str	r3, [r0, #8]
}
 80028ea:	e7de      	b.n	80028aa <HAL_TIM_ConfigClockSource+0x54>
  switch (sClockSourceConfig->ClockSource)
 80028ec:	2b70      	cmp	r3, #112	; 0x70
 80028ee:	d00c      	beq.n	800290a <HAL_TIM_ConfigClockSource+0xb4>
 80028f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028f4:	d1d9      	bne.n	80028aa <HAL_TIM_ConfigClockSource+0x54>
      TIM_ETR_SetConfig(htim->Instance,
 80028f6:	68cb      	ldr	r3, [r1, #12]
 80028f8:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80028fc:	f7ff ffa1 	bl	8002842 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002900:	6822      	ldr	r2, [r4, #0]
 8002902:	6893      	ldr	r3, [r2, #8]
 8002904:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002908:	e008      	b.n	800291c <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 800290a:	68cb      	ldr	r3, [r1, #12]
 800290c:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8002910:	f7ff ff97 	bl	8002842 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002914:	6822      	ldr	r2, [r4, #0]
 8002916:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002918:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800291c:	6093      	str	r3, [r2, #8]
      break;
 800291e:	e7c4      	b.n	80028aa <HAL_TIM_ConfigClockSource+0x54>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002920:	684d      	ldr	r5, [r1, #4]
 8002922:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002924:	6a01      	ldr	r1, [r0, #32]
 8002926:	f021 0110 	bic.w	r1, r1, #16
 800292a:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800292c:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800292e:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002930:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002934:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002938:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800293c:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002940:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002942:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002944:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800294a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800294e:	e7cb      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002950:	684a      	ldr	r2, [r1, #4]
 8002952:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002954:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002956:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002958:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800295c:	f025 0501 	bic.w	r5, r5, #1
 8002960:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002962:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8002964:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002966:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800296a:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800296e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002970:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002972:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002974:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002978:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800297c:	e7b4      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x92>
	...

08002980 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002980:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002982:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
{
 8002986:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002988:	2a01      	cmp	r2, #1
 800298a:	f04f 0002 	mov.w	r0, #2
 800298e:	d01e      	beq.n	80029ce <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002990:	681a      	ldr	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002992:	f883 003d 	strb.w	r0, [r3, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002996:	6854      	ldr	r4, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002998:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800299a:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800299e:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 80029a0:	6890      	ldr	r0, [r2, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029a2:	6054      	str	r4, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029a4:	4c0a      	ldr	r4, [pc, #40]	; (80029d0 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 80029a6:	42a2      	cmp	r2, r4
 80029a8:	d006      	beq.n	80029b8 <HAL_TIMEx_MasterConfigSynchronization+0x38>
 80029aa:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80029ae:	d003      	beq.n	80029b8 <HAL_TIMEx_MasterConfigSynchronization+0x38>
 80029b0:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 80029b4:	42a2      	cmp	r2, r4
 80029b6:	d104      	bne.n	80029c2 <HAL_TIMEx_MasterConfigSynchronization+0x42>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029b8:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029ba:	f020 0080 	bic.w	r0, r0, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029be:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029c0:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029c2:	2201      	movs	r2, #1

  __HAL_UNLOCK(htim);
 80029c4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80029c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80029ca:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c

  return HAL_OK;
}
 80029ce:	bd30      	pop	{r4, r5, pc}
 80029d0:	40012c00 	.word	0x40012c00

080029d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80029d4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d01f      	beq.n	8002a1c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80029dc:	68cb      	ldr	r3, [r1, #12]
 80029de:	688a      	ldr	r2, [r1, #8]
 80029e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029e4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80029e6:	684a      	ldr	r2, [r1, #4]
 80029e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80029ec:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80029ee:	680a      	ldr	r2, [r1, #0]
 80029f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80029f4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80029f6:	690a      	ldr	r2, [r1, #16]
 80029f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80029fc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80029fe:	694a      	ldr	r2, [r1, #20]
 8002a00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002a04:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002a06:	69ca      	ldr	r2, [r1, #28]
 8002a08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a0c:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002a0e:	6802      	ldr	r2, [r0, #0]
 8002a10:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002a12:	2300      	movs	r3, #0
 8002a14:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002a18:	4618      	mov	r0, r3
 8002a1a:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002a1c:	2002      	movs	r0, #2
}
 8002a1e:	4770      	bx	lr

08002a20 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8002a20:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8002a22:	2400      	movs	r4, #0
 8002a24:	2310      	movs	r3, #16
 8002a26:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8002a2a:	6803      	ldr	r3, [r0, #0]
 8002a2c:	4615      	mov	r5, r2
 8002a2e:	699e      	ldr	r6, [r3, #24]
 8002a30:	e9cd 4400 	strd	r4, r4, [sp]
 8002a34:	466b      	mov	r3, sp
 8002a36:	6812      	ldr	r2, [r2, #0]
 8002a38:	47b0      	blx	r6
 8002a3a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002a3e:	f003 0306 	and.w	r3, r3, #6
 8002a42:	2b06      	cmp	r3, #6
 8002a44:	bf09      	itett	eq
 8002a46:	2001      	moveq	r0, #1
 8002a48:	4620      	movne	r0, r4
 8002a4a:	9b00      	ldreq	r3, [sp, #0]
 8002a4c:	602b      	streq	r3, [r5, #0]
 8002a4e:	b004      	add	sp, #16
 8002a50:	bd70      	pop	{r4, r5, r6, pc}

08002a52 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8002a52:	9800      	ldr	r0, [sp, #0]
 8002a54:	4290      	cmp	r0, r2
 8002a56:	bf14      	ite	ne
 8002a58:	2001      	movne	r0, #1
 8002a5a:	2006      	moveq	r0, #6
 8002a5c:	4770      	bx	lr
	...

08002a60 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8002a60:	b510      	push	{r4, lr}
 8002a62:	4604      	mov	r4, r0
 8002a64:	4b02      	ldr	r3, [pc, #8]	; (8002a70 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8002a66:	6003      	str	r3, [r0, #0]
 8002a68:	f000 fb6f 	bl	800314a <_ZNSt9type_infoD1Ev>
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	bd10      	pop	{r4, pc}
 8002a70:	08003ccc 	.word	0x08003ccc

08002a74 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8002a74:	b510      	push	{r4, lr}
 8002a76:	4604      	mov	r4, r0
 8002a78:	f7ff fff2 	bl	8002a60 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8002a7c:	4620      	mov	r0, r4
 8002a7e:	2108      	movs	r1, #8
 8002a80:	f000 f842 	bl	8002b08 <_ZdlPvj>
 8002a84:	4620      	mov	r0, r4
 8002a86:	bd10      	pop	{r4, pc}

08002a88 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 8002a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a8c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8002a90:	461f      	mov	r7, r3
 8002a92:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
 8002a96:	4598      	cmp	r8, r3
 8002a98:	4606      	mov	r6, r0
 8002a9a:	4615      	mov	r5, r2
 8002a9c:	d107      	bne.n	8002aae <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x26>
 8002a9e:	9907      	ldr	r1, [sp, #28]
 8002aa0:	f000 fb56 	bl	8003150 <_ZNKSt9type_infoeqERKS_>
 8002aa4:	b118      	cbz	r0, 8002aae <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x26>
 8002aa6:	7165      	strb	r5, [r4, #5]
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002aae:	4639      	mov	r1, r7
 8002ab0:	4630      	mov	r0, r6
 8002ab2:	f000 fb4d 	bl	8003150 <_ZNKSt9type_infoeqERKS_>
 8002ab6:	2800      	cmp	r0, #0
 8002ab8:	d0f6      	beq.n	8002aa8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x20>
 8002aba:	2301      	movs	r3, #1
 8002abc:	f8c4 8000 	str.w	r8, [r4]
 8002ac0:	7125      	strb	r5, [r4, #4]
 8002ac2:	71a3      	strb	r3, [r4, #6]
 8002ac4:	e7f0      	b.n	8002aa8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x20>

08002ac6 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 8002ac6:	b538      	push	{r3, r4, r5, lr}
 8002ac8:	4615      	mov	r5, r2
 8002aca:	461c      	mov	r4, r3
 8002acc:	f000 fb40 	bl	8003150 <_ZNKSt9type_infoeqERKS_>
 8002ad0:	b120      	cbz	r0, 8002adc <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 8002ad2:	2308      	movs	r3, #8
 8002ad4:	60e3      	str	r3, [r4, #12]
 8002ad6:	2306      	movs	r3, #6
 8002ad8:	6025      	str	r5, [r4, #0]
 8002ada:	7123      	strb	r3, [r4, #4]
 8002adc:	bd38      	pop	{r3, r4, r5, pc}

08002ade <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 8002ade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ae2:	4605      	mov	r5, r0
 8002ae4:	460c      	mov	r4, r1
 8002ae6:	4616      	mov	r6, r2
 8002ae8:	461f      	mov	r7, r3
 8002aea:	f000 fb31 	bl	8003150 <_ZNKSt9type_infoeqERKS_>
 8002aee:	b948      	cbnz	r0, 8002b04 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8002af0:	2f03      	cmp	r7, #3
 8002af2:	d807      	bhi.n	8002b04 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8002af4:	6823      	ldr	r3, [r4, #0]
 8002af6:	4632      	mov	r2, r6
 8002af8:	4629      	mov	r1, r5
 8002afa:	4620      	mov	r0, r4
 8002afc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b00:	695b      	ldr	r3, [r3, #20]
 8002b02:	4718      	bx	r3
 8002b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002b08 <_ZdlPvj>:
 8002b08:	f000 bd6e 	b.w	80035e8 <_ZdlPv>

08002b0c <_ZL12read_uleb128PKhPm>:
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	461a      	mov	r2, r3
 8002b10:	b530      	push	{r4, r5, lr}
 8002b12:	f810 5b01 	ldrb.w	r5, [r0], #1
 8002b16:	f005 047f 	and.w	r4, r5, #127	; 0x7f
 8002b1a:	4094      	lsls	r4, r2
 8002b1c:	4323      	orrs	r3, r4
 8002b1e:	062c      	lsls	r4, r5, #24
 8002b20:	f102 0207 	add.w	r2, r2, #7
 8002b24:	d4f5      	bmi.n	8002b12 <_ZL12read_uleb128PKhPm+0x6>
 8002b26:	600b      	str	r3, [r1, #0]
 8002b28:	bd30      	pop	{r4, r5, pc}

08002b2a <_ZL12read_sleb128PKhPl>:
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	b530      	push	{r4, r5, lr}
 8002b30:	f810 4b01 	ldrb.w	r4, [r0], #1
 8002b34:	f004 057f 	and.w	r5, r4, #127	; 0x7f
 8002b38:	4095      	lsls	r5, r2
 8002b3a:	432b      	orrs	r3, r5
 8002b3c:	0625      	lsls	r5, r4, #24
 8002b3e:	f102 0207 	add.w	r2, r2, #7
 8002b42:	d4f5      	bmi.n	8002b30 <_ZL12read_sleb128PKhPl+0x6>
 8002b44:	2a1f      	cmp	r2, #31
 8002b46:	d806      	bhi.n	8002b56 <_ZL12read_sleb128PKhPl+0x2c>
 8002b48:	0664      	lsls	r4, r4, #25
 8002b4a:	bf42      	ittt	mi
 8002b4c:	f04f 34ff 	movmi.w	r4, #4294967295
 8002b50:	fa04 f202 	lslmi.w	r2, r4, r2
 8002b54:	4313      	orrmi	r3, r2
 8002b56:	600b      	str	r3, [r1, #0]
 8002b58:	bd30      	pop	{r4, r5, pc}

08002b5a <_ZL28read_encoded_value_with_basehjPKhPj>:
 8002b5a:	2850      	cmp	r0, #80	; 0x50
 8002b5c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002b60:	4606      	mov	r6, r0
 8002b62:	4688      	mov	r8, r1
 8002b64:	4615      	mov	r5, r2
 8002b66:	461f      	mov	r7, r3
 8002b68:	d108      	bne.n	8002b7c <_ZL28read_encoded_value_with_basehjPKhPj+0x22>
 8002b6a:	1cd0      	adds	r0, r2, #3
 8002b6c:	f020 0003 	bic.w	r0, r0, #3
 8002b70:	f850 4b04 	ldr.w	r4, [r0], #4
 8002b74:	603c      	str	r4, [r7, #0]
 8002b76:	b002      	add	sp, #8
 8002b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b7c:	f000 030f 	and.w	r3, r0, #15
 8002b80:	2b0c      	cmp	r3, #12
 8002b82:	d82e      	bhi.n	8002be2 <_ZL28read_encoded_value_with_basehjPKhPj+0x88>
 8002b84:	e8df f003 	tbb	[pc, r3]
 8002b88:	251d0725 	.word	0x251d0725
 8002b8c:	2d2d2d29 	.word	0x2d2d2d29
 8002b90:	2521182d 	.word	0x2521182d
 8002b94:	29          	.byte	0x29
 8002b95:	00          	.byte	0x00
 8002b96:	4628      	mov	r0, r5
 8002b98:	a901      	add	r1, sp, #4
 8002b9a:	f7ff ffb7 	bl	8002b0c <_ZL12read_uleb128PKhPm>
 8002b9e:	9c01      	ldr	r4, [sp, #4]
 8002ba0:	2c00      	cmp	r4, #0
 8002ba2:	d0e7      	beq.n	8002b74 <_ZL28read_encoded_value_with_basehjPKhPj+0x1a>
 8002ba4:	f006 0370 	and.w	r3, r6, #112	; 0x70
 8002ba8:	2b10      	cmp	r3, #16
 8002baa:	bf08      	it	eq
 8002bac:	46a8      	moveq	r8, r5
 8002bae:	0633      	lsls	r3, r6, #24
 8002bb0:	4444      	add	r4, r8
 8002bb2:	bf48      	it	mi
 8002bb4:	6824      	ldrmi	r4, [r4, #0]
 8002bb6:	e7dd      	b.n	8002b74 <_ZL28read_encoded_value_with_basehjPKhPj+0x1a>
 8002bb8:	4628      	mov	r0, r5
 8002bba:	a901      	add	r1, sp, #4
 8002bbc:	f7ff ffb5 	bl	8002b2a <_ZL12read_sleb128PKhPl>
 8002bc0:	e7ed      	b.n	8002b9e <_ZL28read_encoded_value_with_basehjPKhPj+0x44>
 8002bc2:	4628      	mov	r0, r5
 8002bc4:	f830 4b02 	ldrh.w	r4, [r0], #2
 8002bc8:	e7ea      	b.n	8002ba0 <_ZL28read_encoded_value_with_basehjPKhPj+0x46>
 8002bca:	4628      	mov	r0, r5
 8002bcc:	f930 4b02 	ldrsh.w	r4, [r0], #2
 8002bd0:	e7e6      	b.n	8002ba0 <_ZL28read_encoded_value_with_basehjPKhPj+0x46>
 8002bd2:	4628      	mov	r0, r5
 8002bd4:	f850 4b04 	ldr.w	r4, [r0], #4
 8002bd8:	e7e2      	b.n	8002ba0 <_ZL28read_encoded_value_with_basehjPKhPj+0x46>
 8002bda:	4628      	mov	r0, r5
 8002bdc:	f850 4b08 	ldr.w	r4, [r0], #8
 8002be0:	e7de      	b.n	8002ba0 <_ZL28read_encoded_value_with_basehjPKhPj+0x46>
 8002be2:	f000 fe27 	bl	8003834 <abort>

08002be6 <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
 8002be6:	b508      	push	{r3, lr}
 8002be8:	4603      	mov	r3, r0
 8002bea:	2bff      	cmp	r3, #255	; 0xff
 8002bec:	4608      	mov	r0, r1
 8002bee:	d010      	beq.n	8002c12 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2c>
 8002bf0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002bf4:	2a30      	cmp	r2, #48	; 0x30
 8002bf6:	d012      	beq.n	8002c1e <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x38>
 8002bf8:	d807      	bhi.n	8002c0a <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x24>
 8002bfa:	2a20      	cmp	r2, #32
 8002bfc:	d00b      	beq.n	8002c16 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x30>
 8002bfe:	d802      	bhi.n	8002c06 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x20>
 8002c00:	f013 0f60 	tst.w	r3, #96	; 0x60
 8002c04:	d005      	beq.n	8002c12 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2c>
 8002c06:	f000 fe15 	bl	8003834 <abort>
 8002c0a:	2a40      	cmp	r2, #64	; 0x40
 8002c0c:	d00b      	beq.n	8002c26 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x40>
 8002c0e:	2a50      	cmp	r2, #80	; 0x50
 8002c10:	d1f9      	bne.n	8002c06 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x20>
 8002c12:	2000      	movs	r0, #0
 8002c14:	bd08      	pop	{r3, pc}
 8002c16:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002c1a:	f000 bf04 	b.w	8003a26 <_Unwind_GetTextRelBase>
 8002c1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002c22:	f000 befd 	b.w	8003a20 <_Unwind_GetDataRelBase>
 8002c26:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002c2a:	f7fe ba17 	b.w	800105c <_Unwind_GetRegionStart>

08002c2e <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>:
 8002c2e:	b570      	push	{r4, r5, r6, lr}
 8002c30:	460c      	mov	r4, r1
 8002c32:	4601      	mov	r1, r0
 8002c34:	4620      	mov	r0, r4
 8002c36:	4615      	mov	r5, r2
 8002c38:	461e      	mov	r6, r3
 8002c3a:	f7ff ffd4 	bl	8002be6 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8002c3e:	4633      	mov	r3, r6
 8002c40:	4601      	mov	r1, r0
 8002c42:	462a      	mov	r2, r5
 8002c44:	4620      	mov	r0, r4
 8002c46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002c4a:	f7ff bf86 	b.w	8002b5a <_ZL28read_encoded_value_with_basehjPKhPj>

08002c4e <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 8002c4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002c50:	460c      	mov	r4, r1
 8002c52:	4615      	mov	r5, r2
 8002c54:	4606      	mov	r6, r0
 8002c56:	b328      	cbz	r0, 8002ca4 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x56>
 8002c58:	f7fe fa00 	bl	800105c <_Unwind_GetRegionStart>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	4620      	mov	r0, r4
 8002c60:	602b      	str	r3, [r5, #0]
 8002c62:	f810 1b01 	ldrb.w	r1, [r0], #1
 8002c66:	29ff      	cmp	r1, #255	; 0xff
 8002c68:	d01e      	beq.n	8002ca8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x5a>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	1d2b      	adds	r3, r5, #4
 8002c6e:	4630      	mov	r0, r6
 8002c70:	f7ff ffdd 	bl	8002c2e <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8002c74:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002c78:	2bff      	cmp	r3, #255	; 0xff
 8002c7a:	752b      	strb	r3, [r5, #20]
 8002c7c:	d016      	beq.n	8002cac <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x5e>
 8002c7e:	2310      	movs	r3, #16
 8002c80:	a901      	add	r1, sp, #4
 8002c82:	752b      	strb	r3, [r5, #20]
 8002c84:	f7ff ff42 	bl	8002b0c <_ZL12read_uleb128PKhPm>
 8002c88:	9b01      	ldr	r3, [sp, #4]
 8002c8a:	4403      	add	r3, r0
 8002c8c:	60eb      	str	r3, [r5, #12]
 8002c8e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002c92:	a901      	add	r1, sp, #4
 8002c94:	756b      	strb	r3, [r5, #21]
 8002c96:	f7ff ff39 	bl	8002b0c <_ZL12read_uleb128PKhPm>
 8002c9a:	9b01      	ldr	r3, [sp, #4]
 8002c9c:	4403      	add	r3, r0
 8002c9e:	612b      	str	r3, [r5, #16]
 8002ca0:	b002      	add	sp, #8
 8002ca2:	bd70      	pop	{r4, r5, r6, pc}
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	e7da      	b.n	8002c5e <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x10>
 8002ca8:	606b      	str	r3, [r5, #4]
 8002caa:	e7e3      	b.n	8002c74 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x26>
 8002cac:	2300      	movs	r3, #0
 8002cae:	e7ed      	b.n	8002c8c <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x3e>

08002cb0 <_Unwind_GetGR>:
 8002cb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002cb2:	ab03      	add	r3, sp, #12
 8002cb4:	9300      	str	r3, [sp, #0]
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	460a      	mov	r2, r1
 8002cba:	4619      	mov	r1, r3
 8002cbc:	f7fd fc24 	bl	8000508 <_Unwind_VRS_Get>
 8002cc0:	9803      	ldr	r0, [sp, #12]
 8002cc2:	b005      	add	sp, #20
 8002cc4:	f85d fb04 	ldr.w	pc, [sp], #4

08002cc8 <__gxx_personality_v0>:
 8002cc8:	2300      	movs	r3, #0
 8002cca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cce:	b091      	sub	sp, #68	; 0x44
 8002cd0:	9305      	str	r3, [sp, #20]
 8002cd2:	f000 0303 	and.w	r3, r0, #3
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	4606      	mov	r6, r0
 8002cda:	460c      	mov	r4, r1
 8002cdc:	4617      	mov	r7, r2
 8002cde:	d00e      	beq.n	8002cfe <__gxx_personality_v0+0x36>
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d003      	beq.n	8002cec <__gxx_personality_v0+0x24>
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d13b      	bne.n	8002d60 <__gxx_personality_v0+0x98>
 8002ce8:	0701      	lsls	r1, r0, #28
 8002cea:	d53b      	bpl.n	8002d64 <__gxx_personality_v0+0x9c>
 8002cec:	4639      	mov	r1, r7
 8002cee:	4620      	mov	r0, r4
 8002cf0:	f7fe f99c 	bl	800102c <__gnu_unwind_frame>
 8002cf4:	b390      	cbz	r0, 8002d5c <__gxx_personality_v0+0x94>
 8002cf6:	2009      	movs	r0, #9
 8002cf8:	b011      	add	sp, #68	; 0x44
 8002cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cfe:	0702      	lsls	r2, r0, #28
 8002d00:	d406      	bmi.n	8002d10 <__gxx_personality_v0+0x48>
 8002d02:	6a0d      	ldr	r5, [r1, #32]
 8002d04:	4638      	mov	r0, r7
 8002d06:	210d      	movs	r1, #13
 8002d08:	f7ff ffd2 	bl	8002cb0 <_Unwind_GetGR>
 8002d0c:	4285      	cmp	r5, r0
 8002d0e:	d02b      	beq.n	8002d68 <__gxx_personality_v0+0xa0>
 8002d10:	2002      	movs	r0, #2
 8002d12:	2300      	movs	r3, #0
 8002d14:	f006 0608 	and.w	r6, r6, #8
 8002d18:	f10d 0a28 	add.w	sl, sp, #40	; 0x28
 8002d1c:	4306      	orrs	r6, r0
 8002d1e:	220c      	movs	r2, #12
 8002d20:	4619      	mov	r1, r3
 8002d22:	4638      	mov	r0, r7
 8002d24:	f8cd a000 	str.w	sl, [sp]
 8002d28:	940a      	str	r4, [sp, #40]	; 0x28
 8002d2a:	f7fd fc13 	bl	8000554 <_Unwind_VRS_Set>
 8002d2e:	2e06      	cmp	r6, #6
 8002d30:	d11c      	bne.n	8002d6c <__gxx_personality_v0+0xa4>
 8002d32:	e9d4 590a 	ldrd	r5, r9, [r4, #40]	; 0x28
 8002d36:	f8d4 8030 	ldr.w	r8, [r4, #48]	; 0x30
 8002d3a:	f1b8 0f00 	cmp.w	r8, #0
 8002d3e:	bf0c      	ite	eq
 8002d40:	f04f 0b01 	moveq.w	fp, #1
 8002d44:	f04f 0b03 	movne.w	fp, #3
 8002d48:	f016 0608 	ands.w	r6, r6, #8
 8002d4c:	f000 8107 	beq.w	8002f5e <__gxx_personality_v0+0x296>
 8002d50:	f1bb 0f01 	cmp.w	fp, #1
 8002d54:	f040 80ff 	bne.w	8002f56 <__gxx_personality_v0+0x28e>
 8002d58:	f000 f95e 	bl	8003018 <_ZSt9terminatev>
 8002d5c:	2008      	movs	r0, #8
 8002d5e:	e7cb      	b.n	8002cf8 <__gxx_personality_v0+0x30>
 8002d60:	f000 fd68 	bl	8003834 <abort>
 8002d64:	2001      	movs	r0, #1
 8002d66:	e7d4      	b.n	8002d12 <__gxx_personality_v0+0x4a>
 8002d68:	2006      	movs	r0, #6
 8002d6a:	e7d2      	b.n	8002d12 <__gxx_personality_v0+0x4a>
 8002d6c:	4638      	mov	r0, r7
 8002d6e:	f7fe f97b 	bl	8001068 <_Unwind_GetLanguageSpecificData>
 8002d72:	4681      	mov	r9, r0
 8002d74:	2800      	cmp	r0, #0
 8002d76:	d0b9      	beq.n	8002cec <__gxx_personality_v0+0x24>
 8002d78:	4652      	mov	r2, sl
 8002d7a:	4601      	mov	r1, r0
 8002d7c:	4638      	mov	r0, r7
 8002d7e:	f7ff ff66 	bl	8002c4e <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 8002d82:	4639      	mov	r1, r7
 8002d84:	4605      	mov	r5, r0
 8002d86:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8002d8a:	f7ff ff2c 	bl	8002be6 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8002d8e:	210f      	movs	r1, #15
 8002d90:	900c      	str	r0, [sp, #48]	; 0x30
 8002d92:	4638      	mov	r0, r7
 8002d94:	f7ff ff8c 	bl	8002cb0 <_Unwind_GetGR>
 8002d98:	f020 0801 	bic.w	r8, r0, #1
 8002d9c:	f108 38ff 	add.w	r8, r8, #4294967295
 8002da0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002da2:	42ab      	cmp	r3, r5
 8002da4:	f240 80bf 	bls.w	8002f26 <__gxx_personality_v0+0x25e>
 8002da8:	462a      	mov	r2, r5
 8002daa:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8002dae:	ab06      	add	r3, sp, #24
 8002db0:	2000      	movs	r0, #0
 8002db2:	f7ff ff3c 	bl	8002c2e <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8002db6:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8002dba:	4602      	mov	r2, r0
 8002dbc:	ab07      	add	r3, sp, #28
 8002dbe:	2000      	movs	r0, #0
 8002dc0:	f7ff ff35 	bl	8002c2e <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8002dc4:	ab08      	add	r3, sp, #32
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8002dcc:	2000      	movs	r0, #0
 8002dce:	f7ff ff2e 	bl	8002c2e <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8002dd2:	a909      	add	r1, sp, #36	; 0x24
 8002dd4:	f7ff fe9a 	bl	8002b0c <_ZL12read_uleb128PKhPm>
 8002dd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002dda:	9a06      	ldr	r2, [sp, #24]
 8002ddc:	4605      	mov	r5, r0
 8002dde:	4413      	add	r3, r2
 8002de0:	4543      	cmp	r3, r8
 8002de2:	d901      	bls.n	8002de8 <__gxx_personality_v0+0x120>
 8002de4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8002de6:	e7db      	b.n	8002da0 <__gxx_personality_v0+0xd8>
 8002de8:	9a07      	ldr	r2, [sp, #28]
 8002dea:	4413      	add	r3, r2
 8002dec:	4543      	cmp	r3, r8
 8002dee:	d9d7      	bls.n	8002da0 <__gxx_personality_v0+0xd8>
 8002df0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002df4:	f1b8 0f00 	cmp.w	r8, #0
 8002df8:	d001      	beq.n	8002dfe <__gxx_personality_v0+0x136>
 8002dfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002dfc:	4498      	add	r8, r3
 8002dfe:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8002e00:	b115      	cbz	r5, 8002e08 <__gxx_personality_v0+0x140>
 8002e02:	980e      	ldr	r0, [sp, #56]	; 0x38
 8002e04:	3d01      	subs	r5, #1
 8002e06:	4405      	add	r5, r0
 8002e08:	f1b8 0f00 	cmp.w	r8, #0
 8002e0c:	f43f af6e 	beq.w	8002cec <__gxx_personality_v0+0x24>
 8002e10:	2d00      	cmp	r5, #0
 8002e12:	f000 80f2 	beq.w	8002ffa <__gxx_personality_v0+0x332>
 8002e16:	f016 0308 	ands.w	r3, r6, #8
 8002e1a:	9302      	str	r3, [sp, #8]
 8002e1c:	d034      	beq.n	8002e88 <__gxx_personality_v0+0x1c0>
 8002e1e:	2347      	movs	r3, #71	; 0x47
 8002e20:	7023      	strb	r3, [r4, #0]
 8002e22:	234e      	movs	r3, #78	; 0x4e
 8002e24:	7063      	strb	r3, [r4, #1]
 8002e26:	2355      	movs	r3, #85	; 0x55
 8002e28:	70a3      	strb	r3, [r4, #2]
 8002e2a:	2343      	movs	r3, #67	; 0x43
 8002e2c:	70e3      	strb	r3, [r4, #3]
 8002e2e:	2346      	movs	r3, #70	; 0x46
 8002e30:	7123      	strb	r3, [r4, #4]
 8002e32:	234f      	movs	r3, #79	; 0x4f
 8002e34:	7163      	strb	r3, [r4, #5]
 8002e36:	2352      	movs	r3, #82	; 0x52
 8002e38:	71a3      	strb	r3, [r4, #6]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	71e3      	strb	r3, [r4, #7]
 8002e3e:	f04f 0b00 	mov.w	fp, #0
 8002e42:	a907      	add	r1, sp, #28
 8002e44:	4628      	mov	r0, r5
 8002e46:	f7ff fe70 	bl	8002b2a <_ZL12read_sleb128PKhPl>
 8002e4a:	a908      	add	r1, sp, #32
 8002e4c:	9003      	str	r0, [sp, #12]
 8002e4e:	f7ff fe6c 	bl	8002b2a <_ZL12read_sleb128PKhPl>
 8002e52:	9907      	ldr	r1, [sp, #28]
 8002e54:	2900      	cmp	r1, #0
 8002e56:	d063      	beq.n	8002f20 <__gxx_personality_v0+0x258>
 8002e58:	dd3a      	ble.n	8002ed0 <__gxx_personality_v0+0x208>
 8002e5a:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8002e5e:	28ff      	cmp	r0, #255	; 0xff
 8002e60:	d032      	beq.n	8002ec8 <__gxx_personality_v0+0x200>
 8002e62:	f000 0307 	and.w	r3, r0, #7
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	f63f af7a 	bhi.w	8002d60 <__gxx_personality_v0+0x98>
 8002e6c:	a201      	add	r2, pc, #4	; (adr r2, 8002e74 <__gxx_personality_v0+0x1ac>)
 8002e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e72:	bf00      	nop
 8002e74:	08002ecd 	.word	0x08002ecd
 8002e78:	08002d61 	.word	0x08002d61
 8002e7c:	08002e9b 	.word	0x08002e9b
 8002e80:	08002ecd 	.word	0x08002ecd
 8002e84:	08002ec5 	.word	0x08002ec5
 8002e88:	79e3      	ldrb	r3, [r4, #7]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	bf0c      	ite	eq
 8002e8e:	f854 3c20 	ldreq.w	r3, [r4, #-32]
 8002e92:	f104 0358 	addne.w	r3, r4, #88	; 0x58
 8002e96:	9305      	str	r3, [sp, #20]
 8002e98:	e7d1      	b.n	8002e3e <__gxx_personality_v0+0x176>
 8002e9a:	2502      	movs	r5, #2
 8002e9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002e9e:	ab09      	add	r3, sp, #36	; 0x24
 8002ea0:	fb05 2211 	mls	r2, r5, r1, r2
 8002ea4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002ea6:	f7ff fe58 	bl	8002b5a <_ZL28read_encoded_value_with_basehjPKhPj>
 8002eaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002eac:	b131      	cbz	r1, 8002ebc <__gxx_personality_v0+0x1f4>
 8002eae:	b35c      	cbz	r4, 8002f08 <__gxx_personality_v0+0x240>
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	4620      	mov	r0, r4
 8002eb4:	ab05      	add	r3, sp, #20
 8002eb6:	f000 fbb7 	bl	8003628 <__cxa_type_match>
 8002eba:	b328      	cbz	r0, 8002f08 <__gxx_personality_v0+0x240>
 8002ebc:	f04f 0b03 	mov.w	fp, #3
 8002ec0:	9d07      	ldr	r5, [sp, #28]
 8002ec2:	e034      	b.n	8002f2e <__gxx_personality_v0+0x266>
 8002ec4:	2508      	movs	r5, #8
 8002ec6:	e7e9      	b.n	8002e9c <__gxx_personality_v0+0x1d4>
 8002ec8:	2500      	movs	r5, #0
 8002eca:	e7e7      	b.n	8002e9c <__gxx_personality_v0+0x1d4>
 8002ecc:	2504      	movs	r5, #4
 8002ece:	e7e5      	b.n	8002e9c <__gxx_personality_v0+0x1d4>
 8002ed0:	f1c1 517f 	rsb	r1, r1, #1069547520	; 0x3fc00000
 8002ed4:	f501 117f 	add.w	r1, r1, #4177920	; 0x3fc000
 8002ed8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002eda:	f501 517f 	add.w	r1, r1, #16320	; 0x3fc0
 8002ede:	313f      	adds	r1, #63	; 0x3f
 8002ee0:	eb03 0581 	add.w	r5, r3, r1, lsl #2
 8002ee4:	b1bc      	cbz	r4, 8002f16 <__gxx_personality_v0+0x24e>
 8002ee6:	9a02      	ldr	r2, [sp, #8]
 8002ee8:	b9aa      	cbnz	r2, 8002f16 <__gxx_personality_v0+0x24e>
 8002eea:	9b05      	ldr	r3, [sp, #20]
 8002eec:	3d04      	subs	r5, #4
 8002eee:	9309      	str	r3, [sp, #36]	; 0x24
 8002ef0:	f855 1f04 	ldr.w	r1, [r5, #4]!
 8002ef4:	2900      	cmp	r1, #0
 8002ef6:	d0e1      	beq.n	8002ebc <__gxx_personality_v0+0x1f4>
 8002ef8:	2200      	movs	r2, #0
 8002efa:	4620      	mov	r0, r4
 8002efc:	ab09      	add	r3, sp, #36	; 0x24
 8002efe:	4429      	add	r1, r5
 8002f00:	f000 fb92 	bl	8003628 <__cxa_type_match>
 8002f04:	2800      	cmp	r0, #0
 8002f06:	d0f3      	beq.n	8002ef0 <__gxx_personality_v0+0x228>
 8002f08:	9d08      	ldr	r5, [sp, #32]
 8002f0a:	2d00      	cmp	r5, #0
 8002f0c:	d071      	beq.n	8002ff2 <__gxx_personality_v0+0x32a>
 8002f0e:	9b03      	ldr	r3, [sp, #12]
 8002f10:	442b      	add	r3, r5
 8002f12:	461d      	mov	r5, r3
 8002f14:	e795      	b.n	8002e42 <__gxx_personality_v0+0x17a>
 8002f16:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1f4      	bne.n	8002f08 <__gxx_personality_v0+0x240>
 8002f1e:	e7cd      	b.n	8002ebc <__gxx_personality_v0+0x1f4>
 8002f20:	f04f 0b01 	mov.w	fp, #1
 8002f24:	e7f0      	b.n	8002f08 <__gxx_personality_v0+0x240>
 8002f26:	2500      	movs	r5, #0
 8002f28:	f04f 0b01 	mov.w	fp, #1
 8002f2c:	46a8      	mov	r8, r5
 8002f2e:	07f3      	lsls	r3, r6, #31
 8002f30:	f57f af0a 	bpl.w	8002d48 <__gxx_personality_v0+0x80>
 8002f34:	f1bb 0f02 	cmp.w	fp, #2
 8002f38:	f43f aed8 	beq.w	8002cec <__gxx_personality_v0+0x24>
 8002f3c:	210d      	movs	r1, #13
 8002f3e:	4638      	mov	r0, r7
 8002f40:	9e05      	ldr	r6, [sp, #20]
 8002f42:	f7ff feb5 	bl	8002cb0 <_Unwind_GetGR>
 8002f46:	e9c4 590a 	strd	r5, r9, [r4, #40]	; 0x28
 8002f4a:	e9c4 0608 	strd	r0, r6, [r4, #32]
 8002f4e:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
 8002f52:	2006      	movs	r0, #6
 8002f54:	e6d0      	b.n	8002cf8 <__gxx_personality_v0+0x30>
 8002f56:	2d00      	cmp	r5, #0
 8002f58:	da22      	bge.n	8002fa0 <__gxx_personality_v0+0x2d8>
 8002f5a:	f000 f86f 	bl	800303c <_ZSt10unexpectedv>
 8002f5e:	f1bb 0f01 	cmp.w	fp, #1
 8002f62:	d102      	bne.n	8002f6a <__gxx_personality_v0+0x2a2>
 8002f64:	4620      	mov	r0, r4
 8002f66:	f000 fbf7 	bl	8003758 <__cxa_call_terminate>
 8002f6a:	2d00      	cmp	r5, #0
 8002f6c:	da18      	bge.n	8002fa0 <__gxx_personality_v0+0x2d8>
 8002f6e:	4652      	mov	r2, sl
 8002f70:	4649      	mov	r1, r9
 8002f72:	4638      	mov	r0, r7
 8002f74:	f7ff fe6b 	bl	8002c4e <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 8002f78:	4639      	mov	r1, r7
 8002f7a:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8002f7e:	f7ff fe32 	bl	8002be6 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8002f82:	43eb      	mvns	r3, r5
 8002f84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002f86:	900c      	str	r0, [sp, #48]	; 0x30
 8002f88:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002f8c:	f853 2026 	ldr.w	r2, [r3, r6, lsl #2]
 8002f90:	b10a      	cbz	r2, 8002f96 <__gxx_personality_v0+0x2ce>
 8002f92:	3601      	adds	r6, #1
 8002f94:	e7fa      	b.n	8002f8c <__gxx_personality_v0+0x2c4>
 8002f96:	2204      	movs	r2, #4
 8002f98:	e9c4 600a 	strd	r6, r0, [r4, #40]	; 0x28
 8002f9c:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	ae09      	add	r6, sp, #36	; 0x24
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4638      	mov	r0, r7
 8002faa:	9600      	str	r6, [sp, #0]
 8002fac:	9409      	str	r4, [sp, #36]	; 0x24
 8002fae:	f7fd fad1 	bl	8000554 <_Unwind_VRS_Set>
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	4638      	mov	r0, r7
 8002fba:	9600      	str	r6, [sp, #0]
 8002fbc:	9509      	str	r5, [sp, #36]	; 0x24
 8002fbe:	f7fd fac9 	bl	8000554 <_Unwind_VRS_Set>
 8002fc2:	210f      	movs	r1, #15
 8002fc4:	4638      	mov	r0, r7
 8002fc6:	f7ff fe73 	bl	8002cb0 <_Unwind_GetGR>
 8002fca:	2300      	movs	r3, #0
 8002fcc:	f000 0001 	and.w	r0, r0, #1
 8002fd0:	ea40 0008 	orr.w	r0, r0, r8
 8002fd4:	9009      	str	r0, [sp, #36]	; 0x24
 8002fd6:	220f      	movs	r2, #15
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4638      	mov	r0, r7
 8002fdc:	9600      	str	r6, [sp, #0]
 8002fde:	f7fd fab9 	bl	8000554 <_Unwind_VRS_Set>
 8002fe2:	f1bb 0f02 	cmp.w	fp, #2
 8002fe6:	d102      	bne.n	8002fee <__gxx_personality_v0+0x326>
 8002fe8:	4620      	mov	r0, r4
 8002fea:	f000 fb7b 	bl	80036e4 <__cxa_begin_cleanup>
 8002fee:	2007      	movs	r0, #7
 8002ff0:	e682      	b.n	8002cf8 <__gxx_personality_v0+0x30>
 8002ff2:	f1bb 0f00 	cmp.w	fp, #0
 8002ff6:	f43f ae79 	beq.w	8002cec <__gxx_personality_v0+0x24>
 8002ffa:	f04f 0b02 	mov.w	fp, #2
 8002ffe:	e796      	b.n	8002f2e <__gxx_personality_v0+0x266>

08003000 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8003000:	b508      	push	{r3, lr}
 8003002:	4780      	blx	r0
 8003004:	f000 fc16 	bl	8003834 <abort>

08003008 <_ZSt13get_terminatev>:
 8003008:	4b02      	ldr	r3, [pc, #8]	; (8003014 <_ZSt13get_terminatev+0xc>)
 800300a:	6818      	ldr	r0, [r3, #0]
 800300c:	f3bf 8f5b 	dmb	ish
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	20000010 	.word	0x20000010

08003018 <_ZSt9terminatev>:
 8003018:	b508      	push	{r3, lr}
 800301a:	f7ff fff5 	bl	8003008 <_ZSt13get_terminatev>
 800301e:	f7ff ffef 	bl	8003000 <_ZN10__cxxabiv111__terminateEPFvvE>

08003022 <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 8003022:	b508      	push	{r3, lr}
 8003024:	4780      	blx	r0
 8003026:	f7ff fff7 	bl	8003018 <_ZSt9terminatev>
	...

0800302c <_ZSt14get_unexpectedv>:
 800302c:	4b02      	ldr	r3, [pc, #8]	; (8003038 <_ZSt14get_unexpectedv+0xc>)
 800302e:	6818      	ldr	r0, [r3, #0]
 8003030:	f3bf 8f5b 	dmb	ish
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	2000000c 	.word	0x2000000c

0800303c <_ZSt10unexpectedv>:
 800303c:	b508      	push	{r3, lr}
 800303e:	f7ff fff5 	bl	800302c <_ZSt14get_unexpectedv>
 8003042:	f7ff ffee 	bl	8003022 <_ZN10__cxxabiv112__unexpectedEPFvvE>
	...

08003048 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 8003048:	b510      	push	{r4, lr}
 800304a:	4604      	mov	r4, r0
 800304c:	4b02      	ldr	r3, [pc, #8]	; (8003058 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 800304e:	6003      	str	r3, [r0, #0]
 8003050:	f7ff fd06 	bl	8002a60 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8003054:	4620      	mov	r0, r4
 8003056:	bd10      	pop	{r4, pc}
 8003058:	08003d2c 	.word	0x08003d2c

0800305c <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 800305c:	b510      	push	{r4, lr}
 800305e:	4604      	mov	r4, r0
 8003060:	f7ff fff2 	bl	8003048 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 8003064:	4620      	mov	r0, r4
 8003066:	210c      	movs	r1, #12
 8003068:	f7ff fd4e 	bl	8002b08 <_ZdlPvj>
 800306c:	4620      	mov	r0, r4
 800306e:	bd10      	pop	{r4, pc}

08003070 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8003070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003074:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8003078:	4606      	mov	r6, r0
 800307a:	4590      	cmp	r8, r2
 800307c:	460f      	mov	r7, r1
 800307e:	4615      	mov	r5, r2
 8003080:	461c      	mov	r4, r3
 8003082:	d00b      	beq.n	800309c <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x2c>
 8003084:	68b0      	ldr	r0, [r6, #8]
 8003086:	462a      	mov	r2, r5
 8003088:	6803      	ldr	r3, [r0, #0]
 800308a:	f8cd 8018 	str.w	r8, [sp, #24]
 800308e:	6a1e      	ldr	r6, [r3, #32]
 8003090:	4639      	mov	r1, r7
 8003092:	4623      	mov	r3, r4
 8003094:	46b4      	mov	ip, r6
 8003096:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800309a:	4760      	bx	ip
 800309c:	4619      	mov	r1, r3
 800309e:	f000 f857 	bl	8003150 <_ZNKSt9type_infoeqERKS_>
 80030a2:	2800      	cmp	r0, #0
 80030a4:	d0ee      	beq.n	8003084 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x14>
 80030a6:	2006      	movs	r0, #6
 80030a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080030ac <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 80030ac:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030b0:	460d      	mov	r5, r1
 80030b2:	e9dd 4b0a 	ldrd	r4, fp, [sp, #40]	; 0x28
 80030b6:	e9dd a60c 	ldrd	sl, r6, [sp, #48]	; 0x30
 80030ba:	4619      	mov	r1, r3
 80030bc:	4681      	mov	r9, r0
 80030be:	4617      	mov	r7, r2
 80030c0:	4698      	mov	r8, r3
 80030c2:	f000 f845 	bl	8003150 <_ZNKSt9type_infoeqERKS_>
 80030c6:	b190      	cbz	r0, 80030ee <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x42>
 80030c8:	2d00      	cmp	r5, #0
 80030ca:	6034      	str	r4, [r6, #0]
 80030cc:	7137      	strb	r7, [r6, #4]
 80030ce:	db09      	blt.n	80030e4 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x38>
 80030d0:	442c      	add	r4, r5
 80030d2:	45a2      	cmp	sl, r4
 80030d4:	bf0c      	ite	eq
 80030d6:	2406      	moveq	r4, #6
 80030d8:	2401      	movne	r4, #1
 80030da:	71b4      	strb	r4, [r6, #6]
 80030dc:	2000      	movs	r0, #0
 80030de:	b001      	add	sp, #4
 80030e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030e4:	3502      	adds	r5, #2
 80030e6:	d1f9      	bne.n	80030dc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 80030e8:	2301      	movs	r3, #1
 80030ea:	71b3      	strb	r3, [r6, #6]
 80030ec:	e7f6      	b.n	80030dc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 80030ee:	4554      	cmp	r4, sl
 80030f0:	d106      	bne.n	8003100 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 80030f2:	4659      	mov	r1, fp
 80030f4:	4648      	mov	r0, r9
 80030f6:	f000 f82b 	bl	8003150 <_ZNKSt9type_infoeqERKS_>
 80030fa:	b108      	cbz	r0, 8003100 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 80030fc:	7177      	strb	r7, [r6, #5]
 80030fe:	e7ed      	b.n	80030dc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8003100:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8003104:	463a      	mov	r2, r7
 8003106:	6803      	ldr	r3, [r0, #0]
 8003108:	e9cd a60c 	strd	sl, r6, [sp, #48]	; 0x30
 800310c:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	; 0x28
 8003110:	69dc      	ldr	r4, [r3, #28]
 8003112:	4629      	mov	r1, r5
 8003114:	4643      	mov	r3, r8
 8003116:	46a4      	mov	ip, r4
 8003118:	b001      	add	sp, #4
 800311a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800311e:	4760      	bx	ip

08003120 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8003120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003124:	4607      	mov	r7, r0
 8003126:	460c      	mov	r4, r1
 8003128:	4615      	mov	r5, r2
 800312a:	461e      	mov	r6, r3
 800312c:	f7ff fccb 	bl	8002ac6 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8003130:	b948      	cbnz	r0, 8003146 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 8003132:	68b8      	ldr	r0, [r7, #8]
 8003134:	462a      	mov	r2, r5
 8003136:	6803      	ldr	r3, [r0, #0]
 8003138:	4621      	mov	r1, r4
 800313a:	699f      	ldr	r7, [r3, #24]
 800313c:	4633      	mov	r3, r6
 800313e:	46bc      	mov	ip, r7
 8003140:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003144:	4760      	bx	ip
 8003146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800314a <_ZNSt9type_infoD1Ev>:
 800314a:	4770      	bx	lr

0800314c <_ZNKSt9type_info14__is_pointer_pEv>:
 800314c:	2000      	movs	r0, #0
 800314e:	4770      	bx	lr

08003150 <_ZNKSt9type_infoeqERKS_>:
 8003150:	4281      	cmp	r1, r0
 8003152:	b508      	push	{r3, lr}
 8003154:	d00e      	beq.n	8003174 <_ZNKSt9type_infoeqERKS_+0x24>
 8003156:	6840      	ldr	r0, [r0, #4]
 8003158:	7803      	ldrb	r3, [r0, #0]
 800315a:	2b2a      	cmp	r3, #42	; 0x2a
 800315c:	d00c      	beq.n	8003178 <_ZNKSt9type_infoeqERKS_+0x28>
 800315e:	6849      	ldr	r1, [r1, #4]
 8003160:	780b      	ldrb	r3, [r1, #0]
 8003162:	2b2a      	cmp	r3, #42	; 0x2a
 8003164:	bf08      	it	eq
 8003166:	3101      	addeq	r1, #1
 8003168:	f7fc fff0 	bl	800014c <strcmp>
 800316c:	fab0 f080 	clz	r0, r0
 8003170:	0940      	lsrs	r0, r0, #5
 8003172:	bd08      	pop	{r3, pc}
 8003174:	2001      	movs	r0, #1
 8003176:	e7fc      	b.n	8003172 <_ZNKSt9type_infoeqERKS_+0x22>
 8003178:	2000      	movs	r0, #0
 800317a:	e7fa      	b.n	8003172 <_ZNKSt9type_infoeqERKS_+0x22>

0800317c <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev>:
 800317c:	b510      	push	{r4, lr}
 800317e:	4604      	mov	r4, r0
 8003180:	4b02      	ldr	r3, [pc, #8]	; (800318c <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev+0x10>)
 8003182:	6003      	str	r3, [r0, #0]
 8003184:	f7ff fc6c 	bl	8002a60 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8003188:	4620      	mov	r0, r4
 800318a:	bd10      	pop	{r4, pc}
 800318c:	08003da4 	.word	0x08003da4

08003190 <_ZN10__cxxabiv121__vmi_class_type_infoD0Ev>:
 8003190:	b510      	push	{r4, lr}
 8003192:	4604      	mov	r4, r0
 8003194:	f7ff fff2 	bl	800317c <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev>
 8003198:	4620      	mov	r0, r4
 800319a:	2118      	movs	r1, #24
 800319c:	f7ff fcb4 	bl	8002b08 <_ZdlPvj>
 80031a0:	4620      	mov	r0, r4
 80031a2:	bd10      	pop	{r4, pc}

080031a4 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 80031a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031a8:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 80031ac:	4604      	mov	r4, r0
 80031ae:	454a      	cmp	r2, r9
 80031b0:	460f      	mov	r7, r1
 80031b2:	4616      	mov	r6, r2
 80031b4:	469a      	mov	sl, r3
 80031b6:	d024      	beq.n	8003202 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x5e>
 80031b8:	f8d4 800c 	ldr.w	r8, [r4, #12]
 80031bc:	eb04 04c8 	add.w	r4, r4, r8, lsl #3
 80031c0:	f1b8 0f00 	cmp.w	r8, #0
 80031c4:	d028      	beq.n	8003218 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x74>
 80031c6:	68e5      	ldr	r5, [r4, #12]
 80031c8:	07aa      	lsls	r2, r5, #30
 80031ca:	d521      	bpl.n	8003210 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 80031cc:	122a      	asrs	r2, r5, #8
 80031ce:	f015 0501 	ands.w	r5, r5, #1
 80031d2:	d003      	beq.n	80031dc <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x38>
 80031d4:	1cfb      	adds	r3, r7, #3
 80031d6:	d01b      	beq.n	8003210 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 80031d8:	6833      	ldr	r3, [r6, #0]
 80031da:	589a      	ldr	r2, [r3, r2]
 80031dc:	68a0      	ldr	r0, [r4, #8]
 80031de:	4639      	mov	r1, r7
 80031e0:	6803      	ldr	r3, [r0, #0]
 80031e2:	f8cd 9000 	str.w	r9, [sp]
 80031e6:	f8d3 b020 	ldr.w	fp, [r3, #32]
 80031ea:	4432      	add	r2, r6
 80031ec:	4653      	mov	r3, sl
 80031ee:	47d8      	blx	fp
 80031f0:	2803      	cmp	r0, #3
 80031f2:	d90d      	bls.n	8003210 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 80031f4:	b115      	cbz	r5, 80031fc <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>
 80031f6:	f040 0001 	orr.w	r0, r0, #1
 80031fa:	b2c0      	uxtb	r0, r0
 80031fc:	b003      	add	sp, #12
 80031fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003202:	4619      	mov	r1, r3
 8003204:	f7ff ffa4 	bl	8003150 <_ZNKSt9type_infoeqERKS_>
 8003208:	2800      	cmp	r0, #0
 800320a:	d0d5      	beq.n	80031b8 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x14>
 800320c:	2006      	movs	r0, #6
 800320e:	e7f5      	b.n	80031fc <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>
 8003210:	f108 38ff 	add.w	r8, r8, #4294967295
 8003214:	3c08      	subs	r4, #8
 8003216:	e7d3      	b.n	80031c0 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1c>
 8003218:	2001      	movs	r0, #1
 800321a:	e7ef      	b.n	80031fc <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>

0800321c <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>:
 800321c:	b4f0      	push	{r4, r5, r6, r7}
 800321e:	1e0d      	subs	r5, r1, #0
 8003220:	9c04      	ldr	r4, [sp, #16]
 8003222:	db06      	blt.n	8003232 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x16>
 8003224:	1950      	adds	r0, r2, r5
 8003226:	4284      	cmp	r4, r0
 8003228:	bf14      	ite	ne
 800322a:	2001      	movne	r0, #1
 800322c:	2006      	moveq	r0, #6
 800322e:	bcf0      	pop	{r4, r5, r6, r7}
 8003230:	4770      	bx	lr
 8003232:	3502      	adds	r5, #2
 8003234:	d005      	beq.n	8003242 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x26>
 8003236:	6805      	ldr	r5, [r0, #0]
 8003238:	9404      	str	r4, [sp, #16]
 800323a:	6a2c      	ldr	r4, [r5, #32]
 800323c:	46a4      	mov	ip, r4
 800323e:	bcf0      	pop	{r4, r5, r6, r7}
 8003240:	4760      	bx	ip
 8003242:	2001      	movs	r0, #1
 8003244:	e7f3      	b.n	800322e <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x12>

08003246 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8003246:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800324a:	b091      	sub	sp, #68	; 0x44
 800324c:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 800324e:	469a      	mov	sl, r3
 8003250:	68a3      	ldr	r3, [r4, #8]
 8003252:	4688      	mov	r8, r1
 8003254:	06d9      	lsls	r1, r3, #27
 8003256:	bf48      	it	mi
 8003258:	6883      	ldrmi	r3, [r0, #8]
 800325a:	9206      	str	r2, [sp, #24]
 800325c:	bf48      	it	mi
 800325e:	60a3      	strmi	r3, [r4, #8]
 8003260:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8003262:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8003264:	4681      	mov	r9, r0
 8003266:	4293      	cmp	r3, r2
 8003268:	d107      	bne.n	800327a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 800326a:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800326c:	f7ff ff70 	bl	8003150 <_ZNKSt9type_infoeqERKS_>
 8003270:	b118      	cbz	r0, 800327a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 8003272:	9b06      	ldr	r3, [sp, #24]
 8003274:	7163      	strb	r3, [r4, #5]
 8003276:	2700      	movs	r7, #0
 8003278:	e085      	b.n	8003386 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x140>
 800327a:	4651      	mov	r1, sl
 800327c:	4648      	mov	r0, r9
 800327e:	f7ff ff67 	bl	8003150 <_ZNKSt9type_infoeqERKS_>
 8003282:	b1c0      	cbz	r0, 80032b6 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x70>
 8003284:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8003286:	f1b8 0f00 	cmp.w	r8, #0
 800328a:	6023      	str	r3, [r4, #0]
 800328c:	9b06      	ldr	r3, [sp, #24]
 800328e:	7123      	strb	r3, [r4, #4]
 8003290:	db0b      	blt.n	80032aa <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x64>
 8003292:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8003294:	4498      	add	r8, r3
 8003296:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8003298:	4543      	cmp	r3, r8
 800329a:	bf0c      	ite	eq
 800329c:	f04f 0806 	moveq.w	r8, #6
 80032a0:	f04f 0801 	movne.w	r8, #1
 80032a4:	f884 8006 	strb.w	r8, [r4, #6]
 80032a8:	e7e5      	b.n	8003276 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 80032aa:	f118 0f02 	cmn.w	r8, #2
 80032ae:	d1e2      	bne.n	8003276 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 80032b0:	2301      	movs	r3, #1
 80032b2:	71a3      	strb	r3, [r4, #6]
 80032b4:	e7df      	b.n	8003276 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 80032b6:	f1b8 0f00 	cmp.w	r8, #0
 80032ba:	bfa8      	it	ge
 80032bc:	9b1c      	ldrge	r3, [sp, #112]	; 0x70
 80032be:	f04f 0700 	mov.w	r7, #0
 80032c2:	bfa4      	itt	ge
 80032c4:	eba3 0308 	subge.w	r3, r3, r8
 80032c8:	9307      	strge	r3, [sp, #28]
 80032ca:	f04f 0302 	mov.w	r3, #2
 80032ce:	e9cd 7309 	strd	r7, r3, [sp, #36]	; 0x24
 80032d2:	f04f 0301 	mov.w	r3, #1
 80032d6:	9308      	str	r3, [sp, #32]
 80032d8:	9b06      	ldr	r3, [sp, #24]
 80032da:	bfb8      	it	lt
 80032dc:	9007      	strlt	r0, [sp, #28]
 80032de:	f043 0301 	orr.w	r3, r3, #1
 80032e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80032e4:	f8d9 b00c 	ldr.w	fp, [r9, #12]
 80032e8:	eb09 03cb 	add.w	r3, r9, fp, lsl #3
 80032ec:	9305      	str	r3, [sp, #20]
 80032ee:	f1bb 0f00 	cmp.w	fp, #0
 80032f2:	f000 80d5 	beq.w	80034a0 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x25a>
 80032f6:	2300      	movs	r3, #0
 80032f8:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 80032fc:	9b05      	ldr	r3, [sp, #20]
 80032fe:	68a5      	ldr	r5, [r4, #8]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	950f      	str	r5, [sp, #60]	; 0x3c
 8003304:	07da      	lsls	r2, r3, #31
 8003306:	bf48      	it	mi
 8003308:	981a      	ldrmi	r0, [sp, #104]	; 0x68
 800330a:	ea4f 2123 	mov.w	r1, r3, asr #8
 800330e:	bf42      	ittt	mi
 8003310:	6800      	ldrmi	r0, [r0, #0]
 8003312:	9a0b      	ldrmi	r2, [sp, #44]	; 0x2c
 8003314:	5841      	ldrmi	r1, [r0, r1]
 8003316:	981a      	ldr	r0, [sp, #104]	; 0x68
 8003318:	bf58      	it	pl
 800331a:	9a06      	ldrpl	r2, [sp, #24]
 800331c:	4401      	add	r1, r0
 800331e:	9807      	ldr	r0, [sp, #28]
 8003320:	b138      	cbz	r0, 8003332 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0xec>
 8003322:	4288      	cmp	r0, r1
 8003324:	bf2c      	ite	cs
 8003326:	2000      	movcs	r0, #0
 8003328:	2001      	movcc	r0, #1
 800332a:	9e08      	ldr	r6, [sp, #32]
 800332c:	42b0      	cmp	r0, r6
 800332e:	f000 80b3 	beq.w	8003498 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x252>
 8003332:	079b      	lsls	r3, r3, #30
 8003334:	d407      	bmi.n	8003346 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x100>
 8003336:	f118 0f02 	cmn.w	r8, #2
 800333a:	d102      	bne.n	8003342 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0xfc>
 800333c:	07ae      	lsls	r6, r5, #30
 800333e:	f000 80ad 	beq.w	800349c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x256>
 8003342:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
 8003346:	9b05      	ldr	r3, [sp, #20]
 8003348:	ad0d      	add	r5, sp, #52	; 0x34
 800334a:	6898      	ldr	r0, [r3, #8]
 800334c:	6803      	ldr	r3, [r0, #0]
 800334e:	9503      	str	r5, [sp, #12]
 8003350:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8003352:	9502      	str	r5, [sp, #8]
 8003354:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8003356:	e9cd 1500 	strd	r1, r5, [sp]
 800335a:	4641      	mov	r1, r8
 800335c:	69dd      	ldr	r5, [r3, #28]
 800335e:	4653      	mov	r3, sl
 8003360:	47a8      	blx	r5
 8003362:	7963      	ldrb	r3, [r4, #5]
 8003364:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 8003368:	f89d 503a 	ldrb.w	r5, [sp, #58]	; 0x3a
 800336c:	4313      	orrs	r3, r2
 800336e:	2d06      	cmp	r5, #6
 8003370:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003372:	7163      	strb	r3, [r4, #5]
 8003374:	d001      	beq.n	800337a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x134>
 8003376:	2d02      	cmp	r5, #2
 8003378:	d109      	bne.n	800338e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x148>
 800337a:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 800337e:	6021      	str	r1, [r4, #0]
 8003380:	7123      	strb	r3, [r4, #4]
 8003382:	71a5      	strb	r5, [r4, #6]
 8003384:	4607      	mov	r7, r0
 8003386:	4638      	mov	r0, r7
 8003388:	b011      	add	sp, #68	; 0x44
 800338a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800338e:	6822      	ldr	r2, [r4, #0]
 8003390:	b9a7      	cbnz	r7, 80033bc <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x176>
 8003392:	b9aa      	cbnz	r2, 80033c0 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x17a>
 8003394:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8003398:	6021      	str	r1, [r4, #0]
 800339a:	7122      	strb	r2, [r4, #4]
 800339c:	b121      	cbz	r1, 80033a8 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x162>
 800339e:	b11b      	cbz	r3, 80033a8 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x162>
 80033a0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80033a4:	07dd      	lsls	r5, r3, #31
 80033a6:	d5ed      	bpl.n	8003384 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x13e>
 80033a8:	7963      	ldrb	r3, [r4, #5]
 80033aa:	2b04      	cmp	r3, #4
 80033ac:	d0ea      	beq.n	8003384 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x13e>
 80033ae:	9b05      	ldr	r3, [sp, #20]
 80033b0:	4607      	mov	r7, r0
 80033b2:	3b08      	subs	r3, #8
 80033b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80033b8:	9305      	str	r3, [sp, #20]
 80033ba:	e798      	b.n	80032ee <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0xa8>
 80033bc:	2a00      	cmp	r2, #0
 80033be:	d037      	beq.n	8003430 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1ea>
 80033c0:	4291      	cmp	r1, r2
 80033c2:	d106      	bne.n	80033d2 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x18c>
 80033c4:	7923      	ldrb	r3, [r4, #4]
 80033c6:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 80033ca:	4313      	orrs	r3, r2
 80033cc:	7123      	strb	r3, [r4, #4]
 80033ce:	4638      	mov	r0, r7
 80033d0:	e7ea      	b.n	80033a8 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x162>
 80033d2:	b909      	cbnz	r1, 80033d8 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x192>
 80033d4:	2800      	cmp	r0, #0
 80033d6:	d0fa      	beq.n	80033ce <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x188>
 80033d8:	2b03      	cmp	r3, #3
 80033da:	79a6      	ldrb	r6, [r4, #6]
 80033dc:	d904      	bls.n	80033e8 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1a2>
 80033de:	07d9      	lsls	r1, r3, #31
 80033e0:	d529      	bpl.n	8003436 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1f0>
 80033e2:	68a3      	ldr	r3, [r4, #8]
 80033e4:	079b      	lsls	r3, r3, #30
 80033e6:	d526      	bpl.n	8003436 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1f0>
 80033e8:	b97e      	cbnz	r6, 800340a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1c4>
 80033ea:	2d03      	cmp	r5, #3
 80033ec:	d905      	bls.n	80033fa <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1b4>
 80033ee:	07ee      	lsls	r6, r5, #31
 80033f0:	d541      	bpl.n	8003476 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x230>
 80033f2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80033f6:	0798      	lsls	r0, r3, #30
 80033f8:	d53d      	bpl.n	8003476 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x230>
 80033fa:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80033fc:	4641      	mov	r1, r8
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	4650      	mov	r0, sl
 8003402:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003404:	f7ff ff0a 	bl	800321c <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>
 8003408:	4606      	mov	r6, r0
 800340a:	b9e5      	cbnz	r5, 8003446 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x200>
 800340c:	2e03      	cmp	r6, #3
 800340e:	d905      	bls.n	800341c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1d6>
 8003410:	07f1      	lsls	r1, r6, #31
 8003412:	d532      	bpl.n	800347a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x234>
 8003414:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8003418:	079a      	lsls	r2, r3, #30
 800341a:	d52e      	bpl.n	800347a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x234>
 800341c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800341e:	4641      	mov	r1, r8
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	4650      	mov	r0, sl
 8003424:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003426:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003428:	f7ff fef8 	bl	800321c <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>
 800342c:	4605      	mov	r5, r0
 800342e:	e00a      	b.n	8003446 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x200>
 8003430:	2900      	cmp	r1, #0
 8003432:	d1d1      	bne.n	80033d8 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x192>
 8003434:	e7cb      	b.n	80033ce <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x188>
 8003436:	2e01      	cmp	r6, #1
 8003438:	bf38      	it	cc
 800343a:	2601      	movcc	r6, #1
 800343c:	2d01      	cmp	r5, #1
 800343e:	bf38      	it	cc
 8003440:	2501      	movcc	r5, #1
 8003442:	b2f6      	uxtb	r6, r6
 8003444:	b2ed      	uxtb	r5, r5
 8003446:	ea85 0306 	eor.w	r3, r5, r6
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b03      	cmp	r3, #3
 800344e:	d916      	bls.n	800347e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x238>
 8003450:	2d03      	cmp	r5, #3
 8003452:	bf81      	itttt	hi
 8003454:	462e      	movhi	r6, r5
 8003456:	9b0d      	ldrhi	r3, [sp, #52]	; 0x34
 8003458:	2000      	movhi	r0, #0
 800345a:	6023      	strhi	r3, [r4, #0]
 800345c:	bf8a      	itet	hi
 800345e:	f89d 3038 	ldrbhi.w	r3, [sp, #56]	; 0x38
 8003462:	4638      	movls	r0, r7
 8003464:	7123      	strbhi	r3, [r4, #4]
 8003466:	07b3      	lsls	r3, r6, #30
 8003468:	71a6      	strb	r6, [r4, #6]
 800346a:	d402      	bmi.n	8003472 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x22c>
 800346c:	f016 0601 	ands.w	r6, r6, #1
 8003470:	d19a      	bne.n	80033a8 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x162>
 8003472:	2000      	movs	r0, #0
 8003474:	e786      	b.n	8003384 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x13e>
 8003476:	2601      	movs	r6, #1
 8003478:	e7e5      	b.n	8003446 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x200>
 800347a:	2501      	movs	r5, #1
 800347c:	e7e3      	b.n	8003446 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x200>
 800347e:	2300      	movs	r3, #0
 8003480:	4035      	ands	r5, r6
 8003482:	b2ed      	uxtb	r5, r5
 8003484:	2d03      	cmp	r5, #3
 8003486:	6023      	str	r3, [r4, #0]
 8003488:	d903      	bls.n	8003492 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x24c>
 800348a:	2302      	movs	r3, #2
 800348c:	2001      	movs	r0, #1
 800348e:	71a3      	strb	r3, [r4, #6]
 8003490:	e778      	b.n	8003384 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x13e>
 8003492:	2001      	movs	r0, #1
 8003494:	71a0      	strb	r0, [r4, #6]
 8003496:	e787      	b.n	80033a8 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x162>
 8003498:	2301      	movs	r3, #1
 800349a:	9309      	str	r3, [sp, #36]	; 0x24
 800349c:	4638      	mov	r0, r7
 800349e:	e786      	b.n	80033ae <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x168>
 80034a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f43f af6f 	beq.w	8003386 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x140>
 80034a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	f43f af6b 	beq.w	8003386 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x140>
 80034b0:	2301      	movs	r3, #1
 80034b2:	f8cd b020 	str.w	fp, [sp, #32]
 80034b6:	930a      	str	r3, [sp, #40]	; 0x28
 80034b8:	e714      	b.n	80032e4 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x9e>

080034ba <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 80034ba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034be:	b089      	sub	sp, #36	; 0x24
 80034c0:	4606      	mov	r6, r0
 80034c2:	4617      	mov	r7, r2
 80034c4:	461c      	mov	r4, r3
 80034c6:	9102      	str	r1, [sp, #8]
 80034c8:	f7ff fafd 	bl	8002ac6 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 80034cc:	4605      	mov	r5, r0
 80034ce:	2800      	cmp	r0, #0
 80034d0:	d15f      	bne.n	8003592 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd8>
 80034d2:	f8d4 9008 	ldr.w	r9, [r4, #8]
 80034d6:	f8d6 a00c 	ldr.w	sl, [r6, #12]
 80034da:	f019 0f10 	tst.w	r9, #16
 80034de:	bf18      	it	ne
 80034e0:	f8d6 9008 	ldrne.w	r9, [r6, #8]
 80034e4:	eb06 08ca 	add.w	r8, r6, sl, lsl #3
 80034e8:	f009 0301 	and.w	r3, r9, #1
 80034ec:	9303      	str	r3, [sp, #12]
 80034ee:	f10d 0b10 	add.w	fp, sp, #16
 80034f2:	f1ba 0f00 	cmp.w	sl, #0
 80034f6:	d072      	beq.n	80035de <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x124>
 80034f8:	2300      	movs	r3, #0
 80034fa:	9304      	str	r3, [sp, #16]
 80034fc:	f88d 3014 	strb.w	r3, [sp, #20]
 8003500:	2300      	movs	r3, #0
 8003502:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8003506:	9307      	str	r3, [sp, #28]
 8003508:	f002 0301 	and.w	r3, r2, #1
 800350c:	9300      	str	r3, [sp, #0]
 800350e:	f002 0302 	and.w	r3, r2, #2
 8003512:	9301      	str	r3, [sp, #4]
 8003514:	9b03      	ldr	r3, [sp, #12]
 8003516:	f002 0102 	and.w	r1, r2, #2
 800351a:	430b      	orrs	r3, r1
 800351c:	f8cd 9018 	str.w	r9, [sp, #24]
 8003520:	d104      	bne.n	800352c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x72>
 8003522:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003526:	f1a8 0808 	sub.w	r8, r8, #8
 800352a:	e7e2      	b.n	80034f2 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x38>
 800352c:	2f00      	cmp	r7, #0
 800352e:	d034      	beq.n	800359a <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xe0>
 8003530:	9b00      	ldr	r3, [sp, #0]
 8003532:	1212      	asrs	r2, r2, #8
 8003534:	b10b      	cbz	r3, 800353a <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x80>
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	589a      	ldr	r2, [r3, r2]
 800353a:	443a      	add	r2, r7
 800353c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8003540:	9902      	ldr	r1, [sp, #8]
 8003542:	6803      	ldr	r3, [r0, #0]
 8003544:	699d      	ldr	r5, [r3, #24]
 8003546:	465b      	mov	r3, fp
 8003548:	47a8      	blx	r5
 800354a:	4605      	mov	r5, r0
 800354c:	2800      	cmp	r0, #0
 800354e:	d0e8      	beq.n	8003522 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x68>
 8003550:	9b07      	ldr	r3, [sp, #28]
 8003552:	2b08      	cmp	r3, #8
 8003554:	d104      	bne.n	8003560 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xa6>
 8003556:	9b00      	ldr	r3, [sp, #0]
 8003558:	b113      	cbz	r3, 8003560 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xa6>
 800355a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800355e:	9307      	str	r3, [sp, #28]
 8003560:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8003564:	2b03      	cmp	r3, #3
 8003566:	d905      	bls.n	8003574 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xba>
 8003568:	9a01      	ldr	r2, [sp, #4]
 800356a:	b91a      	cbnz	r2, 8003574 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xba>
 800356c:	f023 0302 	bic.w	r3, r3, #2
 8003570:	f88d 3014 	strb.w	r3, [sp, #20]
 8003574:	68e1      	ldr	r1, [r4, #12]
 8003576:	b9c1      	cbnz	r1, 80035aa <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 8003578:	e89b 000f 	ldmia.w	fp, {r0, r1, r2, r3}
 800357c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003580:	7923      	ldrb	r3, [r4, #4]
 8003582:	2b03      	cmp	r3, #3
 8003584:	d905      	bls.n	8003592 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd8>
 8003586:	079a      	lsls	r2, r3, #30
 8003588:	d509      	bpl.n	800359e <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xe4>
 800358a:	68b3      	ldr	r3, [r6, #8]
 800358c:	f013 0f01 	tst.w	r3, #1
 8003590:	d1c7      	bne.n	8003522 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x68>
 8003592:	4628      	mov	r0, r5
 8003594:	b009      	add	sp, #36	; 0x24
 8003596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800359a:	463a      	mov	r2, r7
 800359c:	e7ce      	b.n	800353c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x82>
 800359e:	07db      	lsls	r3, r3, #31
 80035a0:	d5f7      	bpl.n	8003592 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd8>
 80035a2:	68b3      	ldr	r3, [r6, #8]
 80035a4:	f013 0f02 	tst.w	r3, #2
 80035a8:	e7f2      	b.n	8003590 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd6>
 80035aa:	6823      	ldr	r3, [r4, #0]
 80035ac:	9a04      	ldr	r2, [sp, #16]
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d004      	beq.n	80035bc <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x102>
 80035b2:	2300      	movs	r3, #0
 80035b4:	6023      	str	r3, [r4, #0]
 80035b6:	2302      	movs	r3, #2
 80035b8:	7123      	strb	r3, [r4, #4]
 80035ba:	e7ea      	b.n	8003592 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd8>
 80035bc:	b12b      	cbz	r3, 80035ca <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x110>
 80035be:	7923      	ldrb	r3, [r4, #4]
 80035c0:	f89d 2014 	ldrb.w	r2, [sp, #20]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	7123      	strb	r3, [r4, #4]
 80035c8:	e7ab      	b.n	8003522 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x68>
 80035ca:	9807      	ldr	r0, [sp, #28]
 80035cc:	2808      	cmp	r0, #8
 80035ce:	d0f2      	beq.n	80035b6 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xfc>
 80035d0:	2908      	cmp	r1, #8
 80035d2:	d0f0      	beq.n	80035b6 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xfc>
 80035d4:	f7ff fdbc 	bl	8003150 <_ZNKSt9type_infoeqERKS_>
 80035d8:	2800      	cmp	r0, #0
 80035da:	d1f0      	bne.n	80035be <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x104>
 80035dc:	e7eb      	b.n	80035b6 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xfc>
 80035de:	7925      	ldrb	r5, [r4, #4]
 80035e0:	3d00      	subs	r5, #0
 80035e2:	bf18      	it	ne
 80035e4:	2501      	movne	r5, #1
 80035e6:	e7d4      	b.n	8003592 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd8>

080035e8 <_ZdlPv>:
 80035e8:	f000 b956 	b.w	8003898 <free>

080035ec <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 80035ec:	7803      	ldrb	r3, [r0, #0]
 80035ee:	2b47      	cmp	r3, #71	; 0x47
 80035f0:	d117      	bne.n	8003622 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80035f2:	7843      	ldrb	r3, [r0, #1]
 80035f4:	2b4e      	cmp	r3, #78	; 0x4e
 80035f6:	d114      	bne.n	8003622 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80035f8:	7883      	ldrb	r3, [r0, #2]
 80035fa:	2b55      	cmp	r3, #85	; 0x55
 80035fc:	d111      	bne.n	8003622 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80035fe:	78c3      	ldrb	r3, [r0, #3]
 8003600:	2b43      	cmp	r3, #67	; 0x43
 8003602:	d10e      	bne.n	8003622 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003604:	7903      	ldrb	r3, [r0, #4]
 8003606:	2b43      	cmp	r3, #67	; 0x43
 8003608:	d10b      	bne.n	8003622 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800360a:	7943      	ldrb	r3, [r0, #5]
 800360c:	2b2b      	cmp	r3, #43	; 0x2b
 800360e:	d108      	bne.n	8003622 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003610:	7983      	ldrb	r3, [r0, #6]
 8003612:	2b2b      	cmp	r3, #43	; 0x2b
 8003614:	d105      	bne.n	8003622 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003616:	79c0      	ldrb	r0, [r0, #7]
 8003618:	2801      	cmp	r0, #1
 800361a:	bf8c      	ite	hi
 800361c:	2000      	movhi	r0, #0
 800361e:	2001      	movls	r0, #1
 8003620:	4770      	bx	lr
 8003622:	2000      	movs	r0, #0
 8003624:	4770      	bx	lr
	...

08003628 <__cxa_type_match>:
 8003628:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800362c:	461d      	mov	r5, r3
 800362e:	7803      	ldrb	r3, [r0, #0]
 8003630:	460e      	mov	r6, r1
 8003632:	2b47      	cmp	r3, #71	; 0x47
 8003634:	4602      	mov	r2, r0
 8003636:	79c1      	ldrb	r1, [r0, #7]
 8003638:	d113      	bne.n	8003662 <__cxa_type_match+0x3a>
 800363a:	7843      	ldrb	r3, [r0, #1]
 800363c:	2b4e      	cmp	r3, #78	; 0x4e
 800363e:	d110      	bne.n	8003662 <__cxa_type_match+0x3a>
 8003640:	7883      	ldrb	r3, [r0, #2]
 8003642:	2b55      	cmp	r3, #85	; 0x55
 8003644:	d10d      	bne.n	8003662 <__cxa_type_match+0x3a>
 8003646:	78c3      	ldrb	r3, [r0, #3]
 8003648:	2b43      	cmp	r3, #67	; 0x43
 800364a:	d10a      	bne.n	8003662 <__cxa_type_match+0x3a>
 800364c:	7903      	ldrb	r3, [r0, #4]
 800364e:	2b46      	cmp	r3, #70	; 0x46
 8003650:	d107      	bne.n	8003662 <__cxa_type_match+0x3a>
 8003652:	7943      	ldrb	r3, [r0, #5]
 8003654:	2b4f      	cmp	r3, #79	; 0x4f
 8003656:	d104      	bne.n	8003662 <__cxa_type_match+0x3a>
 8003658:	7983      	ldrb	r3, [r0, #6]
 800365a:	2b52      	cmp	r3, #82	; 0x52
 800365c:	d101      	bne.n	8003662 <__cxa_type_match+0x3a>
 800365e:	2900      	cmp	r1, #0
 8003660:	d030      	beq.n	80036c4 <__cxa_type_match+0x9c>
 8003662:	4610      	mov	r0, r2
 8003664:	f7ff ffc2 	bl	80035ec <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8003668:	2300      	movs	r3, #0
 800366a:	f080 0401 	eor.w	r4, r0, #1
 800366e:	b2e4      	uxtb	r4, r4
 8003670:	2000      	movs	r0, #0
 8003672:	9001      	str	r0, [sp, #4]
 8003674:	bb4b      	cbnz	r3, 80036ca <__cxa_type_match+0xa2>
 8003676:	bb54      	cbnz	r4, 80036ce <__cxa_type_match+0xa6>
 8003678:	2901      	cmp	r1, #1
 800367a:	bf0a      	itet	eq
 800367c:	f852 3c20 	ldreq.w	r3, [r2, #-32]
 8003680:	f1a2 0320 	subne.w	r3, r2, #32
 8003684:	3b78      	subeq	r3, #120	; 0x78
 8003686:	2901      	cmp	r1, #1
 8003688:	bf0c      	ite	eq
 800368a:	f852 2c20 	ldreq.w	r2, [r2, #-32]
 800368e:	3258      	addne	r2, #88	; 0x58
 8003690:	681c      	ldr	r4, [r3, #0]
 8003692:	9201      	str	r2, [sp, #4]
 8003694:	6823      	ldr	r3, [r4, #0]
 8003696:	4620      	mov	r0, r4
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	4798      	blx	r3
 800369c:	b1c8      	cbz	r0, 80036d2 <__cxa_type_match+0xaa>
 800369e:	2702      	movs	r7, #2
 80036a0:	9b01      	ldr	r3, [sp, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	9301      	str	r3, [sp, #4]
 80036a6:	6833      	ldr	r3, [r6, #0]
 80036a8:	4621      	mov	r1, r4
 80036aa:	f8d3 8010 	ldr.w	r8, [r3, #16]
 80036ae:	4630      	mov	r0, r6
 80036b0:	2301      	movs	r3, #1
 80036b2:	aa01      	add	r2, sp, #4
 80036b4:	47c0      	blx	r8
 80036b6:	b170      	cbz	r0, 80036d6 <__cxa_type_match+0xae>
 80036b8:	9b01      	ldr	r3, [sp, #4]
 80036ba:	602b      	str	r3, [r5, #0]
 80036bc:	4638      	mov	r0, r7
 80036be:	b002      	add	sp, #8
 80036c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036c4:	2301      	movs	r3, #1
 80036c6:	460c      	mov	r4, r1
 80036c8:	e7d2      	b.n	8003670 <__cxa_type_match+0x48>
 80036ca:	4c04      	ldr	r4, [pc, #16]	; (80036dc <__cxa_type_match+0xb4>)
 80036cc:	e7e2      	b.n	8003694 <__cxa_type_match+0x6c>
 80036ce:	4c04      	ldr	r4, [pc, #16]	; (80036e0 <__cxa_type_match+0xb8>)
 80036d0:	e7e0      	b.n	8003694 <__cxa_type_match+0x6c>
 80036d2:	2701      	movs	r7, #1
 80036d4:	e7e7      	b.n	80036a6 <__cxa_type_match+0x7e>
 80036d6:	4607      	mov	r7, r0
 80036d8:	e7f0      	b.n	80036bc <__cxa_type_match+0x94>
 80036da:	bf00      	nop
 80036dc:	08003dc8 	.word	0x08003dc8
 80036e0:	08003dd0 	.word	0x08003dd0

080036e4 <__cxa_begin_cleanup>:
 80036e4:	b510      	push	{r4, lr}
 80036e6:	4604      	mov	r4, r0
 80036e8:	f000 f8a0 	bl	800382c <__cxa_get_globals>
 80036ec:	4602      	mov	r2, r0
 80036ee:	4620      	mov	r0, r4
 80036f0:	f1a4 0120 	sub.w	r1, r4, #32
 80036f4:	f7ff ff7a 	bl	80035ec <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 80036f8:	b160      	cbz	r0, 8003714 <__cxa_begin_cleanup+0x30>
 80036fa:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80036fe:	3301      	adds	r3, #1
 8003700:	2b01      	cmp	r3, #1
 8003702:	f844 3c04 	str.w	r3, [r4, #-4]
 8003706:	d103      	bne.n	8003710 <__cxa_begin_cleanup+0x2c>
 8003708:	6893      	ldr	r3, [r2, #8]
 800370a:	f844 3c08 	str.w	r3, [r4, #-8]
 800370e:	6091      	str	r1, [r2, #8]
 8003710:	2001      	movs	r0, #1
 8003712:	bd10      	pop	{r4, pc}
 8003714:	6893      	ldr	r3, [r2, #8]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d0f9      	beq.n	800370e <__cxa_begin_cleanup+0x2a>
 800371a:	f7ff fc7d 	bl	8003018 <_ZSt9terminatev>

0800371e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 800371e:	7803      	ldrb	r3, [r0, #0]
 8003720:	2b47      	cmp	r3, #71	; 0x47
 8003722:	d117      	bne.n	8003754 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003724:	7843      	ldrb	r3, [r0, #1]
 8003726:	2b4e      	cmp	r3, #78	; 0x4e
 8003728:	d114      	bne.n	8003754 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800372a:	7883      	ldrb	r3, [r0, #2]
 800372c:	2b55      	cmp	r3, #85	; 0x55
 800372e:	d111      	bne.n	8003754 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003730:	78c3      	ldrb	r3, [r0, #3]
 8003732:	2b43      	cmp	r3, #67	; 0x43
 8003734:	d10e      	bne.n	8003754 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003736:	7903      	ldrb	r3, [r0, #4]
 8003738:	2b43      	cmp	r3, #67	; 0x43
 800373a:	d10b      	bne.n	8003754 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800373c:	7943      	ldrb	r3, [r0, #5]
 800373e:	2b2b      	cmp	r3, #43	; 0x2b
 8003740:	d108      	bne.n	8003754 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003742:	7983      	ldrb	r3, [r0, #6]
 8003744:	2b2b      	cmp	r3, #43	; 0x2b
 8003746:	d105      	bne.n	8003754 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003748:	79c0      	ldrb	r0, [r0, #7]
 800374a:	2801      	cmp	r0, #1
 800374c:	bf8c      	ite	hi
 800374e:	2000      	movhi	r0, #0
 8003750:	2001      	movls	r0, #1
 8003752:	4770      	bx	lr
 8003754:	2000      	movs	r0, #0
 8003756:	4770      	bx	lr

08003758 <__cxa_call_terminate>:
 8003758:	b510      	push	{r4, lr}
 800375a:	4604      	mov	r4, r0
 800375c:	b148      	cbz	r0, 8003772 <__cxa_call_terminate+0x1a>
 800375e:	f000 f83b 	bl	80037d8 <__cxa_begin_catch>
 8003762:	4620      	mov	r0, r4
 8003764:	f7ff ffdb 	bl	800371e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8003768:	b118      	cbz	r0, 8003772 <__cxa_call_terminate+0x1a>
 800376a:	f854 0c14 	ldr.w	r0, [r4, #-20]
 800376e:	f7ff fc47 	bl	8003000 <_ZN10__cxxabiv111__terminateEPFvvE>
 8003772:	f7ff fc51 	bl	8003018 <_ZSt9terminatev>

08003776 <__cxa_call_unexpected>:
 8003776:	b538      	push	{r3, r4, r5, lr}
 8003778:	4602      	mov	r2, r0
 800377a:	f7ff ffd0 	bl	800371e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800377e:	4604      	mov	r4, r0
 8003780:	b140      	cbz	r0, 8003794 <__cxa_call_unexpected+0x1e>
 8003782:	2500      	movs	r5, #0
 8003784:	f852 4c18 	ldr.w	r4, [r2, #-24]
 8003788:	4610      	mov	r0, r2
 800378a:	f000 f825 	bl	80037d8 <__cxa_begin_catch>
 800378e:	b11d      	cbz	r5, 8003798 <__cxa_call_unexpected+0x22>
 8003790:	f7ff fc54 	bl	800303c <_ZSt10unexpectedv>
 8003794:	2501      	movs	r5, #1
 8003796:	e7f7      	b.n	8003788 <__cxa_call_unexpected+0x12>
 8003798:	4620      	mov	r0, r4
 800379a:	f7ff fc42 	bl	8003022 <_ZN10__cxxabiv112__unexpectedEPFvvE>

0800379e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 800379e:	7803      	ldrb	r3, [r0, #0]
 80037a0:	2b47      	cmp	r3, #71	; 0x47
 80037a2:	d117      	bne.n	80037d4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80037a4:	7843      	ldrb	r3, [r0, #1]
 80037a6:	2b4e      	cmp	r3, #78	; 0x4e
 80037a8:	d114      	bne.n	80037d4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80037aa:	7883      	ldrb	r3, [r0, #2]
 80037ac:	2b55      	cmp	r3, #85	; 0x55
 80037ae:	d111      	bne.n	80037d4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80037b0:	78c3      	ldrb	r3, [r0, #3]
 80037b2:	2b43      	cmp	r3, #67	; 0x43
 80037b4:	d10e      	bne.n	80037d4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80037b6:	7903      	ldrb	r3, [r0, #4]
 80037b8:	2b43      	cmp	r3, #67	; 0x43
 80037ba:	d10b      	bne.n	80037d4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80037bc:	7943      	ldrb	r3, [r0, #5]
 80037be:	2b2b      	cmp	r3, #43	; 0x2b
 80037c0:	d108      	bne.n	80037d4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80037c2:	7983      	ldrb	r3, [r0, #6]
 80037c4:	2b2b      	cmp	r3, #43	; 0x2b
 80037c6:	d105      	bne.n	80037d4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80037c8:	79c0      	ldrb	r0, [r0, #7]
 80037ca:	2801      	cmp	r0, #1
 80037cc:	bf8c      	ite	hi
 80037ce:	2000      	movhi	r0, #0
 80037d0:	2001      	movls	r0, #1
 80037d2:	4770      	bx	lr
 80037d4:	2000      	movs	r0, #0
 80037d6:	4770      	bx	lr

080037d8 <__cxa_begin_catch>:
 80037d8:	b538      	push	{r3, r4, r5, lr}
 80037da:	4604      	mov	r4, r0
 80037dc:	f000 f826 	bl	800382c <__cxa_get_globals>
 80037e0:	4602      	mov	r2, r0
 80037e2:	6805      	ldr	r5, [r0, #0]
 80037e4:	4620      	mov	r0, r4
 80037e6:	f1a4 0120 	sub.w	r1, r4, #32
 80037ea:	f7ff ffd8 	bl	800379e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 80037ee:	b928      	cbnz	r0, 80037fc <__cxa_begin_catch+0x24>
 80037f0:	b10d      	cbz	r5, 80037f6 <__cxa_begin_catch+0x1e>
 80037f2:	f7ff fc11 	bl	8003018 <_ZSt9terminatev>
 80037f6:	6011      	str	r1, [r2, #0]
 80037f8:	4628      	mov	r0, r5
 80037fa:	bd38      	pop	{r3, r4, r5, pc}
 80037fc:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 8003800:	4620      	mov	r0, r4
 8003802:	2b00      	cmp	r3, #0
 8003804:	bfb4      	ite	lt
 8003806:	f1c3 0301 	rsblt	r3, r3, #1
 800380a:	3301      	addge	r3, #1
 800380c:	f844 3c0c 	str.w	r3, [r4, #-12]
 8003810:	6853      	ldr	r3, [r2, #4]
 8003812:	428d      	cmp	r5, r1
 8003814:	f103 33ff 	add.w	r3, r3, #4294967295
 8003818:	6053      	str	r3, [r2, #4]
 800381a:	bf1c      	itt	ne
 800381c:	f844 5c10 	strne.w	r5, [r4, #-16]
 8003820:	6011      	strne	r1, [r2, #0]
 8003822:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003824:	f7fc fe68 	bl	80004f8 <_Unwind_Complete>
 8003828:	e7e6      	b.n	80037f8 <__cxa_begin_catch+0x20>
	...

0800382c <__cxa_get_globals>:
 800382c:	4800      	ldr	r0, [pc, #0]	; (8003830 <__cxa_get_globals+0x4>)
 800382e:	4770      	bx	lr
 8003830:	20000424 	.word	0x20000424

08003834 <abort>:
 8003834:	2006      	movs	r0, #6
 8003836:	b508      	push	{r3, lr}
 8003838:	f000 f8c8 	bl	80039cc <raise>
 800383c:	2001      	movs	r0, #1
 800383e:	f7fe f97f 	bl	8001b40 <_exit>
	...

08003844 <__errno>:
 8003844:	4b01      	ldr	r3, [pc, #4]	; (800384c <__errno+0x8>)
 8003846:	6818      	ldr	r0, [r3, #0]
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	20000014 	.word	0x20000014

08003850 <__libc_init_array>:
 8003850:	b570      	push	{r4, r5, r6, lr}
 8003852:	2600      	movs	r6, #0
 8003854:	4d0c      	ldr	r5, [pc, #48]	; (8003888 <__libc_init_array+0x38>)
 8003856:	4c0d      	ldr	r4, [pc, #52]	; (800388c <__libc_init_array+0x3c>)
 8003858:	1b64      	subs	r4, r4, r5
 800385a:	10a4      	asrs	r4, r4, #2
 800385c:	42a6      	cmp	r6, r4
 800385e:	d109      	bne.n	8003874 <__libc_init_array+0x24>
 8003860:	f000 f8f2 	bl	8003a48 <_init>
 8003864:	2600      	movs	r6, #0
 8003866:	4d0a      	ldr	r5, [pc, #40]	; (8003890 <__libc_init_array+0x40>)
 8003868:	4c0a      	ldr	r4, [pc, #40]	; (8003894 <__libc_init_array+0x44>)
 800386a:	1b64      	subs	r4, r4, r5
 800386c:	10a4      	asrs	r4, r4, #2
 800386e:	42a6      	cmp	r6, r4
 8003870:	d105      	bne.n	800387e <__libc_init_array+0x2e>
 8003872:	bd70      	pop	{r4, r5, r6, pc}
 8003874:	f855 3b04 	ldr.w	r3, [r5], #4
 8003878:	4798      	blx	r3
 800387a:	3601      	adds	r6, #1
 800387c:	e7ee      	b.n	800385c <__libc_init_array+0xc>
 800387e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003882:	4798      	blx	r3
 8003884:	3601      	adds	r6, #1
 8003886:	e7f2      	b.n	800386e <__libc_init_array+0x1e>
 8003888:	08003f08 	.word	0x08003f08
 800388c:	08003f08 	.word	0x08003f08
 8003890:	08003f08 	.word	0x08003f08
 8003894:	08003f10 	.word	0x08003f10

08003898 <free>:
 8003898:	4b02      	ldr	r3, [pc, #8]	; (80038a4 <free+0xc>)
 800389a:	4601      	mov	r1, r0
 800389c:	6818      	ldr	r0, [r3, #0]
 800389e:	f000 b825 	b.w	80038ec <_free_r>
 80038a2:	bf00      	nop
 80038a4:	20000014 	.word	0x20000014

080038a8 <memmove>:
 80038a8:	4288      	cmp	r0, r1
 80038aa:	b510      	push	{r4, lr}
 80038ac:	eb01 0402 	add.w	r4, r1, r2
 80038b0:	d902      	bls.n	80038b8 <memmove+0x10>
 80038b2:	4284      	cmp	r4, r0
 80038b4:	4623      	mov	r3, r4
 80038b6:	d807      	bhi.n	80038c8 <memmove+0x20>
 80038b8:	1e43      	subs	r3, r0, #1
 80038ba:	42a1      	cmp	r1, r4
 80038bc:	d008      	beq.n	80038d0 <memmove+0x28>
 80038be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80038c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80038c6:	e7f8      	b.n	80038ba <memmove+0x12>
 80038c8:	4601      	mov	r1, r0
 80038ca:	4402      	add	r2, r0
 80038cc:	428a      	cmp	r2, r1
 80038ce:	d100      	bne.n	80038d2 <memmove+0x2a>
 80038d0:	bd10      	pop	{r4, pc}
 80038d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80038d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80038da:	e7f7      	b.n	80038cc <memmove+0x24>

080038dc <memset>:
 80038dc:	4603      	mov	r3, r0
 80038de:	4402      	add	r2, r0
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d100      	bne.n	80038e6 <memset+0xa>
 80038e4:	4770      	bx	lr
 80038e6:	f803 1b01 	strb.w	r1, [r3], #1
 80038ea:	e7f9      	b.n	80038e0 <memset+0x4>

080038ec <_free_r>:
 80038ec:	b538      	push	{r3, r4, r5, lr}
 80038ee:	4605      	mov	r5, r0
 80038f0:	2900      	cmp	r1, #0
 80038f2:	d040      	beq.n	8003976 <_free_r+0x8a>
 80038f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038f8:	1f0c      	subs	r4, r1, #4
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	bfb8      	it	lt
 80038fe:	18e4      	addlt	r4, r4, r3
 8003900:	f000 f880 	bl	8003a04 <__malloc_lock>
 8003904:	4a1c      	ldr	r2, [pc, #112]	; (8003978 <_free_r+0x8c>)
 8003906:	6813      	ldr	r3, [r2, #0]
 8003908:	b933      	cbnz	r3, 8003918 <_free_r+0x2c>
 800390a:	6063      	str	r3, [r4, #4]
 800390c:	6014      	str	r4, [r2, #0]
 800390e:	4628      	mov	r0, r5
 8003910:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003914:	f000 b87c 	b.w	8003a10 <__malloc_unlock>
 8003918:	42a3      	cmp	r3, r4
 800391a:	d908      	bls.n	800392e <_free_r+0x42>
 800391c:	6820      	ldr	r0, [r4, #0]
 800391e:	1821      	adds	r1, r4, r0
 8003920:	428b      	cmp	r3, r1
 8003922:	bf01      	itttt	eq
 8003924:	6819      	ldreq	r1, [r3, #0]
 8003926:	685b      	ldreq	r3, [r3, #4]
 8003928:	1809      	addeq	r1, r1, r0
 800392a:	6021      	streq	r1, [r4, #0]
 800392c:	e7ed      	b.n	800390a <_free_r+0x1e>
 800392e:	461a      	mov	r2, r3
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	b10b      	cbz	r3, 8003938 <_free_r+0x4c>
 8003934:	42a3      	cmp	r3, r4
 8003936:	d9fa      	bls.n	800392e <_free_r+0x42>
 8003938:	6811      	ldr	r1, [r2, #0]
 800393a:	1850      	adds	r0, r2, r1
 800393c:	42a0      	cmp	r0, r4
 800393e:	d10b      	bne.n	8003958 <_free_r+0x6c>
 8003940:	6820      	ldr	r0, [r4, #0]
 8003942:	4401      	add	r1, r0
 8003944:	1850      	adds	r0, r2, r1
 8003946:	4283      	cmp	r3, r0
 8003948:	6011      	str	r1, [r2, #0]
 800394a:	d1e0      	bne.n	800390e <_free_r+0x22>
 800394c:	6818      	ldr	r0, [r3, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	4401      	add	r1, r0
 8003952:	6011      	str	r1, [r2, #0]
 8003954:	6053      	str	r3, [r2, #4]
 8003956:	e7da      	b.n	800390e <_free_r+0x22>
 8003958:	d902      	bls.n	8003960 <_free_r+0x74>
 800395a:	230c      	movs	r3, #12
 800395c:	602b      	str	r3, [r5, #0]
 800395e:	e7d6      	b.n	800390e <_free_r+0x22>
 8003960:	6820      	ldr	r0, [r4, #0]
 8003962:	1821      	adds	r1, r4, r0
 8003964:	428b      	cmp	r3, r1
 8003966:	bf01      	itttt	eq
 8003968:	6819      	ldreq	r1, [r3, #0]
 800396a:	685b      	ldreq	r3, [r3, #4]
 800396c:	1809      	addeq	r1, r1, r0
 800396e:	6021      	streq	r1, [r4, #0]
 8003970:	6063      	str	r3, [r4, #4]
 8003972:	6054      	str	r4, [r2, #4]
 8003974:	e7cb      	b.n	800390e <_free_r+0x22>
 8003976:	bd38      	pop	{r3, r4, r5, pc}
 8003978:	20000430 	.word	0x20000430

0800397c <_raise_r>:
 800397c:	291f      	cmp	r1, #31
 800397e:	b538      	push	{r3, r4, r5, lr}
 8003980:	4604      	mov	r4, r0
 8003982:	460d      	mov	r5, r1
 8003984:	d904      	bls.n	8003990 <_raise_r+0x14>
 8003986:	2316      	movs	r3, #22
 8003988:	6003      	str	r3, [r0, #0]
 800398a:	f04f 30ff 	mov.w	r0, #4294967295
 800398e:	bd38      	pop	{r3, r4, r5, pc}
 8003990:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003992:	b112      	cbz	r2, 800399a <_raise_r+0x1e>
 8003994:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003998:	b94b      	cbnz	r3, 80039ae <_raise_r+0x32>
 800399a:	4620      	mov	r0, r4
 800399c:	f000 f830 	bl	8003a00 <_getpid_r>
 80039a0:	462a      	mov	r2, r5
 80039a2:	4601      	mov	r1, r0
 80039a4:	4620      	mov	r0, r4
 80039a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80039aa:	f000 b817 	b.w	80039dc <_kill_r>
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d00a      	beq.n	80039c8 <_raise_r+0x4c>
 80039b2:	1c59      	adds	r1, r3, #1
 80039b4:	d103      	bne.n	80039be <_raise_r+0x42>
 80039b6:	2316      	movs	r3, #22
 80039b8:	6003      	str	r3, [r0, #0]
 80039ba:	2001      	movs	r0, #1
 80039bc:	e7e7      	b.n	800398e <_raise_r+0x12>
 80039be:	2400      	movs	r4, #0
 80039c0:	4628      	mov	r0, r5
 80039c2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80039c6:	4798      	blx	r3
 80039c8:	2000      	movs	r0, #0
 80039ca:	e7e0      	b.n	800398e <_raise_r+0x12>

080039cc <raise>:
 80039cc:	4b02      	ldr	r3, [pc, #8]	; (80039d8 <raise+0xc>)
 80039ce:	4601      	mov	r1, r0
 80039d0:	6818      	ldr	r0, [r3, #0]
 80039d2:	f7ff bfd3 	b.w	800397c <_raise_r>
 80039d6:	bf00      	nop
 80039d8:	20000014 	.word	0x20000014

080039dc <_kill_r>:
 80039dc:	b538      	push	{r3, r4, r5, lr}
 80039de:	2300      	movs	r3, #0
 80039e0:	4d06      	ldr	r5, [pc, #24]	; (80039fc <_kill_r+0x20>)
 80039e2:	4604      	mov	r4, r0
 80039e4:	4608      	mov	r0, r1
 80039e6:	4611      	mov	r1, r2
 80039e8:	602b      	str	r3, [r5, #0]
 80039ea:	f7fe f8a1 	bl	8001b30 <_kill>
 80039ee:	1c43      	adds	r3, r0, #1
 80039f0:	d102      	bne.n	80039f8 <_kill_r+0x1c>
 80039f2:	682b      	ldr	r3, [r5, #0]
 80039f4:	b103      	cbz	r3, 80039f8 <_kill_r+0x1c>
 80039f6:	6023      	str	r3, [r4, #0]
 80039f8:	bd38      	pop	{r3, r4, r5, pc}
 80039fa:	bf00      	nop
 80039fc:	20000434 	.word	0x20000434

08003a00 <_getpid_r>:
 8003a00:	f7fe b894 	b.w	8001b2c <_getpid>

08003a04 <__malloc_lock>:
 8003a04:	4801      	ldr	r0, [pc, #4]	; (8003a0c <__malloc_lock+0x8>)
 8003a06:	f000 b809 	b.w	8003a1c <__retarget_lock_acquire_recursive>
 8003a0a:	bf00      	nop
 8003a0c:	20000438 	.word	0x20000438

08003a10 <__malloc_unlock>:
 8003a10:	4801      	ldr	r0, [pc, #4]	; (8003a18 <__malloc_unlock+0x8>)
 8003a12:	f000 b804 	b.w	8003a1e <__retarget_lock_release_recursive>
 8003a16:	bf00      	nop
 8003a18:	20000438 	.word	0x20000438

08003a1c <__retarget_lock_acquire_recursive>:
 8003a1c:	4770      	bx	lr

08003a1e <__retarget_lock_release_recursive>:
 8003a1e:	4770      	bx	lr

08003a20 <_Unwind_GetDataRelBase>:
 8003a20:	b508      	push	{r3, lr}
 8003a22:	f7ff ff07 	bl	8003834 <abort>

08003a26 <_Unwind_GetTextRelBase>:
 8003a26:	b508      	push	{r3, lr}
 8003a28:	f7ff fffa 	bl	8003a20 <_Unwind_GetDataRelBase>

08003a2c <memcpy>:
 8003a2c:	440a      	add	r2, r1
 8003a2e:	4291      	cmp	r1, r2
 8003a30:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a34:	d100      	bne.n	8003a38 <memcpy+0xc>
 8003a36:	4770      	bx	lr
 8003a38:	b510      	push	{r4, lr}
 8003a3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a3e:	4291      	cmp	r1, r2
 8003a40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a44:	d1f9      	bne.n	8003a3a <memcpy+0xe>
 8003a46:	bd10      	pop	{r4, pc}

08003a48 <_init>:
 8003a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a4a:	bf00      	nop
 8003a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a4e:	bc08      	pop	{r3}
 8003a50:	469e      	mov	lr, r3
 8003a52:	4770      	bx	lr

08003a54 <_fini>:
 8003a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a56:	bf00      	nop
 8003a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a5a:	bc08      	pop	{r3}
 8003a5c:	469e      	mov	lr, r3
 8003a5e:	4770      	bx	lr
