# Five-Stage-Pipelined-MIPS-Processor
A five-stage pipelined MIPS processor built using VHDL, Assembly, and Modelsim.
