

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling0bb218c2bc9eaed2b522a2c4d8ed43c9  /home/pars/Documents/sim_1/spmv_base
Extracting PTX file and ptxas options    1: spmv_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_1/spmv_base
self exe links to: /home/pars/Documents/sim_1/spmv_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_1/spmv_base
Running md5sum using "md5sum /home/pars/Documents/sim_1/spmv_base "
self exe links to: /home/pars/Documents/sim_1/spmv_base
Extracting specific PTX file named spmv_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x555a85c92df6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/new/sc-pkustk11.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 87804 |E| 2565054
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (343 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff57e7e6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff57e7e60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff57e7e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff57e7e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff57e7e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff57e7e40..

GPGPU-Sim PTX: cudaLaunch for 0x0x555a85c92df6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base.1.sm_75.ptx:130) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (343,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 974723
gpu_sim_insn = 22615424
gpu_ipc =      23.2019
gpu_tot_sim_cycle = 974723
gpu_tot_sim_insn = 22615424
gpu_tot_ipc =      23.2019
gpu_tot_issued_cta = 343
gpu_occupancy = 78.9129% 
gpu_tot_occupancy = 78.9129% 
max_total_param_size = 0
gpu_stall_dramfull = 4005747
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9898
partiton_level_parallism_total  =       4.9898
partiton_level_parallism_util =       5.8808
partiton_level_parallism_util_total  =       5.8808
L2_BW  =     217.9539 GB/Sec
L2_BW_total  =     217.9539 GB/Sec
gpu_total_sim_rate=3242

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 206566, Miss = 166899, Miss_rate = 0.808, Pending_hits = 1830, Reservation_fails = 1023645
	L1D_cache_core[1]: Access = 206529, Miss = 177288, Miss_rate = 0.858, Pending_hits = 1688, Reservation_fails = 1024683
	L1D_cache_core[2]: Access = 174303, Miss = 136661, Miss_rate = 0.784, Pending_hits = 1296, Reservation_fails = 853629
	L1D_cache_core[3]: Access = 187610, Miss = 157627, Miss_rate = 0.840, Pending_hits = 1528, Reservation_fails = 899673
	L1D_cache_core[4]: Access = 201314, Miss = 172777, Miss_rate = 0.858, Pending_hits = 1752, Reservation_fails = 916124
	L1D_cache_core[5]: Access = 186893, Miss = 161602, Miss_rate = 0.865, Pending_hits = 1572, Reservation_fails = 839346
	L1D_cache_core[6]: Access = 202378, Miss = 174447, Miss_rate = 0.862, Pending_hits = 1636, Reservation_fails = 727800
	L1D_cache_core[7]: Access = 196278, Miss = 162620, Miss_rate = 0.829, Pending_hits = 1658, Reservation_fails = 685347
	L1D_cache_core[8]: Access = 198935, Miss = 167452, Miss_rate = 0.842, Pending_hits = 1671, Reservation_fails = 912071
	L1D_cache_core[9]: Access = 180254, Miss = 145049, Miss_rate = 0.805, Pending_hits = 1527, Reservation_fails = 938757
	L1D_cache_core[10]: Access = 199500, Miss = 161568, Miss_rate = 0.810, Pending_hits = 1608, Reservation_fails = 882929
	L1D_cache_core[11]: Access = 224599, Miss = 189766, Miss_rate = 0.845, Pending_hits = 2096, Reservation_fails = 924511
	L1D_cache_core[12]: Access = 184715, Miss = 152715, Miss_rate = 0.827, Pending_hits = 1384, Reservation_fails = 871562
	L1D_cache_core[13]: Access = 185910, Miss = 154693, Miss_rate = 0.832, Pending_hits = 1626, Reservation_fails = 1028226
	L1D_cache_core[14]: Access = 198616, Miss = 164638, Miss_rate = 0.829, Pending_hits = 1572, Reservation_fails = 1111538
	L1D_cache_core[15]: Access = 210262, Miss = 175160, Miss_rate = 0.833, Pending_hits = 1726, Reservation_fails = 936911
	L1D_cache_core[16]: Access = 177426, Miss = 146051, Miss_rate = 0.823, Pending_hits = 1682, Reservation_fails = 780028
	L1D_cache_core[17]: Access = 196392, Miss = 158161, Miss_rate = 0.805, Pending_hits = 1693, Reservation_fails = 848880
	L1D_cache_core[18]: Access = 179845, Miss = 132142, Miss_rate = 0.735, Pending_hits = 1337, Reservation_fails = 455286
	L1D_cache_core[19]: Access = 214523, Miss = 187638, Miss_rate = 0.875, Pending_hits = 1967, Reservation_fails = 775600
	L1D_cache_core[20]: Access = 193574, Miss = 151732, Miss_rate = 0.784, Pending_hits = 1574, Reservation_fails = 881034
	L1D_cache_core[21]: Access = 228730, Miss = 189722, Miss_rate = 0.829, Pending_hits = 2049, Reservation_fails = 1026452
	L1D_cache_core[22]: Access = 228801, Miss = 196217, Miss_rate = 0.858, Pending_hits = 2187, Reservation_fails = 1125462
	L1D_cache_core[23]: Access = 196649, Miss = 159778, Miss_rate = 0.813, Pending_hits = 1571, Reservation_fails = 906043
	L1D_cache_core[24]: Access = 194424, Miss = 161510, Miss_rate = 0.831, Pending_hits = 1665, Reservation_fails = 1089511
	L1D_cache_core[25]: Access = 180816, Miss = 150089, Miss_rate = 0.830, Pending_hits = 1709, Reservation_fails = 1011447
	L1D_cache_core[26]: Access = 179868, Miss = 137739, Miss_rate = 0.766, Pending_hits = 1486, Reservation_fails = 1008117
	L1D_cache_core[27]: Access = 194657, Miss = 145548, Miss_rate = 0.748, Pending_hits = 1718, Reservation_fails = 1208415
	L1D_cache_core[28]: Access = 180529, Miss = 146947, Miss_rate = 0.814, Pending_hits = 1498, Reservation_fails = 773542
	L1D_cache_core[29]: Access = 207636, Miss = 179424, Miss_rate = 0.864, Pending_hits = 2046, Reservation_fails = 706388
	L1D_total_cache_accesses = 5898532
	L1D_total_cache_misses = 4863660
	L1D_total_cache_miss_rate = 0.8246
	L1D_total_cache_pending_hits = 50352
	L1D_total_cache_reservation_fails = 27172957
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.171
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 984520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4112618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27172860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 740066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 50352
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5887556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1297541
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25875319
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 97
ctas_completed 343, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1542, 1223, 1310, 1513, 1426, 1397, 1832, 1513, 1142, 1171, 1055, 1490, 1200, 823, 1171, 1026, 1084, 910, 1026, 910, 1200, 1171, 910, 1200, 1142, 1084, 997, 1200, 910, 968, 1026, 910, 
gpgpu_n_tot_thrd_icount = 34406784
gpgpu_n_tot_w_icount = 1075212
gpgpu_n_stall_shd_mem = 11728430
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4852684
gpgpu_n_mem_write_global = 10976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7958574
gpgpu_n_store_insn = 87804
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 526848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11420734
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307696
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13950117	W0_Idle:850999	W0_Scoreboard:97887028	W1:0	W2:34481	W3:0	W4:36685	W5:1404	W6:84677	W7:5124	W8:40560	W9:6360	W10:35059	W11:3984	W12:55237	W13:0	W14:40176	W15:0	W16:33357	W17:0	W18:39865	W19:16	W20:47156	W21:1856	W22:37369	W23:6841	W24:41435	W25:8480	W26:59178	W27:5420	W28:34618	W29:567	W30:26275	W31:2925	W32:386107
single_issue_nums: WS0:268049	WS1:267237	WS2:267672	WS3:272254	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38821472 {8:4852684,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 439040 {40:10976,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 194107360 {40:4852684,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 87808 {8:10976,}
maxmflatency = 9679 
max_icnt2mem_latency = 5685 
maxmrqlatency = 4378 
max_icnt2sh_latency = 554 
averagemflatency = 1134 
avg_icnt2mem_latency = 412 
avg_mrq_latency = 159 
avg_icnt2sh_latency = 5 
mrq_lat_table:512272 	21220 	46281 	95881 	194085 	329763 	553803 	840186 	666898 	89886 	5753 	3222 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	673709 	1283379 	1175102 	960065 	566454 	204885 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2102526 	608941 	467641 	529559 	562711 	358678 	229992 	3612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3877527 	439281 	230499 	162949 	97580 	37739 	10451 	7355 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	195 	254 	222 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        63        62        64        64        12        13         9        11        11        15 
dram[1]:        64        64        64        64        64        64        46        40        64        64        16        12         9        11        10        12 
dram[2]:        64        64        55        53        49        46        42        64        64        64        13        13        12        10        10         9 
dram[3]:        64        64        54        63        64        64        40        64        64        64        22        10        15        13        11        12 
dram[4]:        64        64        62        64        64        64        60        64        64        64         9        10         8         9        11         9 
dram[5]:        64        64        64        64        64        63        60        63        64        64        10        11         9        10        13        13 
dram[6]:        64        64        53        62        48        42        41        40        64        64         9        10        10         9         8         9 
dram[7]:        64        64        53        54        45        44        57        64        64        64         9        10         9        12         9         9 
dram[8]:        64        64        63        64        63        64        61        64        64        64        11         9         8        10        10         9 
dram[9]:        64        64        64        64        64        57        47        64        64        64         9        11        10        11        10        10 
dram[10]:        64        64        51        50        45        62        64        64        64        64        10        11        10        11        11         9 
dram[11]:        64        64        53        54        64        61        41        41        64        64        12        10         8        11        10        12 
maximum service time to same row:
dram[0]:      6708      6744      6725      6746      6750      6727      6884      6833      7067      7260      6858      6899      7312      6818      6800      6649 
dram[1]:      6757      6809      6763      6764      6861      6827      6799      6793      7055      7232      6828      6810      6809      6802      6720      6785 
dram[2]:      6734      6759      6742      6740      6782      6790      6895      7169      7161      7298      6869      6930      7453      6819      6700     10228 
dram[3]:      7440      6747      6700      6856      6910      9089      6791      7065      7099      7332      8987      6886      6791      6792      6646      6646 
dram[4]:      6764      6694      6701      8194      6769      6752      6789      6861      7101      7169      6937      6856      6841      6768      6768      6657 
dram[5]:      6738      6743      6717      6732      6794      6828      6892      6984      7048      7213      6851      6892      6760      6799      6746      6717 
dram[6]:      6740      6718      6695      6849      6775      6750      6777      6778      7118      7303      6873      6961      6894      6744      6842      6748 
dram[7]:      6717      6717      6681      6680      6727      6721      6983      7086      7021      7262      6896      6910      6715      6731      6751      6732 
dram[8]:      6777      9189      6656      6643      6727      6784      6827      6871      7067      7174      6867      6872      6706      6701      6709      6866 
dram[9]:      6777      6762      9936      6749      6822      6746      6785      6980      7088      7166      6846      6929      6732      6737      6734      6778 
dram[10]:      6774      6952      6693      6869      6747      6954      7056      7092      7151      7215      6892      6885      6734      6846      6727      6707 
dram[11]:      6711      6783      6681      6679      6933      6901      6804      6801      7005      7324      6943      6855      6815      6933      7691      6678 
average row accesses per activate:
dram[0]:  1.551134  1.522777  1.544296  1.540307  1.517025  1.516489  1.482534  1.485572  1.478716  1.472251  1.456538  1.450739  1.442142  1.479951  1.470837  1.474996 
dram[1]:  1.586471  1.528060  1.577972  1.544274  1.562758  1.525044  1.517906  1.466482  1.504302  1.476849  1.498313  1.455784  1.483950  1.463763  1.510714  1.467692 
dram[2]:  1.642368  1.537906  1.610182  1.530657  1.623450  1.540477  1.589309  1.484233  1.587384  1.473594  1.550490  1.451446  1.549645  1.448508  1.573460  1.454156 
dram[3]:  1.691253  1.522518  1.640660  1.545153  1.659227  1.553404  1.655853  1.478754  1.652468  1.458877  1.615171  1.434242  1.598809  1.445410  1.647000  1.477487 
dram[4]:  1.607958  1.532776  1.602854  1.540854  1.628792  1.557271  1.587644  1.467686  1.566359  1.490616  1.528608  1.461994  1.531883  1.461894  1.561576  1.473579 
dram[5]:  1.543986  1.512368  1.531782  1.535094  1.574907  1.537133  1.486443  1.457301  1.501930  1.480906  1.462516  1.446712  1.475171  1.456303  1.504728  1.453816 
dram[6]:  1.482521  1.502692  1.513092  1.512840  1.516408  1.504610  1.482659  1.454037  1.491844  1.481824  1.446554  1.444444  1.439686  1.447080  1.458740  1.419204 
dram[7]:  1.505479  1.497959  1.506874  1.507792  1.527332  1.507451  1.452811  1.456916  1.462160  1.443318  1.422916  1.442555  1.431305  1.416211  1.442226  1.427449 
dram[8]:  1.508365  1.493453  1.523826  1.528678  1.516852  1.501931  1.441980  1.450439  1.462202  1.454452  1.422238  1.424416  1.420121  1.413956  1.440120  1.460290 
dram[9]:  1.508990  1.497051  1.533149  1.521337  1.506286  1.502517  1.439266  1.454185  1.461646  1.434471  1.410216  1.427283  1.438787  1.422647  1.447749  1.446040 
dram[10]:  1.507203  1.502767  1.557938  1.512624  1.488668  1.519841  1.434904  1.451262  1.438522  1.441006  1.422249  1.451020  1.439169  1.440878  1.464832  1.448157 
dram[11]:  1.520321  1.535754  1.552222  1.540856  1.507197  1.521922  1.456151  1.468472  1.444512  1.460369  1.431992  1.434690  1.419429  1.450466  1.467021  1.479190 
average row locality = 3359289/2241000 = 1.499013
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18579     18102     17799     17639     17360     17366     16790     16973     17077     16966     17003     16871     16423     16901     17006     17209 
dram[1]:     19661     17873     18795     17581     18137     17400     17786     16916     17995     16958     17756     16773     17564     17003     18173     16883 
dram[2]:     21072     18079     20100     17484     19881     17681     19488     16787     19842     17232     19620     16813     19663     16792     20011     16605 
dram[3]:     22065     18003     21160     17659     21023     17873     20861     16688     21248     17108     20946     16616     20677     16798     21283     17080 
dram[4]:     20553     18152     19978     17673     20010     17835     19566     16586     19984     17384     19340     17038     19289     17089     19955     16967 
dram[5]:     18904     18081     18082     17656     18223     17701     17582     16571     18278     17442     17610     16870     17644     16945     18283     17014 
dram[6]:     17626     17845     17436     17539     17174     17120     16827     16371     17548     17439     16912     16626     16707     16651     17308     16671 
dram[7]:     17571     17597     16974     17206     16916     16777     16134     16301     16819     16797     16313     16457     16229     16038     16522     16334 
dram[8]:     17475     17435     17156     17148     16771     16705     15917     16170     16779     16884     16228     16205     16132     15905     16338     16624 
dram[9]:     17692     17751     17143     17417     16758     16701     15830     16476     16775     16628     16118     16454     15934     16054     16387     16599 
dram[10]:     17769     17906     17422     17178     16602     17181     15978     16378     16613     16612     16258     16646     16002     16472     16541     16800 
dram[11]:     17977     18003     17417     17559     16842     17305     16227     16847     16674     16701     16260     16748     15967     16805     16799     17292 
total dram reads = 3356996
bank skew: 22065/15830 = 1.39
chip skew: 307088/265872 = 1.16
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        56        48        20        16        12        12        64        64 
dram[1]:        64        64        64        64        64        64        64        64        52        44        20         8        12        12        64        64 
dram[2]:        64        64        64        64        64        64        64        64        52        48        12         8         8         8        64        64 
dram[3]:        64        64        64        64        64        64        64        64        44        36        24        16         8         8        64        64 
dram[4]:        64        64        64        64        64        64        64        60        36        40        12        12         8         8        64        64 
dram[5]:        64        64        64        64        64        64        64        64        32        36        24        12         8         8        64        64 
dram[6]:        64        64        64        64        64        64        64        64        44        32        16         4         8         8        64        64 
dram[7]:        64        64        64        64        64        64        56        60        36        36        20        16         8         8        64        64 
dram[8]:        64        64        64        64        64        64        56        56        40        32        16         8         8         8        64        64 
dram[9]:        64        64        64        64        64        64        48        52        48        36        20        16         8         8        64        64 
dram[10]:        64        64        64        64        64        64        56        56        48        40        16        12        12        12        64        64 
dram[11]:        64        64        64        64        64        64        48        56        52        40        24         8        12        12        64        64 
total dram writes = 9172
bank skew: 64/4 = 16.00
chip skew: 804/736 = 1.09
average mf latency per bank:
dram[0]:       1195      1260      1205      1315      1133      1223      1122      1192      1094      1187      1071      1156      1125      1181      1147      1197
dram[1]:       1242      1784      1279      1931      1228      1790      1227      1710      1176      1673      1167      1658      1213      1726      1220      1754
dram[2]:       1806      2476      1921      2778      1823      2473      1694      2296      1649      2225      1692      2213      1757      2336      1785      2425
dram[3]:       3627      2846      3729      3069      3686      2776      3848      2588      3727      2546      3731      2541      3669      2589      3570      2702
dram[4]:       1354      2035      1404      2273      1352      2041      1295      1913      1262      1869      1250      1825      1289      1897      1309      2001
dram[5]:       1077      1262      1144      1337      1091      1226      1045      1218      1042      1187      1014      1159      1046      1185      1041      1196
dram[6]:       1164      1117      1250      1160      1145      1087      1107      1096      1129      1069      1088      1026      1106      1072      1110      1064
dram[7]:       1344      1149      1404      1171      1291      1110      1255      1099      1262      1078      1192      1034      1237      1087      1244      1080
dram[8]:       1580      1263      1634      1280      1539      1206      1448      1169      1434      1150      1414      1127      1457      1166      1475      1184
dram[9]:       2213      1197      2236      1208      2066      1156      1940      1117      1901      1105      1891      1061      1994      1132      2029      1143
dram[10]:       2133      1369      2280      1400      2035      1318      1893      1276      1838      1240      1853      1206      1906      1271      2000      1285
dram[11]:       2086      1812      2223      1932      1987      1731      1889      1597      1789      1575      1803      1546      1861      1629      1940      1669
maximum mf latency per bank:
dram[0]:       4919      4030      4077      4499      3810      4015      3410      4049      3652      4151      3641      3718      3716      3812      4435      4058
dram[1]:       3502      6478      5520      6297      3512      6313      3674      6276      4207      5982      3504      6072      3748      6480      3855      6171
dram[2]:       7779      9458      6730      8707      6624      7898      6297      7103      6218      7026      6462      6981      6129      7240      8156      8976
dram[3]:       9679      9067      8633      7890      7777      7369      6937      6947      6920      7008      7108      7077      6939      6900      8540      7173
dram[4]:       6895      6309      4112      6981      4296      6560      4598      5909      3907      6109      4178      6166      4262      6100      4606      7810
dram[5]:       5096      4786      5238      6458      4018      4143      3077      4278      3522      4295      2963      4165      3433      4637      3404      4155
dram[6]:       3858      4880      4753      4001      3644      3643      3631      3496      3577      3551      3776      3601      3801      4444      3819      3856
dram[7]:       5693      5159      4673      3717      4479      3885      4504      3636      4298      3535      4337      3911      4239      3649      4751      3951
dram[8]:       6544      5779      4584      3673      4657      3444      4566      3466      4754      3636      4511      3448      4634      3657      4869      3970
dram[9]:       8178      3641      6329      3560      6330      3254      6227      3132      6612      3303      6378      3468      6507      3498      6293      3927
dram[10]:       5774      5005      5947      4260      5600      4018      5576      3733      5528      3743      5906      3951      5773      3839      5683      7175
dram[11]:       6269      7698      5698      5666      5517      5587      5316      5277      5425      5537      5454      5256      5476      5394      5712      8220

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1956132 n_act=185045 n_pre=185029 n_ref_event=0 n_req=276265 n_rd=276064 n_rd_L2_A=0 n_write=0 n_wr_bk=804 bw_util=0.4431
n_activity=2403013 dram_eff=0.4609
bk0: 18579a 592612i bk1: 18102a 619279i bk2: 17799a 698717i bk3: 17639a 689816i bk4: 17360a 701339i bk5: 17366a 691004i bk6: 16790a 759931i bk7: 16973a 741746i bk8: 17077a 734374i bk9: 16966a 727212i bk10: 17003a 706642i bk11: 16871a 708154i bk12: 16423a 730132i bk13: 16901a 708805i bk14: 17006a 677623i bk15: 17209a 652517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.330230
Row_Buffer_Locality_read = 0.330434
Row_Buffer_Locality_write = 0.049751
Bank_Level_Parallism = 12.266228
Bank_Level_Parallism_Col = 2.302378
Bank_Level_Parallism_Ready = 1.079004
write_to_read_ratio_blp_rw_average = 0.020476
GrpLevelPara = 2.021713 

BW Util details:
bwutil = 0.443052 
total_CMD = 2499645 
util_bw = 1107472 
Wasted_Col = 1220374 
Wasted_Row = 48468 
Idle = 123331 

BW Util Bottlenecks: 
RCDc_limit = 2347715 
RCDWRc_limit = 1241 
WTRc_limit = 15511 
RTWc_limit = 74738 
CCDLc_limit = 319508 
rwq = 0 
CCDLc_limit_alone = 313069 
WTRc_limit_alone = 14815 
RTWc_limit_alone = 68995 

Commands details: 
total_CMD = 2499645 
n_nop = 1956132 
Read = 276064 
Write = 0 
L2_Alloc = 0 
L2_WB = 804 
n_act = 185045 
n_pre = 185029 
n_ref = 0 
n_req = 276265 
total_req = 276868 

Dual Bus Interface Util: 
issued_total_row = 370074 
issued_total_col = 276868 
Row_Bus_Util =  0.148051 
CoL_Bus_Util = 0.110763 
Either_Row_CoL_Bus_Util = 0.217436 
Issued_on_Two_Bus_Simul_Util = 0.041377 
issued_two_Eff = 0.190297 
queue_avg = 43.511028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.511
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1946687 n_act=187594 n_pre=187578 n_ref_event=0 n_req=283451 n_rd=283254 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.4545
n_activity=2412834 dram_eff=0.4709
bk0: 19661a 529900i bk1: 17873a 604488i bk2: 18795a 602456i bk3: 17581a 661344i bk4: 18137a 651542i bk5: 17400a 668635i bk6: 17786a 678337i bk7: 16916a 690871i bk8: 17995a 644098i bk9: 16958a 696399i bk10: 17756a 656844i bk11: 16773a 690884i bk12: 17564a 642050i bk13: 17003a 665225i bk14: 18173a 596281i bk15: 16883a 669608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.338214
Row_Buffer_Locality_read = 0.338435
Row_Buffer_Locality_write = 0.020305
Bank_Level_Parallism = 12.530536
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.087541
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.454532 
total_CMD = 2499645 
util_bw = 1136168 
Wasted_Col = 1212423 
Wasted_Row = 41192 
Idle = 109862 

BW Util Bottlenecks: 
RCDc_limit = 2343263 
RCDWRc_limit = 1251 
WTRc_limit = 15530 
RTWc_limit = 86633 
CCDLc_limit = 333222 
rwq = 0 
CCDLc_limit_alone = 325943 
WTRc_limit_alone = 14775 
RTWc_limit_alone = 80109 

Commands details: 
total_CMD = 2499645 
n_nop = 1946687 
Read = 283254 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 187594 
n_pre = 187578 
n_ref = 0 
n_req = 283451 
total_req = 284042 

Dual Bus Interface Util: 
issued_total_row = 375172 
issued_total_col = 284042 
Row_Bus_Util =  0.150090 
CoL_Bus_Util = 0.113633 
Either_Row_CoL_Bus_Util = 0.221215 
Issued_on_Two_Bus_Simul_Util = 0.042508 
issued_two_Eff = 0.192159 
queue_avg = 45.918133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.9181
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1924608 n_act=192772 n_pre=192756 n_ref_event=0 n_req=297344 n_rd=297150 n_rd_L2_A=0 n_write=0 n_wr_bk=776 bw_util=0.4767
n_activity=2424993 dram_eff=0.4914
bk0: 21072a 409121i bk1: 18079a 546181i bk2: 20100a 470538i bk3: 17484a 606954i bk4: 19881a 505425i bk5: 17681a 597985i bk6: 19488a 548656i bk7: 16787a 648583i bk8: 19842a 529329i bk9: 17232a 604165i bk10: 19620a 485073i bk11: 16813a 644631i bk12: 19663a 472004i bk13: 16792a 631105i bk14: 20011a 430366i bk15: 16605a 612031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.351721
Row_Buffer_Locality_read = 0.351913
Row_Buffer_Locality_write = 0.056701
Bank_Level_Parallism = 13.101380
Bank_Level_Parallism_Col = 2.428872
Bank_Level_Parallism_Ready = 1.099125
write_to_read_ratio_blp_rw_average = 0.033062
GrpLevelPara = 2.097476 

BW Util details:
bwutil = 0.476749 
total_CMD = 2499645 
util_bw = 1191704 
Wasted_Col = 1193233 
Wasted_Row = 23996 
Idle = 90712 

BW Util Bottlenecks: 
RCDc_limit = 2337140 
RCDWRc_limit = 1078 
WTRc_limit = 15806 
RTWc_limit = 128550 
CCDLc_limit = 353326 
rwq = 0 
CCDLc_limit_alone = 342849 
WTRc_limit_alone = 14924 
RTWc_limit_alone = 118955 

Commands details: 
total_CMD = 2499645 
n_nop = 1924608 
Read = 297150 
Write = 0 
L2_Alloc = 0 
L2_WB = 776 
n_act = 192772 
n_pre = 192756 
n_ref = 0 
n_req = 297344 
total_req = 297926 

Dual Bus Interface Util: 
issued_total_row = 385528 
issued_total_col = 297926 
Row_Bus_Util =  0.154233 
CoL_Bus_Util = 0.119187 
Either_Row_CoL_Bus_Util = 0.230047 
Issued_on_Two_Bus_Simul_Util = 0.043373 
issued_two_Eff = 0.188539 
queue_avg = 51.788124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.7881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1912207 n_act=195565 n_pre=195549 n_ref_event=0 n_req=307282 n_rd=307088 n_rd_L2_A=0 n_write=0 n_wr_bk=776 bw_util=0.4927
n_activity=2430316 dram_eff=0.5067
bk0: 22065a 313389i bk1: 18003a 516625i bk2: 21160a 352433i bk3: 17659a 561765i bk4: 21023a 405509i bk5: 17873a 557842i bk6: 20861a 436069i bk7: 16688a 635238i bk8: 21248a 390684i bk9: 17108a 576815i bk10: 20946a 387625i bk11: 16616a 601531i bk12: 20677a 396991i bk13: 16798a 595239i bk14: 21283a 334931i bk15: 17080a 555508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.363598
Row_Buffer_Locality_read = 0.363782
Row_Buffer_Locality_write = 0.072165
Bank_Level_Parallism = 13.523776
Bank_Level_Parallism_Col = 2.530984
Bank_Level_Parallism_Ready = 1.109792
write_to_read_ratio_blp_rw_average = 0.050194
GrpLevelPara = 2.154904 

BW Util details:
bwutil = 0.492652 
total_CMD = 2499645 
util_bw = 1231456 
Wasted_Col = 1170139 
Wasted_Row = 15602 
Idle = 82448 

BW Util Bottlenecks: 
RCDc_limit = 2309481 
RCDWRc_limit = 1096 
WTRc_limit = 15311 
RTWc_limit = 195746 
CCDLc_limit = 373616 
rwq = 0 
CCDLc_limit_alone = 357861 
WTRc_limit_alone = 14513 
RTWc_limit_alone = 180789 

Commands details: 
total_CMD = 2499645 
n_nop = 1912207 
Read = 307088 
Write = 0 
L2_Alloc = 0 
L2_WB = 776 
n_act = 195565 
n_pre = 195549 
n_ref = 0 
n_req = 307282 
total_req = 307864 

Dual Bus Interface Util: 
issued_total_row = 391114 
issued_total_col = 307864 
Row_Bus_Util =  0.156468 
CoL_Bus_Util = 0.123163 
Either_Row_CoL_Bus_Util = 0.235009 
Issued_on_Two_Bus_Simul_Util = 0.044622 
issued_two_Eff = 0.189875 
queue_avg = 59.773869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.7739
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1925631 n_act=193353 n_pre=193337 n_ref_event=0 n_req=297587 n_rd=297399 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.4771
n_activity=2424877 dram_eff=0.4918
bk0: 20553a 416160i bk1: 18152a 533593i bk2: 19978a 454808i bk3: 17673a 568822i bk4: 20010a 489719i bk5: 17835a 590203i bk6: 19566a 507693i bk7: 16586a 654512i bk8: 19984a 468427i bk9: 17384a 584807i bk10: 19340a 479350i bk11: 17038a 603095i bk12: 19289a 486858i bk13: 17089a 605384i bk14: 19955a 418408i bk15: 16967a 572722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.350298
Row_Buffer_Locality_read = 0.350489
Row_Buffer_Locality_write = 0.047872
Bank_Level_Parallism = 13.226127
Bank_Level_Parallism_Col = 2.437249
Bank_Level_Parallism_Ready = 1.096283
write_to_read_ratio_blp_rw_average = 0.035396
GrpLevelPara = 2.103546 

BW Util details:
bwutil = 0.477109 
total_CMD = 2499645 
util_bw = 1192604 
Wasted_Col = 1195193 
Wasted_Row = 21678 
Idle = 90170 

BW Util Bottlenecks: 
RCDc_limit = 2344668 
RCDWRc_limit = 1083 
WTRc_limit = 14767 
RTWc_limit = 139026 
CCDLc_limit = 357453 
rwq = 0 
CCDLc_limit_alone = 345834 
WTRc_limit_alone = 14029 
RTWc_limit_alone = 128145 

Commands details: 
total_CMD = 2499645 
n_nop = 1925631 
Read = 297399 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 193353 
n_pre = 193337 
n_ref = 0 
n_req = 297587 
total_req = 298151 

Dual Bus Interface Util: 
issued_total_row = 386690 
issued_total_col = 298151 
Row_Bus_Util =  0.154698 
CoL_Bus_Util = 0.119277 
Either_Row_CoL_Bus_Util = 0.229638 
Issued_on_Two_Bus_Simul_Util = 0.044337 
issued_two_Eff = 0.193074 
queue_avg = 53.050911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.0509
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1945199 n_act=189026 n_pre=189010 n_ref_event=0 n_req=283076 n_rd=282886 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.4539
n_activity=2415808 dram_eff=0.4696
bk0: 18904a 557192i bk1: 18081a 579961i bk2: 18082a 598685i bk3: 17656a 640642i bk4: 18223a 644686i bk5: 17701a 672067i bk6: 17582a 672393i bk7: 16571a 719114i bk8: 18278a 614662i bk9: 17442a 656788i bk10: 17610a 635100i bk11: 16870a 666541i bk12: 17644a 627529i bk13: 16945a 659148i bk14: 18283a 582718i bk15: 17014a 619465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.332278
Row_Buffer_Locality_read = 0.332480
Row_Buffer_Locality_write = 0.031579
Bank_Level_Parallism = 12.585474
Bank_Level_Parallism_Col = 2.326117
Bank_Level_Parallism_Ready = 1.082881
write_to_read_ratio_blp_rw_average = 0.021658
GrpLevelPara = 2.036079 

BW Util details:
bwutil = 0.453898 
total_CMD = 2499645 
util_bw = 1134584 
Wasted_Col = 1225450 
Wasted_Row = 35250 
Idle = 104361 

BW Util Bottlenecks: 
RCDc_limit = 2376442 
RCDWRc_limit = 1232 
WTRc_limit = 15823 
RTWc_limit = 82960 
CCDLc_limit = 332396 
rwq = 0 
CCDLc_limit_alone = 325594 
WTRc_limit_alone = 15127 
RTWc_limit_alone = 76854 

Commands details: 
total_CMD = 2499645 
n_nop = 1945199 
Read = 282886 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 189026 
n_pre = 189010 
n_ref = 0 
n_req = 283076 
total_req = 283646 

Dual Bus Interface Util: 
issued_total_row = 378036 
issued_total_col = 283646 
Row_Bus_Util =  0.151236 
CoL_Bus_Util = 0.113475 
Either_Row_CoL_Bus_Util = 0.221810 
Issued_on_Two_Bus_Simul_Util = 0.042900 
issued_two_Eff = 0.193411 
queue_avg = 45.491020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.491
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1956054 n_act=185786 n_pre=185770 n_ref_event=0 n_req=273988 n_rd=273800 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.4393
n_activity=2406270 dram_eff=0.4564
bk0: 17626a 661111i bk1: 17845a 641638i bk2: 17436a 686494i bk3: 17539a 694225i bk4: 17174a 735250i bk5: 17120a 719840i bk6: 16827a 762930i bk7: 16371a 774403i bk8: 17548a 697208i bk9: 17439a 688291i bk10: 16912a 707796i bk11: 16626a 724574i bk12: 16707a 718444i bk13: 16651a 708137i bk14: 17308a 658593i bk15: 16671a 678947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.321956
Row_Buffer_Locality_read = 0.322159
Row_Buffer_Locality_write = 0.026596
Bank_Level_Parallism = 12.189915
Bank_Level_Parallism_Col = 2.277822
Bank_Level_Parallism_Ready = 1.077805
write_to_read_ratio_blp_rw_average = 0.016958
GrpLevelPara = 2.006694 

BW Util details:
bwutil = 0.439346 
total_CMD = 2499645 
util_bw = 1098208 
Wasted_Col = 1237781 
Wasted_Row = 45258 
Idle = 118398 

BW Util Bottlenecks: 
RCDc_limit = 2383510 
RCDWRc_limit = 1233 
WTRc_limit = 15831 
RTWc_limit = 62278 
CCDLc_limit = 315803 
rwq = 0 
CCDLc_limit_alone = 310394 
WTRc_limit_alone = 15040 
RTWc_limit_alone = 57660 

Commands details: 
total_CMD = 2499645 
n_nop = 1956054 
Read = 273800 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 185786 
n_pre = 185770 
n_ref = 0 
n_req = 273988 
total_req = 274552 

Dual Bus Interface Util: 
issued_total_row = 371556 
issued_total_col = 274552 
Row_Bus_Util =  0.148644 
CoL_Bus_Util = 0.109836 
Either_Row_CoL_Bus_Util = 0.217467 
Issued_on_Two_Bus_Simul_Util = 0.041013 
issued_two_Eff = 0.188592 
queue_avg = 42.286171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.2862
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1967314 n_act=182306 n_pre=182290 n_ref_event=0 n_req=267173 n_rd=266985 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.4284
n_activity=2395405 dram_eff=0.4471
bk0: 17571a 688649i bk1: 17597a 686554i bk2: 16974a 747446i bk3: 17206a 736585i bk4: 16916a 762744i bk5: 16777a 772102i bk6: 16134a 824662i bk7: 16301a 806632i bk8: 16819a 766006i bk9: 16797a 761121i bk10: 16313a 771720i bk11: 16457a 772892i bk12: 16229a 777039i bk13: 16038a 774819i bk14: 16522a 740258i bk15: 16334a 747101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.317686
Row_Buffer_Locality_read = 0.317894
Row_Buffer_Locality_write = 0.021277
Bank_Level_Parallism = 11.894721
Bank_Level_Parallism_Col = 2.247332
Bank_Level_Parallism_Ready = 1.073840
write_to_read_ratio_blp_rw_average = 0.015561
GrpLevelPara = 1.984251 

BW Util details:
bwutil = 0.428440 
total_CMD = 2499645 
util_bw = 1070948 
Wasted_Col = 1240139 
Wasted_Row = 55095 
Idle = 133463 

BW Util Bottlenecks: 
RCDc_limit = 2367795 
RCDWRc_limit = 1260 
WTRc_limit = 15226 
RTWc_limit = 56039 
CCDLc_limit = 306169 
rwq = 0 
CCDLc_limit_alone = 301454 
WTRc_limit_alone = 14484 
RTWc_limit_alone = 52066 

Commands details: 
total_CMD = 2499645 
n_nop = 1967314 
Read = 266985 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 182306 
n_pre = 182290 
n_ref = 0 
n_req = 267173 
total_req = 267737 

Dual Bus Interface Util: 
issued_total_row = 364596 
issued_total_col = 267737 
Row_Bus_Util =  0.145859 
CoL_Bus_Util = 0.107110 
Either_Row_CoL_Bus_Util = 0.212963 
Issued_on_Two_Bus_Simul_Util = 0.040006 
issued_two_Eff = 0.187857 
queue_avg = 40.404148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.4041
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1966522 n_act=181443 n_pre=181427 n_ref_event=0 n_req=266056 n_rd=265872 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.4266
n_activity=2392767 dram_eff=0.4457
bk0: 17475a 705701i bk1: 17435a 693871i bk2: 17156a 743861i bk3: 17148a 760721i bk4: 16771a 782208i bk5: 16705a 779822i bk6: 15917a 832163i bk7: 16170a 805997i bk8: 16779a 780935i bk9: 16884a 761682i bk10: 16228a 785835i bk11: 16205a 788846i bk12: 16132a 779588i bk13: 15905a 794931i bk14: 16338a 753445i bk15: 16624a 745798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.318065
Row_Buffer_Locality_read = 0.318273
Row_Buffer_Locality_write = 0.016304
Bank_Level_Parallism = 11.856441
Bank_Level_Parallism_Col = 2.248380
Bank_Level_Parallism_Ready = 1.071833
write_to_read_ratio_blp_rw_average = 0.016208
GrpLevelPara = 1.988369 

BW Util details:
bwutil = 0.426633 
total_CMD = 2499645 
util_bw = 1066432 
Wasted_Col = 1237018 
Wasted_Row = 57156 
Idle = 139039 

BW Util Bottlenecks: 
RCDc_limit = 2360064 
RCDWRc_limit = 1242 
WTRc_limit = 15790 
RTWc_limit = 59933 
CCDLc_limit = 303019 
rwq = 0 
CCDLc_limit_alone = 298072 
WTRc_limit_alone = 15102 
RTWc_limit_alone = 55674 

Commands details: 
total_CMD = 2499645 
n_nop = 1966522 
Read = 265872 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 181443 
n_pre = 181427 
n_ref = 0 
n_req = 266056 
total_req = 266608 

Dual Bus Interface Util: 
issued_total_row = 362870 
issued_total_col = 266608 
Row_Bus_Util =  0.145169 
CoL_Bus_Util = 0.106658 
Either_Row_CoL_Bus_Util = 0.213279 
Issued_on_Two_Bus_Simul_Util = 0.038547 
issued_two_Eff = 0.180737 
queue_avg = 40.549664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.5497
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1969182 n_act=182101 n_pre=182085 n_ref_event=0 n_req=266904 n_rd=266717 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.428
n_activity=2396832 dram_eff=0.4464
bk0: 17692a 661607i bk1: 17751a 665071i bk2: 17143a 744167i bk3: 17417a 728120i bk4: 16758a 770241i bk5: 16701a 777231i bk6: 15830a 837901i bk7: 16476a 788996i bk8: 16775a 764805i bk9: 16628a 766210i bk10: 16118a 779828i bk11: 16454a 767150i bk12: 15934a 799265i bk13: 16054a 768871i bk14: 16387a 745925i bk15: 16599a 720931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.317766
Row_Buffer_Locality_read = 0.317974
Row_Buffer_Locality_write = 0.021390
Bank_Level_Parallism = 11.919690
Bank_Level_Parallism_Col = 2.244462
Bank_Level_Parallism_Ready = 1.071928
write_to_read_ratio_blp_rw_average = 0.015124
GrpLevelPara = 1.981095 

BW Util details:
bwutil = 0.428005 
total_CMD = 2499645 
util_bw = 1069860 
Wasted_Col = 1239140 
Wasted_Row = 56473 
Idle = 134172 

BW Util Bottlenecks: 
RCDc_limit = 2365477 
RCDWRc_limit = 1315 
WTRc_limit = 14734 
RTWc_limit = 55838 
CCDLc_limit = 308086 
rwq = 0 
CCDLc_limit_alone = 303442 
WTRc_limit_alone = 13920 
RTWc_limit_alone = 52008 

Commands details: 
total_CMD = 2499645 
n_nop = 1969182 
Read = 266717 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 182101 
n_pre = 182085 
n_ref = 0 
n_req = 266904 
total_req = 267465 

Dual Bus Interface Util: 
issued_total_row = 364186 
issued_total_col = 267465 
Row_Bus_Util =  0.145695 
CoL_Bus_Util = 0.107001 
Either_Row_CoL_Bus_Util = 0.212215 
Issued_on_Two_Bus_Simul_Util = 0.040481 
issued_two_Eff = 0.190754 
queue_avg = 41.196445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.1964
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1965823 n_act=182684 n_pre=182668 n_ref_event=0 n_req=268549 n_rd=268358 n_rd_L2_A=0 n_write=0 n_wr_bk=764 bw_util=0.4307
n_activity=2394489 dram_eff=0.4496
bk0: 17769a 648082i bk1: 17906a 646478i bk2: 17422a 745812i bk3: 17178a 744715i bk4: 16602a 768530i bk5: 17181a 751826i bk6: 15978a 828885i bk7: 16378a 792861i bk8: 16613a 766761i bk9: 16612a 773050i bk10: 16258a 757035i bk11: 16646a 759821i bk12: 16002a 776013i bk13: 16472a 731056i bk14: 16541a 720179i bk15: 16800a 688159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319774
Row_Buffer_Locality_read = 0.319990
Row_Buffer_Locality_write = 0.015707
Bank_Level_Parallism = 12.005563
Bank_Level_Parallism_Col = 2.262504
Bank_Level_Parallism_Ready = 1.075003
write_to_read_ratio_blp_rw_average = 0.017190
GrpLevelPara = 1.994876 

BW Util details:
bwutil = 0.430656 
total_CMD = 2499645 
util_bw = 1076488 
Wasted_Col = 1233797 
Wasted_Row = 54028 
Idle = 135332 

BW Util Bottlenecks: 
RCDc_limit = 2361737 
RCDWRc_limit = 1281 
WTRc_limit = 15496 
RTWc_limit = 62758 
CCDLc_limit = 309028 
rwq = 0 
CCDLc_limit_alone = 303753 
WTRc_limit_alone = 14681 
RTWc_limit_alone = 58298 

Commands details: 
total_CMD = 2499645 
n_nop = 1965823 
Read = 268358 
Write = 0 
L2_Alloc = 0 
L2_WB = 764 
n_act = 182684 
n_pre = 182668 
n_ref = 0 
n_req = 268549 
total_req = 269122 

Dual Bus Interface Util: 
issued_total_row = 365352 
issued_total_col = 269122 
Row_Bus_Util =  0.146162 
CoL_Bus_Util = 0.107664 
Either_Row_CoL_Bus_Util = 0.213559 
Issued_on_Two_Bus_Simul_Util = 0.040267 
issued_two_Eff = 0.188550 
queue_avg = 41.995865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.9959
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2499645 n_nop=1960627 n_act=183446 n_pre=183430 n_ref_event=0 n_req=271614 n_rd=271423 n_rd_L2_A=0 n_write=0 n_wr_bk=764 bw_util=0.4356
n_activity=2392947 dram_eff=0.455
bk0: 17977a 654984i bk1: 18003a 633286i bk2: 17417a 720769i bk3: 17559a 709534i bk4: 16842a 750241i bk5: 17305a 725731i bk6: 16227a 790611i bk7: 16847a 759332i bk8: 16674a 749486i bk9: 16701a 775424i bk10: 16260a 782123i bk11: 16748a 718602i bk12: 15967a 765416i bk13: 16805a 705726i bk14: 16799a 712600i bk15: 17292a 659182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.324645
Row_Buffer_Locality_read = 0.324851
Row_Buffer_Locality_write = 0.031414
Bank_Level_Parallism = 12.118754
Bank_Level_Parallism_Col = 2.286641
Bank_Level_Parallism_Ready = 1.077632
write_to_read_ratio_blp_rw_average = 0.020379
GrpLevelPara = 2.010067 

BW Util details:
bwutil = 0.435561 
total_CMD = 2499645 
util_bw = 1088748 
Wasted_Col = 1226401 
Wasted_Row = 50753 
Idle = 133743 

BW Util Bottlenecks: 
RCDc_limit = 2353067 
RCDWRc_limit = 1221 
WTRc_limit = 15214 
RTWc_limit = 75398 
CCDLc_limit = 314370 
rwq = 0 
CCDLc_limit_alone = 307809 
WTRc_limit_alone = 14414 
RTWc_limit_alone = 69637 

Commands details: 
total_CMD = 2499645 
n_nop = 1960627 
Read = 271423 
Write = 0 
L2_Alloc = 0 
L2_WB = 764 
n_act = 183446 
n_pre = 183430 
n_ref = 0 
n_req = 271614 
total_req = 272187 

Dual Bus Interface Util: 
issued_total_row = 366876 
issued_total_col = 272187 
Row_Bus_Util =  0.146771 
CoL_Bus_Util = 0.108890 
Either_Row_CoL_Bus_Util = 0.215638 
Issued_on_Two_Bus_Simul_Util = 0.040024 
issued_two_Eff = 0.185606 
queue_avg = 42.489933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.4899

========= L2 cache stats =========
L2_cache_bank[0]: Access = 201217, Miss = 138489, Miss_rate = 0.688, Pending_hits = 139, Reservation_fails = 405
L2_cache_bank[1]: Access = 200298, Miss = 138487, Miss_rate = 0.691, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[2]: Access = 204358, Miss = 146323, Miss_rate = 0.716, Pending_hits = 97, Reservation_fails = 741
L2_cache_bank[3]: Access = 198808, Miss = 137839, Miss_rate = 0.693, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[4]: Access = 210812, Miss = 160129, Miss_rate = 0.760, Pending_hits = 207, Reservation_fails = 6416
L2_cache_bank[5]: Access = 202346, Miss = 137925, Miss_rate = 0.682, Pending_hits = 177, Reservation_fails = 3361
L2_cache_bank[6]: Access = 216519, Miss = 169715, Miss_rate = 0.784, Pending_hits = 270, Reservation_fails = 119666
L2_cache_bank[7]: Access = 203161, Miss = 138269, Miss_rate = 0.681, Pending_hits = 191, Reservation_fails = 2024
L2_cache_bank[8]: Access = 212677, Miss = 159131, Miss_rate = 0.748, Pending_hits = 177, Reservation_fails = 364
L2_cache_bank[9]: Access = 202446, Miss = 139172, Miss_rate = 0.687, Pending_hits = 123, Reservation_fails = 372
L2_cache_bank[10]: Access = 206179, Miss = 145062, Miss_rate = 0.704, Pending_hits = 104, Reservation_fails = 76
L2_cache_bank[11]: Access = 200533, Miss = 138736, Miss_rate = 0.692, Pending_hits = 86, Reservation_fails = 1703
L2_cache_bank[12]: Access = 202283, Miss = 137994, Miss_rate = 0.682, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[13]: Access = 201084, Miss = 136714, Miss_rate = 0.680, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 201168, Miss = 133934, Miss_rate = 0.666, Pending_hits = 107, Reservation_fails = 1234
L2_cache_bank[15]: Access = 199766, Miss = 133963, Miss_rate = 0.671, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[16]: Access = 199818, Miss = 133252, Miss_rate = 0.667, Pending_hits = 133, Reservation_fails = 69
L2_cache_bank[17]: Access = 199406, Miss = 133532, Miss_rate = 0.670, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[18]: Access = 199533, Miss = 133093, Miss_rate = 0.667, Pending_hits = 102, Reservation_fails = 756
L2_cache_bank[19]: Access = 198126, Miss = 134528, Miss_rate = 0.679, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[20]: Access = 200643, Miss = 133641, Miss_rate = 0.666, Pending_hits = 224, Reservation_fails = 5022
L2_cache_bank[21]: Access = 200778, Miss = 135633, Miss_rate = 0.676, Pending_hits = 183, Reservation_fails = 873
L2_cache_bank[22]: Access = 202379, Miss = 134623, Miss_rate = 0.665, Pending_hits = 188, Reservation_fails = 560
L2_cache_bank[23]: Access = 199322, Miss = 137720, Miss_rate = 0.691, Pending_hits = 151, Reservation_fails = 161
L2_total_cache_accesses = 4863660
L2_total_cache_misses = 3367904
L2_total_cache_miss_rate = 0.6925
L2_total_cache_pending_hits = 3461
L2_total_cache_reservation_fails = 143803
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1492227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2772030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 143803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 584966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3461
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2727
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4852684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 143803
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.144

icnt_total_pkts_mem_to_simt=4863660
icnt_total_pkts_simt_to_mem=4863660
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4863660
Req_Network_cycles = 974723
Req_Network_injected_packets_per_cycle =       4.9898 
Req_Network_conflicts_per_cycle =       6.0695
Req_Network_conflicts_per_cycle_util =       6.2665
Req_Bank_Level_Parallism =       5.1517
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      14.0918
Req_Network_out_buffer_full_per_cycle =       0.2393
Req_Network_out_buffer_avg_util =      41.5586

Reply_Network_injected_packets_num = 4863660
Reply_Network_cycles = 974723
Reply_Network_injected_packets_per_cycle =        4.9898
Reply_Network_conflicts_per_cycle =        2.0418
Reply_Network_conflicts_per_cycle_util =       2.1174
Reply_Bank_Level_Parallism =       5.1745
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1663
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 14 sec (6974 sec)
gpgpu_simulation_rate = 3242 (inst/sec)
gpgpu_simulation_rate = 139 (cycle/sec)
gpgpu_silicon_slowdown = 9820143x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 6968165.7140 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.000000]
Verifying...
	runtime [serial] = 33.670000 ms.
	[max error  0.000000]
Correct
GPGPU-Sim: *** exit detected ***
