
AVRASM ver. 2.1.30  C:\Users\SONY\Desktop\List\test.asm Tue Oct 23 20:42:54 2012

C:\Users\SONY\Desktop\List\test.asm(1072): warning: Register r4 already defined by the .DEF directive
C:\Users\SONY\Desktop\List\test.asm(1073): warning: Register r6 already defined by the .DEF directive
C:\Users\SONY\Desktop\List\test.asm(1074): warning: Register r8 already defined by the .DEF directive
C:\Users\SONY\Desktop\List\test.asm(1075): warning: Register r10 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.60 Evaluation
                 ;(C) Copyright 1998-2012 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega16A
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16A
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _x=R4
                 	.DEF _y=R6
                 	.DEF _z=R8
                 	.DEF _c=R10
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0032 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00002a 0000
00002b 0000      	.DB  0x0,0x0,0x0,0x0
00002c 0000
00002d 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
00002e 0008      	.DW  0x08
00002f 0004      	.DW  0x04
000030 0054      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000031 0000      	.DW  0
                 
                 __RESET:
000032 94f8      	CLI
000033 27ee      	CLR  R30
000034 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000035 e0f1      	LDI  R31,1
000036 bffb      	OUT  GICR,R31
000037 bfeb      	OUT  GICR,R30
000038 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000039 e1f8      	LDI  R31,0x18
00003a bdf1      	OUT  WDTCR,R31
00003b bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00003c e08d      	LDI  R24,(14-2)+1
00003d e0a2      	LDI  R26,2
00003e 27bb      	CLR  R27
                 __CLEAR_REG:
00003f 93ed      	ST   X+,R30
000040 958a      	DEC  R24
000041 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000042 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000043 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000044 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000045 93ed      	ST   X+,R30
000046 9701      	SBIW R24,1
000047 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000048 e5ec      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000049 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004a 9185      	LPM  R24,Z+
00004b 9195      	LPM  R25,Z+
00004c 9700      	SBIW R24,0
00004d f061      	BREQ __GLOBAL_INI_END
00004e 91a5      	LPM  R26,Z+
00004f 91b5      	LPM  R27,Z+
000050 9005      	LPM  R0,Z+
000051 9015      	LPM  R1,Z+
000052 01bf      	MOVW R22,R30
000053 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000054 9005      	LPM  R0,Z+
000055 920d      	ST   X+,R0
000056 9701      	SBIW R24,1
000057 f7e1      	BRNE __GLOBAL_INI_LOOP
000058 01fb      	MOVW R30,R22
000059 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005a e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005b bfed      	OUT  SPL,R30
00005c e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005d bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005e e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00005f e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000060 940c 0062 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V2.60 Evaluation
                 ;Automatic Program Generator
                 ;© Copyright 1998-2012 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 22-10-2012
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;// Declare your global variables here
                 ;int x = 0;
                 ;int y = 0;
                 ;int z = 0;
                 ;int c = 0;
                 ;
                 ;void main(void)
                 ; 0000 0021 {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 0022 // Declare your local variables here
                 ; 0000 0023 
                 ; 0000 0024 // Input/Output Ports initialization
                 ; 0000 0025 // Port A initialization
                 ; 0000 0026 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0027 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000062 e0e0      	LDI  R30,LOW(0)
000063 bbea      	OUT  0x1A,R30
                 ; 0000 0028 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0029 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000064 bbeb      	OUT  0x1B,R30
                 ; 0000 002A 
                 ; 0000 002B // Port B initialization
                 ; 0000 002C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 002D DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000065 bbe7      	OUT  0x17,R30
                 ; 0000 002E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 002F PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000066 bbe8      	OUT  0x18,R30
                 ; 0000 0030 
                 ; 0000 0031 // Port C initialization
                 ; 0000 0032 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0033 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000067 bbe4      	OUT  0x14,R30
                 ; 0000 0034 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0035 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000068 bbe5      	OUT  0x15,R30
                 ; 0000 0036 
                 ; 0000 0037 // Port D initialization
                 ; 0000 0038 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0039 DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
000069 efef      	LDI  R30,LOW(255)
00006a bbe1      	OUT  0x11,R30
                 ; 0000 003A // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 003B PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00006b e0e0      	LDI  R30,LOW(0)
00006c bbe2      	OUT  0x12,R30
                 ; 0000 003C 
                 ; 0000 003D // Timer/Counter 0 initialization
                 ; 0000 003E // Clock source: System Clock
                 ; 0000 003F // Clock value: Timer 0 Stopped
                 ; 0000 0040 // Mode: Normal top=0xFF
                 ; 0000 0041 // OC0 output: Disconnected
                 ; 0000 0042 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00006d bfe3      	OUT  0x33,R30
                 ; 0000 0043 TCNT0=0x00;
00006e bfe2      	OUT  0x32,R30
                 ; 0000 0044 OCR0=0x00;
00006f bfec      	OUT  0x3C,R30
                 ; 0000 0045 
                 ; 0000 0046 // Timer/Counter 1 initialization
                 ; 0000 0047 // Clock source: System Clock
                 ; 0000 0048 // Clock value: Timer1 Stopped
                 ; 0000 0049 // Mode: Normal top=0xFFFF
                 ; 0000 004A // OC1A output: Disconnected
                 ; 0000 004B // OC1B output: Disconnected
                 ; 0000 004C // Noise Canceler: Off
                 ; 0000 004D // Input Capture on Falling Edge
                 ; 0000 004E // Timer1 Overflow Interrupt: Off
                 ; 0000 004F // Input Capture Interrupt: Off
                 ; 0000 0050 // Compare A Match Interrupt: Off
                 ; 0000 0051 // Compare B Match Interrupt: Off
                 ; 0000 0052 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000070 bdef      	OUT  0x2F,R30
                 ; 0000 0053 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000071 bdee      	OUT  0x2E,R30
                 ; 0000 0054 TCNT1H=0x00;
000072 bded      	OUT  0x2D,R30
                 ; 0000 0055 TCNT1L=0x00;
000073 bdec      	OUT  0x2C,R30
                 ; 0000 0056 ICR1H=0x00;
000074 bde7      	OUT  0x27,R30
                 ; 0000 0057 ICR1L=0x00;
000075 bde6      	OUT  0x26,R30
                 ; 0000 0058 OCR1AH=0x00;
000076 bdeb      	OUT  0x2B,R30
                 ; 0000 0059 OCR1AL=0x00;
000077 bdea      	OUT  0x2A,R30
                 ; 0000 005A OCR1BH=0x00;
000078 bde9      	OUT  0x29,R30
                 ; 0000 005B OCR1BL=0x00;
000079 bde8      	OUT  0x28,R30
                 ; 0000 005C 
                 ; 0000 005D // Timer/Counter 2 initialization
                 ; 0000 005E // Clock source: System Clock
                 ; 0000 005F // Clock value: Timer2 Stopped
                 ; 0000 0060 // Mode: Normal top=0xFF
                 ; 0000 0061 // OC2 output: Disconnected
                 ; 0000 0062 ASSR=0<<AS2;
00007a bde2      	OUT  0x22,R30
                 ; 0000 0063 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00007b bde5      	OUT  0x25,R30
                 ; 0000 0064 TCNT2=0x00;
00007c bde4      	OUT  0x24,R30
                 ; 0000 0065 OCR2=0x00;
00007d bde3      	OUT  0x23,R30
                 ; 0000 0066 
                 ; 0000 0067 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0068 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00007e bfe9      	OUT  0x39,R30
                 ; 0000 0069 
                 ; 0000 006A // External Interrupt(s) initialization
                 ; 0000 006B // INT0: Off
                 ; 0000 006C // INT1: Off
                 ; 0000 006D // INT2: Off
                 ; 0000 006E MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00007f bfe5      	OUT  0x35,R30
                 ; 0000 006F MCUCSR=(0<<ISC2);
000080 bfe4      	OUT  0x34,R30
                 ; 0000 0070 
                 ; 0000 0071 // USART initialization
                 ; 0000 0072 // USART disabled
                 ; 0000 0073 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000081 b9ea      	OUT  0xA,R30
                 ; 0000 0074 
                 ; 0000 0075 // Analog Comparator initialization
                 ; 0000 0076 // Analog Comparator: Off
                 ; 0000 0077 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000082 e8e0      	LDI  R30,LOW(128)
000083 b9e8      	OUT  0x8,R30
                 ; 0000 0078 SFIOR=(0<<ACME);
000084 e0e0      	LDI  R30,LOW(0)
000085 bfe0      	OUT  0x30,R30
                 ; 0000 0079 
                 ; 0000 007A // ADC initialization
                 ; 0000 007B // ADC disabled
                 ; 0000 007C ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000086 b9e6      	OUT  0x6,R30
                 ; 0000 007D 
                 ; 0000 007E // SPI initialization
                 ; 0000 007F // SPI disabled
                 ; 0000 0080 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000087 b9ed      	OUT  0xD,R30
                 ; 0000 0081 
                 ; 0000 0082 // TWI initialization
                 ; 0000 0083 // TWI disabled
                 ; 0000 0084 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000088 bfe6      	OUT  0x36,R30
                 ; 0000 0085 PORTD.4 = 1;
000089 9a94      	SBI  0x12,4
                 ; 0000 0086 PORTD.5 = 1;
00008a 9a95      	SBI  0x12,5
                 ; 0000 0087 while (1)
                 _0x7:
                 ; 0000 0088       {
                 ; 0000 0089 
                 ; 0000 008A //0th part
                 ; 0000 008B if( PINA.3 == 0){
00008b 99cb      	SBIC 0x19,3
00008c c024      	RJMP _0xA
                 ; 0000 008C             z=0;
00008d 2488      	CLR  R8
00008e 2499      	CLR  R9
                 ; 0000 008D             if( PINA.0 == 1 && PINA.1 == 0 && PINA.2 == 1) {
00008f 9bc8      	SBIS 0x19,0
000090 c004      	RJMP _0xC
000091 d0fe      	RCALL SUBOPT_0x0
000092 f411      	BRNE _0xC
000093 99ca      	SBIC 0x19,2
000094 c001      	RJMP _0xD
                 _0xC:
000095 c001      	RJMP _0xB
                 _0xD:
                 ; 0000 008E                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
000096 d0fe      	RCALL SUBOPT_0x1
                 ; 0000 008F                 delay_ms(1);
                 ; 0000 0090                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 0091                 delay_ms(2);
                 ; 0000 0092             }
                 ; 0000 0093             if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 _0xB:
000097 9bc8      	SBIS 0x19,0
000098 c004      	RJMP _0x1F
000099 9bc9      	SBIS 0x19,1
00009a c002      	RJMP _0x1F
00009b 99ca      	SBIC 0x19,2
00009c c001      	RJMP _0x20
                 _0x1F:
00009d c004      	RJMP _0x1E
                 _0x20:
                 ; 0000 0094                   PORTD.2 = 0;
00009e d104      	RCALL SUBOPT_0x2
                 ; 0000 0095                   PORTD.3 = 1;
                 ; 0000 0096                   PORTD.7 = 0;
                 ; 0000 0097                   PORTD.6 = 1;
                 ; 0000 0098                   delay_ms(2);
00009f e0a2      	LDI  R26,LOW(2)
0000a0 e0b0      	LDI  R27,0
0000a1 d167      	RCALL _delay_ms
                 ; 0000 0099              }
                 ; 0000 009A              if( PINA.0 == 0 && PINA.2 == 1) {
                 _0x1E:
0000a2 d105      	RCALL SUBOPT_0x3
0000a3 f411      	BRNE _0x2A
0000a4 99ca      	SBIC 0x19,2
0000a5 c001      	RJMP _0x2B
                 _0x2A:
0000a6 c002      	RJMP _0x29
                 _0x2B:
                 ; 0000 009B                   PORTD.6 = 0;
0000a7 d105      	RCALL SUBOPT_0x4
                 ; 0000 009C                   PORTD.7 = 0;
                 ; 0000 009D                   PORTD.2 = 1;
                 ; 0000 009E                   PORTD.3 = 0;
                 ; 0000 009F                   delay_ms(2);
0000a8 d109      	RCALL SUBOPT_0x5
                 ; 0000 00A0                   PORTD.2 = 0;
                 ; 0000 00A1                   PORTD.3 = 0;
                 ; 0000 00A2                   delay_ms(1);
                 ; 0000 00A3               }
                 ; 0000 00A4              if( PINA.0 == 1 && PINA.2 == 0) {
                 _0x29:
0000a9 9bc8      	SBIS 0x19,0
0000aa c002      	RJMP _0x39
0000ab d10e      	RCALL SUBOPT_0x6
0000ac f009      	BREQ _0x3A
                 _0x39:
0000ad c002      	RJMP _0x38
                 _0x3A:
                 ; 0000 00A5                   PORTD.6 = 0;
0000ae d110      	RCALL SUBOPT_0x7
                 ; 0000 00A6                   PORTD.7 = 1;
                 ; 0000 00A7                   PORTD.2 = 0;
                 ; 0000 00A8                   PORTD.3 = 0;
                 ; 0000 00A9                   delay_ms(2);
0000af d114      	RCALL SUBOPT_0x8
                 ; 0000 00AA                   PORTD.6 = 0;
                 ; 0000 00AB                   PORTD.7 = 0;
                 ; 0000 00AC                   delay_ms(1);
                 ; 0000 00AD               }
                 ; 0000 00AE       }
                 _0x38:
                 ; 0000 00AF 
                 ; 0000 00B0 
                 ; 0000 00B1  //1ST PART
                 ; 0000 00B2  else{   if( PINA.3 == 1 && x==0){
0000b0 c09d      	RJMP _0x47
                 _0xA:
0000b1 9bcb      	SBIS 0x19,3
0000b2 c004      	RJMP _0x49
0000b3 2400      	CLR  R0
0000b4 1404      	CP   R0,R4
0000b5 0405      	CPC  R0,R5
0000b6 f009      	BREQ _0x4A
                 _0x49:
0000b7 c029      	RJMP _0x48
                 _0x4A:
                 ; 0000 00B3           x++;
0000b8 01f2      	MOVW R30,R4
0000b9 9631      	ADIW R30,1
0000ba 012f      	MOVW R4,R30
0000bb 9731      	SBIW R30,1
                 ; 0000 00B4           z++;
0000bc d10f      	RCALL SUBOPT_0x9
                 ; 0000 00B5             if(x>0) PORTC.2 = 1;
0000bd 2400      	CLR  R0
0000be 1404      	CP   R0,R4
0000bf 0405      	CPC  R0,R5
0000c0 f40c      	BRGE _0x4B
0000c1 9aaa      	SBI  0x15,2
                 ; 0000 00B6 
                 ; 0000 00B7             if( PINA.0 == 1 && PINA.1 == 0 && PINA.2 == 1) {
                 _0x4B:
0000c2 9bc8      	SBIS 0x19,0
0000c3 c004      	RJMP _0x4F
0000c4 d0cb      	RCALL SUBOPT_0x0
0000c5 f411      	BRNE _0x4F
0000c6 99ca      	SBIC 0x19,2
0000c7 c001      	RJMP _0x50
                 _0x4F:
0000c8 c001      	RJMP _0x4E
                 _0x50:
                 ; 0000 00B8                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
0000c9 d0cb      	RCALL SUBOPT_0x1
                 ; 0000 00B9                 delay_ms(1);
                 ; 0000 00BA                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 00BB                 delay_ms(2);
                 ; 0000 00BC             }
                 ; 0000 00BD             if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 _0x4E:
0000ca 9bc8      	SBIS 0x19,0
0000cb c004      	RJMP _0x62
0000cc 9bc9      	SBIS 0x19,1
0000cd c002      	RJMP _0x62
0000ce 99ca      	SBIC 0x19,2
0000cf c001      	RJMP _0x63
                 _0x62:
0000d0 c002      	RJMP _0x61
                 _0x63:
                 ; 0000 00BE                   PORTD.2 = 0;
0000d1 d0d1      	RCALL SUBOPT_0x2
                 ; 0000 00BF                   PORTD.3 = 1;
                 ; 0000 00C0                   PORTD.7 = 0;
                 ; 0000 00C1                   PORTD.6 = 1;
                 ; 0000 00C2                   delay_ms(1);
0000d2 d0fe      	RCALL SUBOPT_0xA
                 ; 0000 00C3                   PORTD.2 = 0;
                 ; 0000 00C4                   PORTD.3 = 0;
                 ; 0000 00C5                   PORTD.7 = 0;
                 ; 0000 00C6                   PORTD.6 = 0;
                 ; 0000 00C7                   delay_ms(2);
                 ; 0000 00C8              }
                 ; 0000 00C9              if( PINA.0 == 0 && PINA.2 == 1) {
                 _0x61:
0000d3 d0d4      	RCALL SUBOPT_0x3
0000d4 f411      	BRNE _0x75
0000d5 99ca      	SBIC 0x19,2
0000d6 c001      	RJMP _0x76
                 _0x75:
0000d7 c002      	RJMP _0x74
                 _0x76:
                 ; 0000 00CA                   PORTD.6 = 0;
0000d8 d0d4      	RCALL SUBOPT_0x4
                 ; 0000 00CB                   PORTD.7 = 0;
                 ; 0000 00CC                   PORTD.2 = 1;
                 ; 0000 00CD                   PORTD.3 = 0;
                 ; 0000 00CE                   delay_ms(5);
0000d9 d101      	RCALL SUBOPT_0xB
                 ; 0000 00CF                   PORTD.2 = 0;
                 ; 0000 00D0                   PORTD.3 = 0;
                 ; 0000 00D1                   delay_ms(3);
                 ; 0000 00D2               }
                 ; 0000 00D3              if( PINA.0 == 1 && PINA.2 == 0) {
                 _0x74:
0000da 9bc8      	SBIS 0x19,0
0000db c002      	RJMP _0x84
0000dc d0dd      	RCALL SUBOPT_0x6
0000dd f009      	BREQ _0x85
                 _0x84:
0000de c002      	RJMP _0x83
                 _0x85:
                 ; 0000 00D4                   PORTD.6 = 0;
0000df d0df      	RCALL SUBOPT_0x7
                 ; 0000 00D5                   PORTD.7 = 1;
                 ; 0000 00D6                   PORTD.2 = 0;
                 ; 0000 00D7                   PORTD.3 = 0;
                 ; 0000 00D8                   delay_ms(5);
0000e0 d102      	RCALL SUBOPT_0xC
                 ; 0000 00D9                   PORTD.6 = 0;
                 ; 0000 00DA                   PORTD.7 = 0;
                 ; 0000 00DB                   delay_ms(3);
                 ; 0000 00DC               }
                 ; 0000 00DD       }
                 _0x83:
                 ; 0000 00DE 
                 ; 0000 00DF       if( PINA.3 == 1 && x>0 && z>0){
                 _0x48:
0000e1 9bcb      	SBIS 0x19,3
0000e2 c008      	RJMP _0x93
0000e3 2400      	CLR  R0
0000e4 1404      	CP   R0,R4
0000e5 0405      	CPC  R0,R5
0000e6 f424      	BRGE _0x93
0000e7 2400      	CLR  R0
0000e8 1408      	CP   R0,R8
0000e9 0409      	CPC  R0,R9
0000ea f00c      	BRLT _0x94
                 _0x93:
0000eb c028      	RJMP _0x92
                 _0x94:
                 ; 0000 00E0             if( PINA.0 == 1 && PINA.1 == 0 && PINA.2 == 1) {
0000ec 9bc8      	SBIS 0x19,0
0000ed c004      	RJMP _0x96
0000ee d0a1      	RCALL SUBOPT_0x0
0000ef f411      	BRNE _0x96
0000f0 99ca      	SBIC 0x19,2
0000f1 c001      	RJMP _0x97
                 _0x96:
0000f2 c005      	RJMP _0x95
                 _0x97:
                 ; 0000 00E1                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 1;
0000f3 9a92      	SBI  0x12,2
0000f4 9893      	CBI  0x12,3
0000f5 9897      	CBI  0x12,7
0000f6 9a96      	SBI  0x12,6
                 ; 0000 00E2                 delay_ms(1);
0000f7 d0d9      	RCALL SUBOPT_0xA
                 ; 0000 00E3                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 00E4                 delay_ms(2);
                 ; 0000 00E5             }
                 ; 0000 00E6             if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 _0x95:
0000f8 9bc8      	SBIS 0x19,0
0000f9 c004      	RJMP _0xA9
0000fa 9bc9      	SBIS 0x19,1
0000fb c002      	RJMP _0xA9
0000fc 99ca      	SBIC 0x19,2
0000fd c001      	RJMP _0xAA
                 _0xA9:
0000fe c007      	RJMP _0xA8
                 _0xAA:
                 ; 0000 00E7                   PORTD.2 = 0;
0000ff 9892      	CBI  0x12,2
                 ; 0000 00E8                   PORTD.3 = 1;
000100 9a93      	SBI  0x12,3
                 ; 0000 00E9                   PORTD.7 = 1;
000101 9a97      	SBI  0x12,7
                 ; 0000 00EA                   PORTD.6 = 0;
000102 9896      	CBI  0x12,6
                 ; 0000 00EB                   delay_ms(2);
000103 e0a2      	LDI  R26,LOW(2)
000104 e0b0      	LDI  R27,0
000105 d103      	RCALL _delay_ms
                 ; 0000 00EC              }
                 ; 0000 00ED              if( PINA.0 == 0 && PINA.2 == 1) {
                 _0xA8:
000106 d0a1      	RCALL SUBOPT_0x3
000107 f411      	BRNE _0xB4
000108 99ca      	SBIC 0x19,2
000109 c001      	RJMP _0xB5
                 _0xB4:
00010a c002      	RJMP _0xB3
                 _0xB5:
                 ; 0000 00EE                   PORTD.6 = 0;
00010b d0a1      	RCALL SUBOPT_0x4
                 ; 0000 00EF                   PORTD.7 = 0;
                 ; 0000 00F0                   PORTD.2 = 1;
                 ; 0000 00F1                   PORTD.3 = 0;
                 ; 0000 00F2                   delay_ms(5);
00010c d0ce      	RCALL SUBOPT_0xB
                 ; 0000 00F3                   PORTD.2 = 0;
                 ; 0000 00F4                   PORTD.3 = 0;
                 ; 0000 00F5                   delay_ms(3);
                 ; 0000 00F6               }
                 ; 0000 00F7              if( PINA.0 == 1 && PINA.2 == 0) {
                 _0xB3:
00010d 9bc8      	SBIS 0x19,0
00010e c002      	RJMP _0xC3
00010f d0aa      	RCALL SUBOPT_0x6
000110 f009      	BREQ _0xC4
                 _0xC3:
000111 c002      	RJMP _0xC2
                 _0xC4:
                 ; 0000 00F8                   PORTD.6 = 0;
000112 d0ac      	RCALL SUBOPT_0x7
                 ; 0000 00F9                   PORTD.7 = 1;
                 ; 0000 00FA                   PORTD.2 = 0;
                 ; 0000 00FB                   PORTD.3 = 0;
                 ; 0000 00FC                   delay_ms(5);
000113 d0cf      	RCALL SUBOPT_0xC
                 ; 0000 00FD                   PORTD.6 = 0;
                 ; 0000 00FE                   PORTD.7 = 0;
                 ; 0000 00FF                   delay_ms(3);
                 ; 0000 0100               }
                 ; 0000 0101       }
                 _0xC2:
                 ; 0000 0102 //2nd part
                 ; 0000 0103   if( PINA.3 == 1 && x>0 && z==0 && y==0) {
                 _0x92:
000114 9bcb      	SBIS 0x19,3
000115 c00c      	RJMP _0xD2
000116 2400      	CLR  R0
000117 1404      	CP   R0,R4
000118 0405      	CPC  R0,R5
000119 f444      	BRGE _0xD2
00011a 2400      	CLR  R0
00011b 1408      	CP   R0,R8
00011c 0409      	CPC  R0,R9
00011d f421      	BRNE _0xD2
00011e 2400      	CLR  R0
00011f 1406      	CP   R0,R6
000120 0407      	CPC  R0,R7
000121 f009      	BREQ _0xD3
                 _0xD2:
000122 c02b      	RJMP _0xD1
                 _0xD3:
                 ; 0000 0104           z++;
000123 d0a8      	RCALL SUBOPT_0x9
                 ; 0000 0105           y++;
000124 01f3      	MOVW R30,R6
000125 9631      	ADIW R30,1
000126 013f      	MOVW R6,R30
000127 9731      	SBIW R30,1
                 ; 0000 0106             if(y>0) PORTC.1 = 1;
000128 2400      	CLR  R0
000129 1406      	CP   R0,R6
00012a 0407      	CPC  R0,R7
00012b f40c      	BRGE _0xD4
00012c 9aa9      	SBI  0x15,1
                 ; 0000 0107 
                 ; 0000 0108             if( PINA.0 == 1 && PINA.1 == 0 && PINA.2 == 1) {
                 _0xD4:
00012d 9bc8      	SBIS 0x19,0
00012e c004      	RJMP _0xD8
00012f d060      	RCALL SUBOPT_0x0
000130 f411      	BRNE _0xD8
000131 99ca      	SBIC 0x19,2
000132 c001      	RJMP _0xD9
                 _0xD8:
000133 c001      	RJMP _0xD7
                 _0xD9:
                 ; 0000 0109                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
000134 d060      	RCALL SUBOPT_0x1
                 ; 0000 010A                 delay_ms(1);
                 ; 0000 010B                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 010C                 delay_ms(2);
                 ; 0000 010D             }
                 ; 0000 010E             if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 _0xD7:
000135 9bc8      	SBIS 0x19,0
000136 c004      	RJMP _0xEB
000137 9bc9      	SBIS 0x19,1
000138 c002      	RJMP _0xEB
000139 99ca      	SBIC 0x19,2
00013a c001      	RJMP _0xEC
                 _0xEB:
00013b c004      	RJMP _0xEA
                 _0xEC:
                 ; 0000 010F                   PORTD.2 = 0;
00013c d066      	RCALL SUBOPT_0x2
                 ; 0000 0110                   PORTD.3 = 1;
                 ; 0000 0111                   PORTD.7 = 0;
                 ; 0000 0112                   PORTD.6 = 1;
                 ; 0000 0113                   delay_ms(2);
00013d e0a2      	LDI  R26,LOW(2)
00013e e0b0      	LDI  R27,0
00013f d0c9      	RCALL _delay_ms
                 ; 0000 0114              }
                 ; 0000 0115              if( PINA.0 == 0 && PINA.2 == 1) {
                 _0xEA:
000140 d067      	RCALL SUBOPT_0x3
000141 f411      	BRNE _0xF6
000142 99ca      	SBIC 0x19,2
000143 c001      	RJMP _0xF7
                 _0xF6:
000144 c002      	RJMP _0xF5
                 _0xF7:
                 ; 0000 0116                   PORTD.6 = 0;
000145 d067      	RCALL SUBOPT_0x4
                 ; 0000 0117                   PORTD.7 = 0;
                 ; 0000 0118                   PORTD.2 = 1;
                 ; 0000 0119                   PORTD.3 = 0;
                 ; 0000 011A                   delay_ms(2);
000146 d06b      	RCALL SUBOPT_0x5
                 ; 0000 011B                   PORTD.2 = 0;
                 ; 0000 011C                   PORTD.3 = 0;
                 ; 0000 011D                   delay_ms(1);
                 ; 0000 011E               }
                 ; 0000 011F              if( PINA.0 == 1 && PINA.2 == 0) {
                 _0xF5:
000147 9bc8      	SBIS 0x19,0
000148 c002      	RJMP _0x105
000149 d070      	RCALL SUBOPT_0x6
00014a f009      	BREQ _0x106
                 _0x105:
00014b c002      	RJMP _0x104
                 _0x106:
                 ; 0000 0120                   PORTD.6 = 0;
00014c d072      	RCALL SUBOPT_0x7
                 ; 0000 0121                   PORTD.7 = 1;
                 ; 0000 0122                   PORTD.2 = 0;
                 ; 0000 0123                   PORTD.3 = 0;
                 ; 0000 0124                   delay_ms(2);
00014d d076      	RCALL SUBOPT_0x8
                 ; 0000 0125                   PORTD.6 = 0;
                 ; 0000 0126                   PORTD.7 = 0;
                 ; 0000 0127                   delay_ms(1);
                 ; 0000 0128               }
                 ; 0000 0129       }
                 _0x104:
                 ; 0000 012A }//else ends here
                 _0xD1:
                 _0x47:
                 ; 0000 012B 
                 ; 0000 012C 
                 ; 0000 012D 
                 ; 0000 012E //3rd Part......wall
                 ; 0000 012F if(PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1 && (PINA.3 == 1 || PINA.4 == 1 || PINA.5 == 1)){
00014e 9bc8      	SBIS 0x19,0
00014f c00b      	RJMP _0x114
000150 9bc9      	SBIS 0x19,1
000151 c009      	RJMP _0x114
000152 9bca      	SBIS 0x19,2
000153 c007      	RJMP _0x114
000154 99cb      	SBIC 0x19,3
000155 c004      	RJMP _0x115
000156 99cc      	SBIC 0x19,4
000157 c002      	RJMP _0x115
000158 9bcd      	SBIS 0x19,5
000159 c001      	RJMP _0x114
                 _0x115:
00015a c001      	RJMP _0x117
                 _0x114:
00015b c032      	RJMP _0x113
                 _0x117:
                 ; 0000 0130             if( PINA.3 == 1 && PINA.4 == 0 && PINA.5 == 0) {
00015c 9bcb      	SBIS 0x19,3
00015d c004      	RJMP _0x119
00015e d08c      	RCALL SUBOPT_0xD
00015f f411      	BRNE _0x119
000160 d08f      	RCALL SUBOPT_0xE
000161 f009      	BREQ _0x11A
                 _0x119:
000162 c006      	RJMP _0x118
                 _0x11A:
                 ; 0000 0131                   PORTD.2 = 1;
000163 9a92      	SBI  0x12,2
                 ; 0000 0132                   PORTD.3 = 0;
000164 9893      	CBI  0x12,3
                 ; 0000 0133                   PORTD.7 = 1;
000165 9a97      	SBI  0x12,7
                 ; 0000 0134                   PORTD.6 = 0;
000166 9896      	CBI  0x12,6
                 ; 0000 0135                   delay_ms(1);
000167 e0a1      	LDI  R26,LOW(1)
000168 d08c      	RCALL SUBOPT_0xF
                 ; 0000 0136                   PORTD.2 = 0;
                 ; 0000 0137                   PORTD.3 = 0;
                 ; 0000 0138                   PORTD.7 = 0;
                 ; 0000 0139                   PORTD.6 = 0;
                 ; 0000 013A                   delay_ms(3);
                 ; 0000 013B                   }
                 ; 0000 013C 
                 ; 0000 013D                   if( PINA.3 == 0 && PINA.4 == 0 && PINA.5 == 0) {
                 _0x118:
000169 d094      	RCALL SUBOPT_0x10
00016a f421      	BRNE _0x12C
00016b d07f      	RCALL SUBOPT_0xD
00016c f411      	BRNE _0x12C
00016d d082      	RCALL SUBOPT_0xE
00016e f009      	BREQ _0x12D
                 _0x12C:
00016f c006      	RJMP _0x12B
                 _0x12D:
                 ; 0000 013E                   PORTD.2 = 1;
000170 9a92      	SBI  0x12,2
                 ; 0000 013F                   PORTD.3 = 0;
000171 9893      	CBI  0x12,3
                 ; 0000 0140                   PORTD.7 = 0;
000172 9897      	CBI  0x12,7
                 ; 0000 0141                   PORTD.6 = 0;
000173 9896      	CBI  0x12,6
                 ; 0000 0142                   delay_ms(3);
000174 e0a3      	LDI  R26,LOW(3)
000175 d07f      	RCALL SUBOPT_0xF
                 ; 0000 0143                   PORTD.2 = 0;
                 ; 0000 0144                   PORTD.3 = 0;
                 ; 0000 0145                   PORTD.7 = 0;
                 ; 0000 0146                   PORTD.6 = 0;
                 ; 0000 0147                   delay_ms(3);
                 ; 0000 0148                   }
                 ; 0000 0149 
                 ; 0000 014A                   if( PINA.3 == 0 && PINA.4 == 1 && PINA.5 == 1) {
                 _0x12B:
000176 d087      	RCALL SUBOPT_0x10
000177 f421      	BRNE _0x13F
000178 9bcc      	SBIS 0x19,4
000179 c002      	RJMP _0x13F
00017a 99cd      	SBIC 0x19,5
00017b c001      	RJMP _0x140
                 _0x13F:
00017c c001      	RJMP _0x13E
                 _0x140:
                 ; 0000 014B                   PORTD.2 = 0;
00017d d085      	RCALL SUBOPT_0x11
                 ; 0000 014C                   PORTD.3 = 0;
                 ; 0000 014D                   PORTD.7 = 1;
                 ; 0000 014E                   PORTD.6 = 0;
                 ; 0000 014F                   delay_ms(3);
                 ; 0000 0150                   PORTD.2 = 0;
                 ; 0000 0151                   PORTD.3 = 0;
                 ; 0000 0152                   PORTD.7 = 0;
                 ; 0000 0153                   PORTD.6 = 0;
                 ; 0000 0154                   delay_ms(3);
                 ; 0000 0155                   }
                 ; 0000 0156                   if( PINA.3 == 0 && PINA.4 == 1 && PINA.5 == 0) {
                 _0x13E:
00017e d07f      	RCALL SUBOPT_0x10
00017f f421      	BRNE _0x152
000180 9bcc      	SBIS 0x19,4
000181 c002      	RJMP _0x152
000182 d06d      	RCALL SUBOPT_0xE
000183 f009      	BREQ _0x153
                 _0x152:
000184 c001      	RJMP _0x151
                 _0x153:
                 ; 0000 0157                   PORTD.2 = 0;
000185 d07d      	RCALL SUBOPT_0x11
                 ; 0000 0158                   PORTD.3 = 0;
                 ; 0000 0159                   PORTD.7 = 1;
                 ; 0000 015A                   PORTD.6 = 0;
                 ; 0000 015B                   delay_ms(3);
                 ; 0000 015C                   PORTD.2 = 0;
                 ; 0000 015D                   PORTD.3 = 0;
                 ; 0000 015E                   PORTD.7 = 0;
                 ; 0000 015F                   PORTD.6 = 0;
                 ; 0000 0160                   delay_ms(3);
                 ; 0000 0161                   }
                 ; 0000 0162                   if( PINA.3 == 1 && PINA.4 == 1 && PINA.5 == 0) {
                 _0x151:
000186 9bcb      	SBIS 0x19,3
000187 c004      	RJMP _0x165
000188 9bcc      	SBIS 0x19,4
000189 c002      	RJMP _0x165
00018a d065      	RCALL SUBOPT_0xE
00018b f009      	BREQ _0x166
                 _0x165:
00018c c001      	RJMP _0x164
                 _0x166:
                 ; 0000 0163                   PORTD.2 = 0;
00018d d075      	RCALL SUBOPT_0x11
                 ; 0000 0164                   PORTD.3 = 0;
                 ; 0000 0165                   PORTD.7 = 1;
                 ; 0000 0166                   PORTD.6 = 0;
                 ; 0000 0167                   delay_ms(3);
                 ; 0000 0168                   PORTD.2 = 0;
                 ; 0000 0169                   PORTD.3 = 0;
                 ; 0000 016A                   PORTD.7 = 0;
                 ; 0000 016B                   PORTD.6 = 0;
                 ; 0000 016C                   delay_ms(3);
                 ; 0000 016D                   }
                 ; 0000 016E 
                 ; 0000 016F }
                 _0x164:
                 ; 0000 0170 
                 ; 0000 0171       }
                 _0x113:
00018e cefc      	RJMP _0x7
                 ; 0000 0172 }
                 _0x177:
00018f cfff      	RJMP _0x177
                 ; .FEND
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x0:
000190 e0a0      	LDI  R26,0
000191 99c9      	SBIC 0x19,1
000192 e0a1      	LDI  R26,1
000193 30a0      	CPI  R26,LOW(0x0)
000194 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:24 WORDS
                 SUBOPT_0x1:
000195 9a92      	SBI  0x12,2
000196 9893      	CBI  0x12,3
000197 9a97      	SBI  0x12,7
000198 9896      	CBI  0x12,6
000199 e0a1      	LDI  R26,LOW(1)
00019a e0b0      	LDI  R27,0
00019b d06d      	RCALL _delay_ms
00019c 9892      	CBI  0x12,2
00019d 9893      	CBI  0x12,3
00019e 9897      	CBI  0x12,7
00019f 9896      	CBI  0x12,6
0001a0 e0a2      	LDI  R26,LOW(2)
0001a1 e0b0      	LDI  R27,0
0001a2 c066      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x2:
0001a3 9892      	CBI  0x12,2
0001a4 9a93      	SBI  0x12,3
0001a5 9897      	CBI  0x12,7
0001a6 9a96      	SBI  0x12,6
0001a7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x3:
0001a8 e0a0      	LDI  R26,0
0001a9 99c8      	SBIC 0x19,0
0001aa e0a1      	LDI  R26,1
0001ab 30a0      	CPI  R26,LOW(0x0)
0001ac 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x4:
0001ad 9896      	CBI  0x12,6
0001ae 9897      	CBI  0x12,7
0001af 9a92      	SBI  0x12,2
0001b0 9893      	CBI  0x12,3
0001b1 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x5:
0001b2 e0a2      	LDI  R26,LOW(2)
0001b3 e0b0      	LDI  R27,0
0001b4 d054      	RCALL _delay_ms
0001b5 9892      	CBI  0x12,2
0001b6 9893      	CBI  0x12,3
0001b7 e0a1      	LDI  R26,LOW(1)
0001b8 e0b0      	LDI  R27,0
0001b9 c04f      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x6:
0001ba e0a0      	LDI  R26,0
0001bb 99ca      	SBIC 0x19,2
0001bc e0a1      	LDI  R26,1
0001bd 30a0      	CPI  R26,LOW(0x0)
0001be 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x7:
0001bf 9896      	CBI  0x12,6
0001c0 9a97      	SBI  0x12,7
0001c1 9892      	CBI  0x12,2
0001c2 9893      	CBI  0x12,3
0001c3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x8:
0001c4 e0a2      	LDI  R26,LOW(2)
0001c5 e0b0      	LDI  R27,0
0001c6 d042      	RCALL _delay_ms
0001c7 9896      	CBI  0x12,6
0001c8 9897      	CBI  0x12,7
0001c9 e0a1      	LDI  R26,LOW(1)
0001ca e0b0      	LDI  R27,0
0001cb c03d      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x9:
0001cc 01f4      	MOVW R30,R8
0001cd 9631      	ADIW R30,1
0001ce 014f      	MOVW R8,R30
0001cf 9731      	SBIW R30,1
0001d0 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0xA:
0001d1 e0a1      	LDI  R26,LOW(1)
0001d2 e0b0      	LDI  R27,0
0001d3 d035      	RCALL _delay_ms
0001d4 9892      	CBI  0x12,2
0001d5 9893      	CBI  0x12,3
0001d6 9897      	CBI  0x12,7
0001d7 9896      	CBI  0x12,6
0001d8 e0a2      	LDI  R26,LOW(2)
0001d9 e0b0      	LDI  R27,0
0001da c02e      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0xB:
0001db e0a5      	LDI  R26,LOW(5)
0001dc e0b0      	LDI  R27,0
0001dd d02b      	RCALL _delay_ms
0001de 9892      	CBI  0x12,2
0001df 9893      	CBI  0x12,3
0001e0 e0a3      	LDI  R26,LOW(3)
0001e1 e0b0      	LDI  R27,0
0001e2 c026      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0xC:
0001e3 e0a5      	LDI  R26,LOW(5)
0001e4 e0b0      	LDI  R27,0
0001e5 d023      	RCALL _delay_ms
0001e6 9896      	CBI  0x12,6
0001e7 9897      	CBI  0x12,7
0001e8 e0a3      	LDI  R26,LOW(3)
0001e9 e0b0      	LDI  R27,0
0001ea c01e      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xD:
0001eb e0a0      	LDI  R26,0
0001ec 99cc      	SBIC 0x19,4
0001ed e0a1      	LDI  R26,1
0001ee 30a0      	CPI  R26,LOW(0x0)
0001ef 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0xE:
0001f0 e0a0      	LDI  R26,0
0001f1 99cd      	SBIC 0x19,5
0001f2 e0a1      	LDI  R26,1
0001f3 30a0      	CPI  R26,LOW(0x0)
0001f4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:30 WORDS
                 SUBOPT_0xF:
0001f5 e0b0      	LDI  R27,0
0001f6 d012      	RCALL _delay_ms
0001f7 9892      	CBI  0x12,2
0001f8 9893      	CBI  0x12,3
0001f9 9897      	CBI  0x12,7
0001fa 9896      	CBI  0x12,6
0001fb e0a3      	LDI  R26,LOW(3)
0001fc e0b0      	LDI  R27,0
0001fd c00b      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x10:
0001fe e0a0      	LDI  R26,0
0001ff 99cb      	SBIC 0x19,3
000200 e0a1      	LDI  R26,1
000201 30a0      	CPI  R26,LOW(0x0)
000202 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x11:
000203 9892      	CBI  0x12,2
000204 9893      	CBI  0x12,3
000205 9a97      	SBI  0x12,7
000206 9896      	CBI  0x12,6
000207 e0a3      	LDI  R26,LOW(3)
000208 cfec      	RJMP SUBOPT_0xF
                 
                 
                 	.CSEG
                 _delay_ms:
000209 9610      	adiw r26,0
00020a f039      	breq __delay_ms1
                 __delay_ms0:
                +
00020b ed80     +LDI R24 , LOW ( 0x7D0 )
00020c e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00020d 9701     +SBIW R24 , 1
00020e f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
00020f 95a8      	wdr
000210 9711      	sbiw r26,1
000211 f7c9      	brne __delay_ms0
                 __delay_ms1:
000212 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16A register use summary:
r0 :  28 r1 :   1 r2 :   0 r3 :   0 r4 :   6 r5 :   4 r6 :   4 r7 :   2 
r8 :   5 r9 :   3 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:  42 r27:  19 r28:   1 r29:   1 r30:  66 r31:   5 
x  :   3 y  :   0 z  :   7 
Registers used: 19 out of 35 (54.3%)

ATmega16A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   4 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  12 
brge  :   4 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   1 brmi  :   0 brne  :  19 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   0 
cbi   :  42 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  12 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   8 cpc   :   8 cpi   :   6 cpse  :   0 dec   :   1 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   0 inc   :   0 jmp   :  22 ld    :   0 ldd   :   0 ldi   :  68 
lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   0 movw  :   9 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   0 out   :  42 pop   :   0 push  :   0 rcall :  62 ret   :  11 
reti  :   0 rjmp  :  82 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  18 sbic  :  22 sbis  :  28 sbiw  :   8 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   3 std   :   0 sts   :   0 sub   :   0 subi  :   0 swap  :   0 
tst   :   0 wdr   :   1 
Instructions used: 26 out of 116 (22.4%)

ATmega16A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000426   1046     16   1062   16384   6.5%
[.dseg] 0x000060 0x000160      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 4 warnings
