This folder has the Verilog code  
For 5 stage Pipelined MIPS32 processor 
Referenced From the NPTEL course "Hardware modeling Using Verilog" by Dr.Indranil Sen from IITKGP.

mips32.v is the main HDL file

tb_add.v is program for addition 

tb_ld.v is program for loading a data from memory 

tb_fact.v is a program for factorial of a number at mem location  
