{
    "line_num": [
        [
            339,
            341
        ],
        [
            334,
            336
        ],
        [
            322,
            330
        ],
        [
            311,
            319
        ],
        [
            300,
            308
        ],
        [
            291,
            296
        ],
        [
            283,
            288
        ],
        [
            275,
            280
        ],
        [
            267,
            272
        ],
        [
            259,
            264
        ],
        [
            251,
            256
        ],
        [
            243,
            248
        ],
        [
            235,
            240
        ],
        [
            225,
            231
        ],
        [
            215,
            223
        ],
        [
            206,
            211
        ]
    ],
    "blocks": [
        "assign o_m1_wb_dat  = master_rdat;\nassign o_m1_wb_ack  = current_master  ?  master_ack : 1'd0 ;\nassign o_m1_wb_err  = current_master  ?  master_err : 1'd0 ;",
        "assign o_m0_wb_dat  = master_rdat;\nassign o_m0_wb_ack  = current_master  ? 1'd0 : master_ack ;\nassign o_m0_wb_err  = current_master  ? 1'd0 : master_err ;",
        "assign master_err   = current_slave == 4'd0  ? i_s0_wb_err  :\n                      current_slave == 4'd1  ? i_s1_wb_err  :\n                      current_slave == 4'd2  ? i_s2_wb_err  :\n                      current_slave == 4'd3  ? i_s3_wb_err  :\n                      current_slave == 4'd4  ? i_s4_wb_err  :\n                      current_slave == 4'd5  ? i_s5_wb_err  :\n                      current_slave == 4'd6  ? i_s6_wb_err  :\n                      current_slave == 4'd7  ? i_s7_wb_err  :\n                                               i_s2_wb_err  ; ",
        "assign master_ack   = current_slave == 4'd0  ? i_s0_wb_ack  :\n                      current_slave == 4'd1  ? i_s1_wb_ack  :\n                      current_slave == 4'd2  ? i_s2_wb_ack  :\n                      current_slave == 4'd3  ? i_s3_wb_ack  :\n                      current_slave == 4'd4  ? i_s4_wb_ack  :\n                      current_slave == 4'd5  ? i_s5_wb_ack  :\n                      current_slave == 4'd6  ? i_s6_wb_ack  :\n                      current_slave == 4'd7  ? i_s7_wb_ack  :\n                                               i_s2_wb_ack  ; ",
        "assign master_rdat  = current_slave == 4'd0  ? i_s0_wb_dat  :\n                      current_slave == 4'd1  ? i_s1_wb_dat  :\n                      current_slave == 4'd2  ? i_s2_wb_dat  :\n                      current_slave == 4'd3  ? i_s3_wb_dat  :\n                      current_slave == 4'd4  ? i_s4_wb_dat  :\n                      current_slave == 4'd5  ? i_s5_wb_dat  :\n                      current_slave == 4'd6  ? i_s6_wb_dat  :\n                      current_slave == 4'd7  ? i_s7_wb_dat  :\n                                               i_s2_wb_dat  ;",
        "assign o_s7_wb_adr  = master_adr;\nassign o_s7_wb_dat  = master_wdat;\nassign o_s7_wb_sel  = master_sel;\nassign o_s7_wb_we   = current_slave == 4'd7 ? master_we  : 1'd0;\nassign o_s7_wb_cyc  = current_slave == 4'd7 ? master_cyc : 1'd0;\nassign o_s7_wb_stb  = current_slave == 4'd7 ? master_stb : 1'd0;",
        "assign o_s6_wb_adr  = master_adr;\nassign o_s6_wb_dat  = master_wdat;\nassign o_s6_wb_sel  = master_sel;\nassign o_s6_wb_we   = current_slave == 4'd6 ? master_we  : 1'd0;\nassign o_s6_wb_cyc  = current_slave == 4'd6 ? master_cyc : 1'd0;\nassign o_s6_wb_stb  = current_slave == 4'd6 ? master_stb : 1'd0;",
        "assign o_s5_wb_adr  = master_adr;\nassign o_s5_wb_dat  = master_wdat;\nassign o_s5_wb_sel  = master_sel;\nassign o_s5_wb_we   = current_slave == 4'd5 ? master_we  : 1'd0;\nassign o_s5_wb_cyc  = current_slave == 4'd5 ? master_cyc : 1'd0;\nassign o_s5_wb_stb  = current_slave == 4'd5 ? master_stb : 1'd0;",
        "assign o_s4_wb_adr  = master_adr;\nassign o_s4_wb_dat  = master_wdat;\nassign o_s4_wb_sel  = master_sel;\nassign o_s4_wb_we   = current_slave == 4'd4 ? master_we  : 1'd0;\nassign o_s4_wb_cyc  = current_slave == 4'd4 ? master_cyc : 1'd0;\nassign o_s4_wb_stb  = current_slave == 4'd4 ? master_stb : 1'd0;",
        "assign o_s3_wb_adr  = master_adr;\nassign o_s3_wb_dat  = master_wdat;\nassign o_s3_wb_sel  = master_sel;\nassign o_s3_wb_we   = current_slave == 4'd3 ? master_we  : 1'd0;\nassign o_s3_wb_cyc  = current_slave == 4'd3 ? master_cyc : 1'd0;\nassign o_s3_wb_stb  = current_slave == 4'd3 ? master_stb : 1'd0;",
        "assign o_s2_wb_adr  = master_adr;\nassign o_s2_wb_dat  = master_wdat;\nassign o_s2_wb_sel  = master_sel;\nassign o_s2_wb_we   = current_slave == 4'd2 ? master_we  : 1'd0;\nassign o_s2_wb_cyc  = current_slave == 4'd2 ? master_cyc : 1'd0;\nassign o_s2_wb_stb  = current_slave == 4'd2 ? master_stb : 1'd0;",
        "assign o_s1_wb_adr  = master_adr;\nassign o_s1_wb_dat  = master_wdat;\nassign o_s1_wb_sel  = master_sel;\nassign o_s1_wb_we   = current_slave == 4'd1 ? master_we  : 1'd0;\nassign o_s1_wb_cyc  = current_slave == 4'd1 ? master_cyc : 1'd0;\nassign o_s1_wb_stb  = current_slave == 4'd1 ? master_stb : 1'd0;",
        "assign o_s0_wb_adr  = master_adr;\nassign o_s0_wb_dat  = master_wdat;\nassign o_s0_wb_sel  = master_sel;\nassign o_s0_wb_we   = current_slave == 4'd0 ? master_we  : 1'd0;\nassign o_s0_wb_cyc  = current_slave == 4'd0 ? master_cyc : 1'd0;\nassign o_s0_wb_stb  = current_slave == 4'd0 ? master_stb : 1'd0;",
        "\nassign master_adr   = current_master ? i_m1_wb_adr : i_m0_wb_adr ;\nassign master_sel   = current_master ? i_m1_wb_sel : i_m0_wb_sel ;\nassign master_wdat  = current_master ? i_m1_wb_dat : i_m0_wb_dat ;\nassign master_we    = current_master ? i_m1_wb_we  : i_m0_wb_we  ;\nassign master_cyc   = current_master ? i_m1_wb_cyc : i_m0_wb_cyc ;\nassign master_stb   = current_master ? i_m1_wb_stb : i_m0_wb_stb ;",
        "assign current_slave = in_ethmac   ( master_adr ) ? 4'd0  :  \n                       in_boot_mem ( master_adr ) ? 4'd1  :  \n                       in_main_mem ( master_adr ) ? 4'd2  :  \n                       in_uart0    ( master_adr ) ? 4'd3  :  \n                       in_uart1    ( master_adr ) ? 4'd4  :  \n                       in_test     ( master_adr ) ? 4'd5  :  \n                       in_tm       ( master_adr ) ? 4'd6  :  \n                       in_ic       ( master_adr ) ? 4'd7  :  \n                                                    4'd2  ;  ",
        "always @( posedge i_wb_clk )\n    begin\n    current_master_r    <= current_master;\n    m0_wb_hold_r        <= i_m0_wb_stb && !o_m0_wb_ack;\n    m1_wb_hold_r        <= i_m1_wb_stb && !o_m1_wb_ack;\n    end"
    ]
}