--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml control_matriz.twx control_matriz.ncd -o control_matriz.twr
control_matriz.pcf -ucf pines.ucf

Design file:              control_matriz.ncd
Physical constraint file: control_matriz.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;

 1585 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.514ns.
--------------------------------------------------------------------------------

Paths for end point clk (SLICE_X16Y90.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_1 (FF)
  Destination:          clk (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.513ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.109 - 0.110)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_1 to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.XQ      Tcko                  0.592   cuenta<1>
                                                       cuenta_1
    SLICE_X33Y78.F2      net (fanout=2)        1.568   cuenta<1>
    SLICE_X33Y78.COUT    Topcyf                1.162   cuenta_cmp_eq0000
                                                       cuenta_cmp_eq0000_wg_lut<6>
                                                       cuenta_cmp_eq0000_wg_cy<6>
                                                       cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X17Y91.F4      net (fanout=33)       2.352   cuenta_cmp_eq0000
    SLICE_X17Y91.X       Tilo                  0.704   clk_and0000
                                                       clk_and00001
    SLICE_X16Y90.CE      net (fanout=1)        0.580   clk_and0000
    SLICE_X16Y90.CLK     Tceck                 0.555   clk
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      7.513ns (3.013ns logic, 4.500ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_9 (FF)
  Destination:          clk (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.401ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.109 - 0.128)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_9 to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y73.XQ      Tcko                  0.592   cuenta<9>
                                                       cuenta_9
    SLICE_X33Y75.F1      net (fanout=2)        1.102   cuenta<9>
    SLICE_X33Y75.COUT    Topcyf                1.162   cuenta_cmp_eq0000_wg_cy<1>
                                                       cuenta_cmp_eq0000_wg_lut<0>
                                                       cuenta_cmp_eq0000_wg_cy<0>
                                                       cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X33Y76.COUT    Tbyp                  0.118   cuenta_cmp_eq0000_wg_cy<3>
                                                       cuenta_cmp_eq0000_wg_cy<2>
                                                       cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X33Y77.COUT    Tbyp                  0.118   cuenta_cmp_eq0000_wg_cy<5>
                                                       cuenta_cmp_eq0000_wg_cy<4>
                                                       cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.COUT    Tbyp                  0.118   cuenta_cmp_eq0000
                                                       cuenta_cmp_eq0000_wg_cy<6>
                                                       cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X17Y91.F4      net (fanout=33)       2.352   cuenta_cmp_eq0000
    SLICE_X17Y91.X       Tilo                  0.704   clk_and0000
                                                       clk_and00001
    SLICE_X16Y90.CE      net (fanout=1)        0.580   clk_and0000
    SLICE_X16Y90.CLK     Tceck                 0.555   clk
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      7.401ns (3.367ns logic, 4.034ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_2 (FF)
  Destination:          clk (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.318ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.109 - 0.110)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_2 to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.YQ      Tcko                  0.652   cuenta<3>
                                                       cuenta_2
    SLICE_X33Y77.G1      net (fanout=2)        1.356   cuenta<2>
    SLICE_X33Y77.COUT    Topcyg                1.001   cuenta_cmp_eq0000_wg_cy<5>
                                                       cuenta_cmp_eq0000_wg_lut<5>
                                                       cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.COUT    Tbyp                  0.118   cuenta_cmp_eq0000
                                                       cuenta_cmp_eq0000_wg_cy<6>
                                                       cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X17Y91.F4      net (fanout=33)       2.352   cuenta_cmp_eq0000
    SLICE_X17Y91.X       Tilo                  0.704   clk_and0000
                                                       clk_and00001
    SLICE_X16Y90.CE      net (fanout=1)        0.580   clk_and0000
    SLICE_X16Y90.CLK     Tceck                 0.555   clk
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      7.318ns (3.030ns logic, 4.288ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point cuenta_3 (SLICE_X34Y69.F2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_1 (FF)
  Destination:          cuenta_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.656ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_1 to cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.XQ      Tcko                  0.592   cuenta<1>
                                                       cuenta_1
    SLICE_X33Y78.F2      net (fanout=2)        1.568   cuenta<1>
    SLICE_X33Y78.COUT    Topcyf                1.162   cuenta_cmp_eq0000
                                                       cuenta_cmp_eq0000_wg_lut<6>
                                                       cuenta_cmp_eq0000_wg_cy<6>
                                                       cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X34Y69.F2      net (fanout=33)       2.442   cuenta_cmp_eq0000
    SLICE_X34Y69.CLK     Tfck                  0.892   cuenta<3>
                                                       Mcount_cuenta_eqn_32
                                                       cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (2.646ns logic, 4.010ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_9 (FF)
  Destination:          cuenta_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.544ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.087 - 0.105)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_9 to cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y73.XQ      Tcko                  0.592   cuenta<9>
                                                       cuenta_9
    SLICE_X33Y75.F1      net (fanout=2)        1.102   cuenta<9>
    SLICE_X33Y75.COUT    Topcyf                1.162   cuenta_cmp_eq0000_wg_cy<1>
                                                       cuenta_cmp_eq0000_wg_lut<0>
                                                       cuenta_cmp_eq0000_wg_cy<0>
                                                       cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X33Y76.COUT    Tbyp                  0.118   cuenta_cmp_eq0000_wg_cy<3>
                                                       cuenta_cmp_eq0000_wg_cy<2>
                                                       cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X33Y77.COUT    Tbyp                  0.118   cuenta_cmp_eq0000_wg_cy<5>
                                                       cuenta_cmp_eq0000_wg_cy<4>
                                                       cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.COUT    Tbyp                  0.118   cuenta_cmp_eq0000
                                                       cuenta_cmp_eq0000_wg_cy<6>
                                                       cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X34Y69.F2      net (fanout=33)       2.442   cuenta_cmp_eq0000
    SLICE_X34Y69.CLK     Tfck                  0.892   cuenta<3>
                                                       Mcount_cuenta_eqn_32
                                                       cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      6.544ns (3.000ns logic, 3.544ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_2 (FF)
  Destination:          cuenta_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.461ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_2 to cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.YQ      Tcko                  0.652   cuenta<3>
                                                       cuenta_2
    SLICE_X33Y77.G1      net (fanout=2)        1.356   cuenta<2>
    SLICE_X33Y77.COUT    Topcyg                1.001   cuenta_cmp_eq0000_wg_cy<5>
                                                       cuenta_cmp_eq0000_wg_lut<5>
                                                       cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.COUT    Tbyp                  0.118   cuenta_cmp_eq0000
                                                       cuenta_cmp_eq0000_wg_cy<6>
                                                       cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X34Y69.F2      net (fanout=33)       2.442   cuenta_cmp_eq0000
    SLICE_X34Y69.CLK     Tfck                  0.892   cuenta<3>
                                                       Mcount_cuenta_eqn_32
                                                       cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      6.461ns (2.663ns logic, 3.798ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point cuenta_0 (SLICE_X34Y68.G1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_1 (FF)
  Destination:          cuenta_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.414ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_1 to cuenta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.XQ      Tcko                  0.592   cuenta<1>
                                                       cuenta_1
    SLICE_X33Y78.F2      net (fanout=2)        1.568   cuenta<1>
    SLICE_X33Y78.COUT    Topcyf                1.162   cuenta_cmp_eq0000
                                                       cuenta_cmp_eq0000_wg_lut<6>
                                                       cuenta_cmp_eq0000_wg_cy<6>
                                                       cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X34Y68.G1      net (fanout=33)       2.200   cuenta_cmp_eq0000
    SLICE_X34Y68.CLK     Tgck                  0.892   cuenta<1>
                                                       Mcount_cuenta_eqn_01
                                                       cuenta_0
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (2.646ns logic, 3.768ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_9 (FF)
  Destination:          cuenta_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.302ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.087 - 0.105)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_9 to cuenta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y73.XQ      Tcko                  0.592   cuenta<9>
                                                       cuenta_9
    SLICE_X33Y75.F1      net (fanout=2)        1.102   cuenta<9>
    SLICE_X33Y75.COUT    Topcyf                1.162   cuenta_cmp_eq0000_wg_cy<1>
                                                       cuenta_cmp_eq0000_wg_lut<0>
                                                       cuenta_cmp_eq0000_wg_cy<0>
                                                       cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X33Y76.COUT    Tbyp                  0.118   cuenta_cmp_eq0000_wg_cy<3>
                                                       cuenta_cmp_eq0000_wg_cy<2>
                                                       cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X33Y77.COUT    Tbyp                  0.118   cuenta_cmp_eq0000_wg_cy<5>
                                                       cuenta_cmp_eq0000_wg_cy<4>
                                                       cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.COUT    Tbyp                  0.118   cuenta_cmp_eq0000
                                                       cuenta_cmp_eq0000_wg_cy<6>
                                                       cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X34Y68.G1      net (fanout=33)       2.200   cuenta_cmp_eq0000
    SLICE_X34Y68.CLK     Tgck                  0.892   cuenta<1>
                                                       Mcount_cuenta_eqn_01
                                                       cuenta_0
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (3.000ns logic, 3.302ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_2 (FF)
  Destination:          cuenta_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.219ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_2 to cuenta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.YQ      Tcko                  0.652   cuenta<3>
                                                       cuenta_2
    SLICE_X33Y77.G1      net (fanout=2)        1.356   cuenta<2>
    SLICE_X33Y77.COUT    Topcyg                1.001   cuenta_cmp_eq0000_wg_cy<5>
                                                       cuenta_cmp_eq0000_wg_lut<5>
                                                       cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X33Y78.COUT    Tbyp                  0.118   cuenta_cmp_eq0000
                                                       cuenta_cmp_eq0000_wg_cy<6>
                                                       cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X34Y68.G1      net (fanout=33)       2.200   cuenta_cmp_eq0000
    SLICE_X34Y68.CLK     Tgck                  0.892   cuenta<1>
                                                       Mcount_cuenta_eqn_01
                                                       cuenta_0
    -------------------------------------------------  ---------------------------
    Total                                      6.219ns (2.663ns logic, 3.556ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point clk (SLICE_X16Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk (FF)
  Destination:          clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y90.YQ      Tcko                  0.522   clk
                                                       clk
    SLICE_X16Y90.BY      net (fanout=9)        0.772   clk
    SLICE_X16Y90.CLK     Tckdi       (-Th)    -0.152   clk
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      1.446ns (0.674ns logic, 0.772ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point cuenta_24 (SLICE_X34Y81.G3), 25 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_24 (FF)
  Destination:          cuenta_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.280ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_24 to cuenta_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.YQ      Tcko                  0.522   cuenta<25>
                                                       cuenta_24
    SLICE_X35Y80.F4      net (fanout=2)        0.333   cuenta<24>
    SLICE_X35Y80.X       Topx                  0.848   Result<24>
                                                       cuenta<24>_rt
                                                       Mcount_cuenta_xor<24>
    SLICE_X34Y81.G3      net (fanout=1)        0.017   Result<24>
    SLICE_X34Y81.CLK     Tckg        (-Th)    -0.560   cuenta<25>
                                                       Mcount_cuenta_eqn_241
                                                       cuenta_24
    -------------------------------------------------  ---------------------------
    Total                                      2.280ns (1.930ns logic, 0.350ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_23 (FF)
  Destination:          cuenta_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.616ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_23 to cuenta_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.XQ      Tcko                  0.474   cuenta<23>
                                                       cuenta_23
    SLICE_X35Y79.G2      net (fanout=2)        0.394   cuenta<23>
    SLICE_X35Y79.COUT    Topcyg                0.801   Result<22>
                                                       cuenta<23>_rt
                                                       Mcount_cuenta_cy<23>
    SLICE_X35Y80.CIN     net (fanout=1)        0.000   Mcount_cuenta_cy<23>
    SLICE_X35Y80.X       Tcinx                 0.370   Result<24>
                                                       Mcount_cuenta_xor<24>
    SLICE_X34Y81.G3      net (fanout=1)        0.017   Result<24>
    SLICE_X34Y81.CLK     Tckg        (-Th)    -0.560   cuenta<25>
                                                       Mcount_cuenta_eqn_241
                                                       cuenta_24
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (2.205ns logic, 0.411ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_21 (FF)
  Destination:          cuenta_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_21 to cuenta_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y78.XQ      Tcko                  0.474   cuenta<21>
                                                       cuenta_21
    SLICE_X35Y78.G4      net (fanout=2)        0.331   cuenta<21>
    SLICE_X35Y78.COUT    Topcyg                0.801   Result<20>
                                                       cuenta<21>_rt
                                                       Mcount_cuenta_cy<21>
    SLICE_X35Y79.CIN     net (fanout=1)        0.000   Mcount_cuenta_cy<21>
    SLICE_X35Y79.COUT    Tbyp                  0.094   Result<22>
                                                       Mcount_cuenta_cy<22>
                                                       Mcount_cuenta_cy<23>
    SLICE_X35Y80.CIN     net (fanout=1)        0.000   Mcount_cuenta_cy<23>
    SLICE_X35Y80.X       Tcinx                 0.370   Result<24>
                                                       Mcount_cuenta_xor<24>
    SLICE_X34Y81.G3      net (fanout=1)        0.017   Result<24>
    SLICE_X34Y81.CLK     Tckg        (-Th)    -0.560   cuenta<25>
                                                       Mcount_cuenta_eqn_241
                                                       cuenta_24
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (2.299ns logic, 0.348ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Paths for end point cuenta_4 (SLICE_X34Y71.G3), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_4 (FF)
  Destination:          cuenta_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.280ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_4 to cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.YQ      Tcko                  0.522   cuenta<5>
                                                       cuenta_4
    SLICE_X35Y70.F4      net (fanout=2)        0.333   cuenta<4>
    SLICE_X35Y70.X       Topx                  0.848   Result<4>
                                                       cuenta<4>_rt
                                                       Mcount_cuenta_xor<4>
    SLICE_X34Y71.G3      net (fanout=1)        0.017   Result<4>
    SLICE_X34Y71.CLK     Tckg        (-Th)    -0.560   cuenta<5>
                                                       Mcount_cuenta_eqn_41
                                                       cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      2.280ns (1.930ns logic, 0.350ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_3 (FF)
  Destination:          cuenta_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.690ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.106 - 0.087)
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_3 to cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.XQ      Tcko                  0.474   cuenta<3>
                                                       cuenta_3
    SLICE_X35Y69.G1      net (fanout=2)        0.468   cuenta<3>
    SLICE_X35Y69.COUT    Topcyg                0.801   Result<2>
                                                       cuenta<3>_rt
                                                       Mcount_cuenta_cy<3>
    SLICE_X35Y70.CIN     net (fanout=1)        0.000   Mcount_cuenta_cy<3>
    SLICE_X35Y70.X       Tcinx                 0.370   Result<4>
                                                       Mcount_cuenta_xor<4>
    SLICE_X34Y71.G3      net (fanout=1)        0.017   Result<4>
    SLICE_X34Y71.CLK     Tckg        (-Th)    -0.560   cuenta<5>
                                                       Mcount_cuenta_eqn_41
                                                       cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (2.205ns logic, 0.485ns route)
                                                       (82.0% logic, 18.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_1 (FF)
  Destination:          cuenta_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.106 - 0.087)
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_1 to cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.XQ      Tcko                  0.474   cuenta<1>
                                                       cuenta_1
    SLICE_X35Y68.G3      net (fanout=2)        0.381   cuenta<1>
    SLICE_X35Y68.COUT    Topcyg                0.801   Result<0>
                                                       cuenta<1>_rt
                                                       Mcount_cuenta_cy<1>
    SLICE_X35Y69.CIN     net (fanout=1)        0.000   Mcount_cuenta_cy<1>
    SLICE_X35Y69.COUT    Tbyp                  0.094   Result<2>
                                                       Mcount_cuenta_cy<2>
                                                       Mcount_cuenta_cy<3>
    SLICE_X35Y70.CIN     net (fanout=1)        0.000   Mcount_cuenta_cy<3>
    SLICE_X35Y70.X       Tcinx                 0.370   Result<4>
                                                       Mcount_cuenta_xor<4>
    SLICE_X34Y71.G3      net (fanout=1)        0.017   Result<4>
    SLICE_X34Y71.CLK     Tckg        (-Th)    -0.560   cuenta<5>
                                                       Mcount_cuenta_eqn_41
                                                       cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (2.299ns logic, 0.398ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X34Y72.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_10/CK
  Location pin: SLICE_X34Y72.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: cuenta<21>/CLK
  Logical resource: cuenta_21/CK
  Location pin: SLICE_X34Y78.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHz      |    7.514|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1585 paths, 0 nets, and 167 connections

Design statistics:
   Minimum period:   7.514ns{1}   (Maximum frequency: 133.085MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 23 10:21:33 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 113 MB



