Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 18 03:15:50 2024
| Host         : me running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  218         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (218)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (314)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (218)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sysClk (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: lineClk_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: pixClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (314)
--------------------------------------------------
 There are 314 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  328          inf        0.000                      0                  328           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           328 Endpoints
Min Delay           328 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_gfx/valid_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.957ns  (logic 2.380ns (17.052%)  route 11.577ns (82.948%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT1=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDRE                         0.000     0.000 r  pixY_reg[2]/C
    SLICE_X73Y152        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pixY_reg[2]/Q
                         net (fo=186, routed)         5.949     6.368    board_gfx/Q[0]
    SLICE_X85Y145        LUT1 (Prop_lut1_I0_O)        0.296     6.664 r  board_gfx/paletteIndex[3]_i_9/O
                         net (fo=1, routed)           0.000     6.664    board_gfx/paletteIndex[3]_i_9_n_0
    SLICE_X85Y145        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  board_gfx/paletteIndex_reg[3]_i_4__5/CO[3]
                         net (fo=1, routed)           0.000     7.196    board_gfx/paletteIndex_reg[3]_i_4__5_n_0
    SLICE_X85Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.530 r  board_gfx/valid_reg_i_3__20/O[1]
                         net (fo=10, routed)          1.061     8.591    board_gfx/y0173_out[5]
    SLICE_X86Y144        LUT6 (Prop_lut6_I3_O)        0.303     8.894 r  board_gfx/paletteIndex[3]_i_12__0/O
                         net (fo=1, routed)           0.798     9.692    board_gfx/paletteIndex[3]_i_12__0_n_0
    SLICE_X86Y144        LUT5 (Prop_lut5_I0_O)        0.124     9.816 r  board_gfx/paletteIndex[3]_i_4__11/O
                         net (fo=8, routed)           1.866    11.682    board_gfx/paletteIndex[3]_i_4__11_n_0
    SLICE_X80Y150        LUT5 (Prop_lut5_I1_O)        0.124    11.806 f  board_gfx/paletteIndex[3]_i_5__7/O
                         net (fo=1, routed)           0.778    12.585    board_gfx/paletteIndex[3]_i_5__7_n_0
    SLICE_X81Y149        LUT6 (Prop_lut6_I3_O)        0.124    12.709 f  board_gfx/paletteIndex[3]_i_1__21/O
                         net (fo=2, routed)           1.125    13.833    board_gfx/paletteIndex[3]_i_1__21_n_0
    SLICE_X80Y149        LUT5 (Prop_lut5_I3_O)        0.124    13.957 r  board_gfx/valid_i_1__21/O
                         net (fo=1, routed)           0.000    13.957    board_gfx/valid_i_1__21_n_0
    SLICE_X80Y149        FDRE                                         r  board_gfx/valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_gfx/paletteIndex_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.339ns  (logic 2.256ns (16.913%)  route 11.083ns (83.087%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT1=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDRE                         0.000     0.000 r  pixY_reg[2]/C
    SLICE_X73Y152        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pixY_reg[2]/Q
                         net (fo=186, routed)         5.949     6.368    board_gfx/Q[0]
    SLICE_X85Y145        LUT1 (Prop_lut1_I0_O)        0.296     6.664 r  board_gfx/paletteIndex[3]_i_9/O
                         net (fo=1, routed)           0.000     6.664    board_gfx/paletteIndex[3]_i_9_n_0
    SLICE_X85Y145        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  board_gfx/paletteIndex_reg[3]_i_4__5/CO[3]
                         net (fo=1, routed)           0.000     7.196    board_gfx/paletteIndex_reg[3]_i_4__5_n_0
    SLICE_X85Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.530 r  board_gfx/valid_reg_i_3__20/O[1]
                         net (fo=10, routed)          1.061     8.591    board_gfx/y0173_out[5]
    SLICE_X86Y144        LUT6 (Prop_lut6_I3_O)        0.303     8.894 r  board_gfx/paletteIndex[3]_i_12__0/O
                         net (fo=1, routed)           0.798     9.692    board_gfx/paletteIndex[3]_i_12__0_n_0
    SLICE_X86Y144        LUT5 (Prop_lut5_I0_O)        0.124     9.816 r  board_gfx/paletteIndex[3]_i_4__11/O
                         net (fo=8, routed)           1.866    11.682    board_gfx/paletteIndex[3]_i_4__11_n_0
    SLICE_X80Y150        LUT5 (Prop_lut5_I1_O)        0.124    11.806 r  board_gfx/paletteIndex[3]_i_5__7/O
                         net (fo=1, routed)           0.778    12.585    board_gfx/paletteIndex[3]_i_5__7_n_0
    SLICE_X81Y149        LUT6 (Prop_lut6_I3_O)        0.124    12.709 r  board_gfx/paletteIndex[3]_i_1__21/O
                         net (fo=2, routed)           0.630    13.339    board_gfx/paletteIndex[3]_i_1__21_n_0
    SLICE_X79Y151        FDRE                                         r  board_gfx/paletteIndex_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_gfx/paletteIndex_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.447ns  (logic 2.256ns (18.125%)  route 10.191ns (81.875%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT1=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDRE                         0.000     0.000 r  pixY_reg[2]/C
    SLICE_X73Y152        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pixY_reg[2]/Q
                         net (fo=186, routed)         5.949     6.368    board_gfx/Q[0]
    SLICE_X85Y145        LUT1 (Prop_lut1_I0_O)        0.296     6.664 r  board_gfx/paletteIndex[3]_i_9/O
                         net (fo=1, routed)           0.000     6.664    board_gfx/paletteIndex[3]_i_9_n_0
    SLICE_X85Y145        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  board_gfx/paletteIndex_reg[3]_i_4__5/CO[3]
                         net (fo=1, routed)           0.000     7.196    board_gfx/paletteIndex_reg[3]_i_4__5_n_0
    SLICE_X85Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.530 r  board_gfx/valid_reg_i_3__20/O[1]
                         net (fo=10, routed)          1.061     8.591    board_gfx/y0173_out[5]
    SLICE_X86Y144        LUT6 (Prop_lut6_I3_O)        0.303     8.894 r  board_gfx/paletteIndex[3]_i_12__0/O
                         net (fo=1, routed)           0.798     9.692    board_gfx/paletteIndex[3]_i_12__0_n_0
    SLICE_X86Y144        LUT5 (Prop_lut5_I0_O)        0.124     9.816 r  board_gfx/paletteIndex[3]_i_4__11/O
                         net (fo=8, routed)           1.344    11.161    board_gfx/paletteIndex[3]_i_4__11_n_0
    SLICE_X81Y149        LUT6 (Prop_lut6_I4_O)        0.124    11.285 r  board_gfx/paletteIndex[1]_i_2__36/O
                         net (fo=1, routed)           0.473    11.758    board_gfx/paletteIndex[1]_i_2__36_n_0
    SLICE_X81Y149        LUT6 (Prop_lut6_I3_O)        0.124    11.882 r  board_gfx/paletteIndex[1]_i_1__43/O
                         net (fo=2, routed)           0.565    12.447    board_gfx/paletteIndex[1]_i_1__43_n_0
    SLICE_X79Y150        FDRE                                         r  board_gfx/paletteIndex_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_gfx/paletteIndex_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.291ns  (logic 2.186ns (17.785%)  route 10.105ns (82.215%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT1=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDRE                         0.000     0.000 r  pixY_reg[2]/C
    SLICE_X73Y152        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pixY_reg[2]/Q
                         net (fo=186, routed)         5.949     6.368    board_gfx/Q[0]
    SLICE_X85Y145        LUT1 (Prop_lut1_I0_O)        0.296     6.664 r  board_gfx/paletteIndex[3]_i_9/O
                         net (fo=1, routed)           0.000     6.664    board_gfx/paletteIndex[3]_i_9_n_0
    SLICE_X85Y145        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  board_gfx/paletteIndex_reg[3]_i_4__5/CO[3]
                         net (fo=1, routed)           0.000     7.196    board_gfx/paletteIndex_reg[3]_i_4__5_n_0
    SLICE_X85Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.435 f  board_gfx/valid_reg_i_3__20/O[2]
                         net (fo=9, routed)           1.072     8.507    board_gfx/y0173_out[6]
    SLICE_X86Y145        LUT6 (Prop_lut6_I5_O)        0.302     8.809 r  board_gfx/paletteIndex[3]_i_10__0/O
                         net (fo=1, routed)           0.670     9.480    board_gfx/paletteIndex[3]_i_10__0_n_0
    SLICE_X86Y145        LUT4 (Prop_lut4_I1_O)        0.124     9.604 r  board_gfx/paletteIndex[3]_i_3__6/O
                         net (fo=7, routed)           0.817    10.421    board_gfx/paletteIndex[3]_i_3__6_n_0
    SLICE_X86Y147        LUT6 (Prop_lut6_I2_O)        0.124    10.545 r  board_gfx/paletteIndex[0]_i_2__17/O
                         net (fo=1, routed)           1.032    11.577    board_gfx/paletteIndex[0]_i_2__17_n_0
    SLICE_X81Y149        LUT4 (Prop_lut4_I3_O)        0.150    11.727 r  board_gfx/paletteIndex[0]_i_1__22/O
                         net (fo=2, routed)           0.565    12.291    board_gfx/paletteIndex[0]_i_1__22_n_0
    SLICE_X78Y150        FDRE                                         r  board_gfx/paletteIndex_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_gfx/paletteIndex_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.172ns  (logic 2.256ns (18.535%)  route 9.916ns (81.465%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT1=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDRE                         0.000     0.000 r  pixY_reg[2]/C
    SLICE_X73Y152        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pixY_reg[2]/Q
                         net (fo=186, routed)         5.949     6.368    board_gfx/Q[0]
    SLICE_X85Y145        LUT1 (Prop_lut1_I0_O)        0.296     6.664 r  board_gfx/paletteIndex[3]_i_9/O
                         net (fo=1, routed)           0.000     6.664    board_gfx/paletteIndex[3]_i_9_n_0
    SLICE_X85Y145        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  board_gfx/paletteIndex_reg[3]_i_4__5/CO[3]
                         net (fo=1, routed)           0.000     7.196    board_gfx/paletteIndex_reg[3]_i_4__5_n_0
    SLICE_X85Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.530 r  board_gfx/valid_reg_i_3__20/O[1]
                         net (fo=10, routed)          1.061     8.591    board_gfx/y0173_out[5]
    SLICE_X86Y144        LUT6 (Prop_lut6_I3_O)        0.303     8.894 r  board_gfx/paletteIndex[3]_i_12__0/O
                         net (fo=1, routed)           0.798     9.692    board_gfx/paletteIndex[3]_i_12__0_n_0
    SLICE_X86Y144        LUT5 (Prop_lut5_I0_O)        0.124     9.816 r  board_gfx/paletteIndex[3]_i_4__11/O
                         net (fo=8, routed)           1.090    10.906    board_gfx/paletteIndex[3]_i_4__11_n_0
    SLICE_X86Y149        LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  board_gfx/paletteIndex[2]_i_2__1/O
                         net (fo=1, routed)           0.307    11.337    board_gfx/paletteIndex[2]_i_2__1_n_0
    SLICE_X83Y149        LUT6 (Prop_lut6_I3_O)        0.124    11.461 r  board_gfx/paletteIndex[2]_i_1__1/O
                         net (fo=2, routed)           0.711    12.172    board_gfx/paletteIndex[2]_i_1__1_n_0
    SLICE_X79Y149        FDRE                                         r  board_gfx/paletteIndex_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[19].red_piece_gfx/valid_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.399ns  (logic 1.878ns (18.060%)  route 8.521ns (81.940%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDRE                         0.000     0.000 r  pixY_reg[2]/C
    SLICE_X73Y152        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pixY_reg[2]/Q
                         net (fo=186, routed)         5.271     5.690    genblk1[1].red_piece_gfx/Q[0]
    SLICE_X84Y141        LUT1 (Prop_lut1_I0_O)        0.296     5.986 r  genblk1[1].red_piece_gfx/paletteIndex[1]_i_10__3/O
                         net (fo=1, routed)           0.000     5.986    genblk1[1].red_piece_gfx/paletteIndex[1]_i_10__3_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.594 r  genblk1[1].red_piece_gfx/paletteIndex_reg[1]_i_5__0/O[3]
                         net (fo=21, routed)          1.720     8.314    genblk1[19].red_piece_gfx/O[2]
    SLICE_X85Y136        LUT6 (Prop_lut6_I1_O)        0.307     8.621 f  genblk1[19].red_piece_gfx/paletteIndex[0]_i_2__14/O
                         net (fo=1, routed)           0.877     9.497    genblk1[19].red_piece_gfx/paletteIndex[0]_i_2__14_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.621 f  genblk1[19].red_piece_gfx/paletteIndex[0]_i_1__18/O
                         net (fo=2, routed)           0.654    10.275    board_gfx/valid_reg_45[0]
    SLICE_X83Y137        LUT6 (Prop_lut6_I4_O)        0.124    10.399 r  board_gfx/valid_i_1__36/O
                         net (fo=1, routed)           0.000    10.399    genblk1[19].red_piece_gfx/valid_reg_1
    SLICE_X83Y137        FDRE                                         r  genblk1[19].red_piece_gfx/valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[1].red_piece_gfx/valid_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.260ns  (logic 1.878ns (18.304%)  route 8.382ns (81.696%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT1=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDRE                         0.000     0.000 r  pixY_reg[2]/C
    SLICE_X73Y152        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pixY_reg[2]/Q
                         net (fo=186, routed)         5.271     5.690    genblk1[1].red_piece_gfx/Q[0]
    SLICE_X84Y141        LUT1 (Prop_lut1_I0_O)        0.296     5.986 r  genblk1[1].red_piece_gfx/paletteIndex[1]_i_10__3/O
                         net (fo=1, routed)           0.000     5.986    genblk1[1].red_piece_gfx/paletteIndex[1]_i_10__3_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.594 r  genblk1[1].red_piece_gfx/paletteIndex_reg[1]_i_5__0/O[3]
                         net (fo=21, routed)          1.333     7.927    genblk1[1].red_piece_gfx/O[2]
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.307     8.234 f  genblk1[1].red_piece_gfx/paletteIndex[1]_i_3__0/O
                         net (fo=1, routed)           0.972     9.206    genblk1[1].red_piece_gfx/paletteIndex[1]_i_3__0_n_0
    SLICE_X87Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.330 f  genblk1[1].red_piece_gfx/paletteIndex[1]_i_1__0/O
                         net (fo=2, routed)           0.806    10.136    board_gfx/valid_reg_47[1]
    SLICE_X87Y137        LUT6 (Prop_lut6_I3_O)        0.124    10.260 r  board_gfx/valid_i_1__39/O
                         net (fo=1, routed)           0.000    10.260    genblk1[1].red_piece_gfx/valid_reg_1
    SLICE_X87Y137        FDRE                                         r  genblk1[1].red_piece_gfx/valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].red_piece_gfx/valid_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.143ns  (logic 1.878ns (18.515%)  route 8.265ns (81.485%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDRE                         0.000     0.000 r  pixY_reg[2]/C
    SLICE_X73Y152        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pixY_reg[2]/Q
                         net (fo=186, routed)         5.290     5.709    genblk1[4].red_piece_gfx/Q[0]
    SLICE_X84Y132        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.904     6.613 r  genblk1[4].red_piece_gfx/paletteIndex_reg[1]_i_6/O[3]
                         net (fo=16, routed)          1.178     7.791    genblk1[4].red_piece_gfx/pixY_reg[5][2]
    SLICE_X83Y130        LUT6 (Prop_lut6_I1_O)        0.307     8.098 f  genblk1[4].red_piece_gfx/paletteIndex[0]_i_3__1/O
                         net (fo=1, routed)           0.989     9.087    genblk1[4].red_piece_gfx/paletteIndex[0]_i_3__1_n_0
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124     9.211 f  genblk1[4].red_piece_gfx/paletteIndex[0]_i_1__3/O
                         net (fo=2, routed)           0.808    10.019    board_gfx/valid_reg_32[0]
    SLICE_X84Y131        LUT6 (Prop_lut6_I4_O)        0.124    10.143 r  board_gfx/valid_i_1__28/O
                         net (fo=1, routed)           0.000    10.143    genblk1[4].red_piece_gfx/valid_reg_3
    SLICE_X84Y131        FDRE                                         r  genblk1[4].red_piece_gfx/valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[10].red_piece_gfx/valid_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.978ns  (logic 1.878ns (18.822%)  route 8.100ns (81.178%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDRE                         0.000     0.000 r  pixY_reg[2]/C
    SLICE_X73Y152        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pixY_reg[2]/Q
                         net (fo=186, routed)         5.290     5.709    genblk1[4].red_piece_gfx/Q[0]
    SLICE_X84Y132        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.904     6.613 r  genblk1[4].red_piece_gfx/paletteIndex_reg[1]_i_6/O[3]
                         net (fo=16, routed)          1.283     7.895    genblk1[10].red_piece_gfx/y017_out[3]
    SLICE_X87Y131        LUT6 (Prop_lut6_I1_O)        0.307     8.202 f  genblk1[10].red_piece_gfx/paletteIndex[1]_i_2__2/O
                         net (fo=1, routed)           0.870     9.073    genblk1[10].red_piece_gfx/paletteIndex[1]_i_2__2_n_0
    SLICE_X86Y131        LUT6 (Prop_lut6_I1_O)        0.124     9.197 f  genblk1[10].red_piece_gfx/paletteIndex[1]_i_1__9/O
                         net (fo=2, routed)           0.657     9.854    board_gfx/valid_reg_31[1]
    SLICE_X86Y131        LUT6 (Prop_lut6_I3_O)        0.124     9.978 r  board_gfx/valid_i_1__27/O
                         net (fo=1, routed)           0.000     9.978    genblk1[10].red_piece_gfx/valid_reg_0
    SLICE_X86Y131        FDRE                                         r  genblk1[10].red_piece_gfx/valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixY_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[19].red_piece_gfx/paletteIndex_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.967ns  (logic 1.754ns (17.598%)  route 8.213ns (82.402%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT1=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDRE                         0.000     0.000 r  pixY_reg[2]/C
    SLICE_X73Y152        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pixY_reg[2]/Q
                         net (fo=186, routed)         5.271     5.690    genblk1[1].red_piece_gfx/Q[0]
    SLICE_X84Y141        LUT1 (Prop_lut1_I0_O)        0.296     5.986 r  genblk1[1].red_piece_gfx/paletteIndex[1]_i_10__3/O
                         net (fo=1, routed)           0.000     5.986    genblk1[1].red_piece_gfx/paletteIndex[1]_i_10__3_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.594 r  genblk1[1].red_piece_gfx/paletteIndex_reg[1]_i_5__0/O[3]
                         net (fo=21, routed)          1.720     8.314    genblk1[19].red_piece_gfx/O[2]
    SLICE_X85Y136        LUT6 (Prop_lut6_I1_O)        0.307     8.621 r  genblk1[19].red_piece_gfx/paletteIndex[0]_i_2__14/O
                         net (fo=1, routed)           0.877     9.497    genblk1[19].red_piece_gfx/paletteIndex[0]_i_2__14_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.621 r  genblk1[19].red_piece_gfx/paletteIndex[0]_i_1__18/O
                         net (fo=2, routed)           0.346     9.967    genblk1[19].red_piece_gfx/D[0]
    SLICE_X83Y137        FDRE                                         r  genblk1[19].red_piece_gfx/paletteIndex_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixX_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixX_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y151        FDRE                         0.000     0.000 r  pixX_reg[6]/C
    SLICE_X75Y151        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pixX_reg[6]/Q
                         net (fo=184, routed)         0.110     0.251    pixX_reg[6]
    SLICE_X74Y151        LUT3 (Prop_lut3_I0_O)        0.045     0.296 r  pixX[7]_i_1/O
                         net (fo=1, routed)           0.000     0.296    p_0_in__0[7]
    SLICE_X74Y151        FDRE                                         r  pixX_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixX_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y151        FDRE                         0.000     0.000 r  pixX_reg[6]/C
    SLICE_X75Y151        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pixX_reg[6]/Q
                         net (fo=184, routed)         0.114     0.255    pixX_reg[6]
    SLICE_X74Y151        LUT5 (Prop_lut5_I3_O)        0.045     0.300 r  pixX[9]_i_3/O
                         net (fo=1, routed)           0.000     0.300    p_0_in__0[9]
    SLICE_X74Y151        FDRE                                         r  pixX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vState_reg[1]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            vState_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y151        FDRE                         0.000     0.000 r  vState_reg[1]__0/C
    SLICE_X64Y151        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  vState_reg[1]__0/Q
                         net (fo=2, routed)           0.076     0.204    vValid
    SLICE_X64Y151        LUT3 (Prop_lut3_I1_O)        0.099     0.303 r  vState[3]__0_i_1/O
                         net (fo=1, routed)           0.000     0.303    vState[3]__0_i_1_n_0
    SLICE_X64Y151        FDRE                                         r  vState_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vState_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vSync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        FDRE                         0.000     0.000 r  vState_reg[3]/C
    SLICE_X63Y152        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vState_reg[3]/Q
                         net (fo=12, routed)          0.121     0.262    vState__0[3]
    SLICE_X62Y152        LUT2 (Prop_lut2_I1_O)        0.045     0.307 r  vSync_i_2/O
                         net (fo=1, routed)           0.000     0.307    vSync_i_2_n_0
    SLICE_X62Y152        FDRE                                         r  vSync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hState_reg[1]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            hState_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE                         0.000     0.000 r  hState_reg[1]__0/C
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.148     0.148 f  hState_reg[1]__0/Q
                         net (fo=2, routed)           0.075     0.223    hValid
    SLICE_X62Y151        LUT3 (Prop_lut3_I1_O)        0.098     0.321 r  hState[3]__0_i_1/O
                         net (fo=1, routed)           0.000     0.321    hState[3]__0_i_1_n_0
    SLICE_X62Y151        FDRE                                         r  hState_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vState_reg[3]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            vState_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y151        FDRE                         0.000     0.000 r  vState_reg[3]__0/C
    SLICE_X64Y151        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vState_reg[3]__0/Q
                         net (fo=2, routed)           0.185     0.326    vState_reg[3]__0_n_0
    SLICE_X64Y151        FDRE                                         r  vState_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixX_reg[2]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y152        FDRE                         0.000     0.000 r  pixX_reg[2]/C
    SLICE_X72Y152        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pixX_reg[2]/Q
                         net (fo=7, routed)           0.107     0.235    x027_out[0]
    SLICE_X72Y152        LUT3 (Prop_lut3_I2_O)        0.099     0.334 r  pixX[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.334    pixX[2]_rep_i_1_n_0
    SLICE_X72Y152        FDRE                                         r  pixX_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hCnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hCnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y151        FDRE                         0.000     0.000 r  hCnt_reg[1]/C
    SLICE_X58Y151        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  hCnt_reg[1]/Q
                         net (fo=7, routed)           0.127     0.291    hCnt_reg_n_0_[1]
    SLICE_X59Y151        LUT3 (Prop_lut3_I0_O)        0.045     0.336 r  hCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    hCnt[2]_i_1_n_0
    SLICE_X59Y151        FDRE                                         r  hCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vState_reg[2]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            vState_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.936%)  route 0.195ns (58.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y151        FDRE                         0.000     0.000 r  vState_reg[2]__0/C
    SLICE_X64Y151        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vState_reg[2]__0/Q
                         net (fo=2, routed)           0.195     0.336    vState_reg[2]__0_n_0
    SLICE_X64Y151        FDRE                                         r  vState_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hCnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hCnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y151        FDRE                         0.000     0.000 r  hCnt_reg[1]/C
    SLICE_X58Y151        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  hCnt_reg[1]/Q
                         net (fo=7, routed)           0.127     0.291    hCnt_reg_n_0_[1]
    SLICE_X59Y151        LUT4 (Prop_lut4_I2_O)        0.048     0.339 r  hCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    hCnt[3]_i_1_n_0
    SLICE_X59Y151        FDRE                                         r  hCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





