EDA Netlist Writer report for duc_top_level
Thu Oct 10 15:24:52 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Thu Oct 10 15:24:52 2019 ;
; Revision Name             ; duc_top_level                         ;
; Top-level Entity Name     ; timing_controller                     ;
; Family                    ; Cyclone 10 LP                         ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 10 15:24:51 2019
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off duc_design -c duc_top_level --gen_testbench
Info (119004): Automatically selected device 10CL006YE144C6G for design duc_top_level
Info (201002): Generated VHDL Test Bench File C:/Users/Lucas-PC/Desktop/DUC_vhdl/simulation/modelsim/timing_controller.vht for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4652 megabytes
    Info: Processing ended: Thu Oct 10 15:24:52 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


