# RISC-V RTL DESIGN
## Introduction
RISC-V is an open-source instruction set architecture designed for computer processors, known for its simplicity and efficiency. It offers design freedom and customization options, making it adaptable to a wide range of applications. Since its introduction in 2010, RISC-V has 
gained significant traction and is being embraced by various industries. Its open nature and vibrant ecosystem have fostered innovation and democratized processor development. RISC-V processors are used in diverse devices, from IoT devices to high-performance computing systems. In this project, we have designed a 3 stage pipelining using verilog codes in MODELSIM software.
<br>
## Output Waveforms 
<p align="center">
  <img src="./topmodule.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Top Module
</p>
<br>
<p align="center">
  <img src="./PCMUX.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  PC MUX
</p>
<br>
<p align="center">
  <img src="./Regblock1.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Reg Block 1
</p>
<br>
<p align="center">
  <img src="./ImmediateGenerator.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Immediate Generator
</p>
<br>
<p align="center">
  <img src="./ImmediateAdder.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Immediate Adder
</p>
<br>
<p align="center">
  <img src="./IntegerFile.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Integer File
</p>
<br>
<p align="center">
  <img src="./WireEnableGenerator.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Wire Enable Generator
</p>
<br>
<p align="center">
  <img src="./InstructionMUX.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Instruction MUX
</p>
<br>
<p align="center">
  <img src="./BranchUnit.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Branch Unit
</p>
<br>
<p align="center">
  <img src="./Decoder.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Decoder
</p>
<br>
<p align="center">
  <img src="./Decoder1.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Decoder
</p>
<br>
<p align="center">
  <img src="./MachineControl.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Machine Control
</p>
<br>
<p align="center">
  <img src="./MachineControl_1.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Machine Control
</p>
<br>
<p align="center">
  <img src="./MachineControl_2.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Machine Control
</p>
<br>
<p align="center">
  <img src="./CSRFile.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  CSR File
</p>
<br>
<p align="center">
  <img src="./CSRFile_1.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  CSR File
</p>
<br>
<p align="center">
  <img src="./CSRFile_2.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  CSR File
</p>
<br>
<p align="center">
  <img src="./RegBlock2.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Reg Block 2
</p>
<br>
<p align="center">
  <img src="./RegBlock2_1.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Reg Block 2
</p>
<br>
<p align="center">
  <img src="./StoreUnit.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Store Unit
</p>
<br>
<p align="center">
  <img src="./LoadUnit.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Load Unit
</p>
<br>
<p align="center">
  <img src="./ALU.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  ALU
</p>
<br>
<p align="center">
  <img src="./WBMUXSelectionUnit.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  WB MUX Selection Unit
</p>
<br>
