
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS release 6.10 (Final)
Hostname: ws32
max virtual memory: unlimited (bytes)
max user processes: 1024
max stack size: 10485760 (bytes)


Database state : /home/m110/m110063541/synos/kai/Lab1_PCflow/UC_LED_DEMO/|sr0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


To see more or fewer paths in this report, use option '-report_timing_paths <count>'

Start points with multiple hops: 56
End points with multiple hops: 55
Printing up to 10 paths

Path #1 through net un1_remainder_reg_3[0]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net          Cell_Type  
--------------------------------------------------------------
0            FB1.uA                                             
      Net             1      count[1]                           
1            FB1.uB                                             
      Net             1      un1_count_6[0]                     
2            FB1.uA                                             
      Net             1      input_A_dec[7]                     
3            FB1.uB                                             
      Net             1      input_A_pmux                       
4            FB1.uA                                             
      Net             1      un1_remainder_reg_3[0]             
5            FB1.uB                                             
==============================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #2 through net input_A_dec[6]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net          Cell_Type  
--------------------------------------------------------------
0            FB1.uA                                             
      Net             1      count[1]                           
1            FB1.uB                                             
      Net             1      un1_count_6[0]                     
2            FB1.uA                                             
      Net             1      input_A_dec[6]                     
3            FB1.uB                                             
      Net             1      input_A_pmux                       
4            FB1.uA                                             
      Net             1      un1_remainder_reg_3[0]             
5            FB1.uB                                             
==============================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #3 through net input_A_dec[2]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net          Cell_Type  
--------------------------------------------------------------
0            FB1.uA                                             
      Net             1      count[1]                           
1            FB1.uB                                             
      Net             1      un1_count_6[0]                     
2            FB1.uA                                             
      Net             1      input_A_dec[2]                     
3            FB1.uB                                             
      Net             1      input_A_pmux                       
4            FB1.uA                                             
      Net             1      un1_remainder_reg_3[0]             
5            FB1.uB                                             
==============================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #4 through net count[3]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net          Cell_Type  
--------------------------------------------------------------
0            FB1.uA                                             
      Net             1      count[3]                           
1            FB1.uB                                             
      Net             1      un1_count_6[0]                     
2            FB1.uA                                             
      Net             1      input_A_dec[7]                     
3            FB1.uB                                             
      Net             1      input_A_pmux                       
4            FB1.uA                                             
      Net             1      un1_remainder_reg_3[0]             
5            FB1.uB                                             
==============================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #5 through net count[2]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net          Cell_Type  
--------------------------------------------------------------
0            FB1.uA                                             
      Net             1      count[2]                           
1            FB1.uB                                             
      Net             1      un1_count_6[0]                     
2            FB1.uA                                             
      Net             1      input_A_dec[7]                     
3            FB1.uB                                             
      Net             1      input_A_pmux                       
4            FB1.uA                                             
      Net             1      un1_remainder_reg_3[0]             
5            FB1.uB                                             
==============================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #6 through net input_A_dec[3]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net          Cell_Type  
--------------------------------------------------------------
0            FB1.uA                                             
      Net             1      count[1]                           
1            FB1.uB                                             
      Net             1      un1_count_6[0]                     
2            FB1.uA                                             
      Net             1      input_A_dec[3]                     
3            FB1.uB                                             
      Net             1      input_A_pmux                       
4            FB1.uA                                             
      Net             1      un1_remainder_reg_3[0]             
5            FB1.uB                                             
==============================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #7 through net count[0]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net          Cell_Type  
--------------------------------------------------------------
0            FB1.uA                                             
      Net             1      count[0]                           
1            FB1.uB                                             
      Net             1      un1_count_6[0]                     
2            FB1.uA                                             
      Net             1      input_A_dec[7]                     
3            FB1.uB                                             
      Net             1      input_A_pmux                       
4            FB1.uA                                             
      Net             1      un1_remainder_reg_3[0]             
5            FB1.uB                                             
==============================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #8 through net input_A_dec[5]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net          Cell_Type  
--------------------------------------------------------------
0            FB1.uA                                             
      Net             1      count[1]                           
1            FB1.uB                                             
      Net             1      un1_count_6[0]                     
2            FB1.uA                                             
      Net             1      input_A_dec[5]                     
3            FB1.uB                                             
      Net             1      input_A_pmux                       
4            FB1.uA                                             
      Net             1      un1_remainder_reg_3[0]             
5            FB1.uB                                             
==============================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #9 through net input_A_dec[0]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net          Cell_Type  
--------------------------------------------------------------
0            FB1.uA                                             
      Net             1      count[1]                           
1            FB1.uB                                             
      Net             1      un1_count_6[0]                     
2            FB1.uA                                             
      Net             1      input_A_dec[0]                     
3            FB1.uB                                             
      Net             1      input_A_pmux                       
4            FB1.uA                                             
      Net             1      un1_remainder_reg_3[0]             
5            FB1.uB                                             
==============================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #10 through net input_A_dec[1]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net          Cell_Type  
--------------------------------------------------------------
0            FB1.uA                                             
      Net             1      count[1]                           
1            FB1.uB                                             
      Net             1      un1_count_6[0]                     
2            FB1.uA                                             
      Net             1      input_A_dec[1]                     
3            FB1.uB                                             
      Net             1      input_A_pmux                       
4            FB1.uA                                             
      Net             1      un1_remainder_reg_3[0]             
5            FB1.uB                                             
==============================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 
