{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651269688730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651269688741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 17:01:28 2022 " "Processing started: Fri Apr 29 17:01:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651269688741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269688741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab61 -c lab61 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab61 -c lab61" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269688741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651269690559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651269690559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file hit_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_detector " "Found entity 1: hit_detector" {  } { { "hit_detector.sv" "" { Text "C:/Users/exobo/Courses/385fp/hit_detector.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269704898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269704898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrier.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrier " "Found entity 1: barrier" {  } { { "barrier.sv" "" { Text "C:/Users/exobo/Courses/385fp/barrier.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269704905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269704905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet2.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet2 " "Found entity 1: bullet2" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269704913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269704913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269704922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269704922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball2 " "Found entity 1: ball2" {  } { { "ball2.sv" "" { Text "C:/Users/exobo/Courses/385fp/ball2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269704932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269704932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/fp_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/fp_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc " "Found entity 1: fp_soc" {  } { { "fp_soc/synthesis/fp_soc.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269704943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269704943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fp_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269704953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269704953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fp_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269704961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269704961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_irq_mapper " "Found entity 1: fp_soc_irq_mapper" {  } { { "fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269704968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269704968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0 " "Found entity 1: fp_soc_mm_interconnect_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: fp_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: fp_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "fp_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_rsp_mux " "Found entity 1: fp_soc_mm_interconnect_0_rsp_mux" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705097 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_rsp_demux " "Found entity 1: fp_soc_mm_interconnect_0_rsp_demux" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_cmd_mux " "Found entity 1: fp_soc_mm_interconnect_0_cmd_mux" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_cmd_demux " "Found entity 1: fp_soc_mm_interconnect_0_cmd_demux" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705158 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705158 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705158 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705158 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651269705170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "fp_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651269705188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "fp_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fp_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651269705211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fp_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651269705212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: fp_soc_mm_interconnect_0_router_007_default_decode" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705217 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_mm_interconnect_0_router_007 " "Found entity 2: fp_soc_mm_interconnect_0_router_007" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fp_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651269705223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fp_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651269705223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: fp_soc_mm_interconnect_0_router_002_default_decode" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705231 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_mm_interconnect_0_router_002 " "Found entity 2: fp_soc_mm_interconnect_0_router_002" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fp_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651269705239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fp_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at fp_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651269705240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_mm_interconnect_0_router_default_decode " "Found entity 1: fp_soc_mm_interconnect_0_router_default_decode" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705247 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_mm_interconnect_0_router " "Found entity 2: fp_soc_mm_interconnect_0_router" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fp_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fp_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_usb_rst " "Found entity 1: fp_soc_usb_rst" {  } { { "fp_soc/synthesis/submodules/fp_soc_usb_rst.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_usb_gpx " "Found entity 1: fp_soc_usb_gpx" {  } { { "fp_soc/synthesis/submodules/fp_soc_usb_gpx.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_timer_0 " "Found entity 1: fp_soc_timer_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_timer_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_sysid_qsys_0 " "Found entity 1: fp_soc_sysid_qsys_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_spi_0 " "Found entity 1: fp_soc_spi_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_spi_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_sdram_pll_dffpipe_l2c " "Found entity 1: fp_soc_sdram_pll_dffpipe_l2c" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705372 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_sdram_pll_stdsync_sv6 " "Found entity 2: fp_soc_sdram_pll_stdsync_sv6" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705372 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_soc_sdram_pll_altpll_vg92 " "Found entity 3: fp_soc_sdram_pll_altpll_vg92" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705372 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_soc_sdram_pll " "Found entity 4: fp_soc_sdram_pll" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file fp_soc/synthesis/submodules/fp_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_sdram_input_efifo_module " "Found entity 1: fp_soc_sdram_input_efifo_module" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705384 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_sdram " "Found entity 2: fp_soc_sdram" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_onchip_memory2_0 " "Found entity 1: fp_soc_onchip_memory2_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0 " "Found entity 1: fp_soc_nios2_gen2_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: fp_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: fp_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: fp_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: fp_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "5 fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "6 fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "7 fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "8 fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "9 fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "10 fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "11 fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "12 fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "13 fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "14 fp_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: fp_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "15 fp_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: fp_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "16 fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "17 fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "18 fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "19 fp_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: fp_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "20 fp_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: fp_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""} { "Info" "ISGN_ENTITY_NAME" "21 fp_soc_nios2_gen2_0_cpu " "Found entity 21: fp_soc_nios2_gen2_0_cpu" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: fp_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: fp_soc_nios2_gen2_0_cpu_test_bench" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_leds_pio " "Found entity 1: fp_soc_leds_pio" {  } { { "fp_soc/synthesis/submodules/fp_soc_leds_pio.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_keycode " "Found entity 1: fp_soc_keycode" {  } { { "fp_soc/synthesis/submodules/fp_soc_keycode.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_key " "Found entity 1: fp_soc_key" {  } { { "fp_soc/synthesis/submodules/fp_soc_key.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: fp_soc_jtag_uart_0_sim_scfifo_w" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705521 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_soc_jtag_uart_0_scfifo_w " "Found entity 2: fp_soc_jtag_uart_0_scfifo_w" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705521 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: fp_soc_jtag_uart_0_sim_scfifo_r" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705521 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_soc_jtag_uart_0_scfifo_r " "Found entity 4: fp_soc_jtag_uart_0_scfifo_r" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705521 ""} { "Info" "ISGN_ENTITY_NAME" "5 fp_soc_jtag_uart_0 " "Found entity 5: fp_soc_jtag_uart_0" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_soc_hex_digits_pio " "Found entity 1: fp_soc_hex_digits_pio" {  } { { "fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/exobo/Courses/385fp/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/exobo/Courses/385fp/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651269705550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/exobo/Courses/385fp/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/exobo/Courses/385fp/ball.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269705572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269705572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_arena lab62.sv(181) " "Verilog HDL Implicit Net warning at lab62.sv(181): created implicit net for \"Reset_arena\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269705572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fp_soc_sdram.v(318) " "Verilog HDL or VHDL warning at fp_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651269705594 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fp_soc_sdram.v(328) " "Verilog HDL or VHDL warning at fp_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651269705594 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fp_soc_sdram.v(338) " "Verilog HDL or VHDL warning at fp_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651269705594 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fp_soc_sdram.v(682) " "Verilog HDL or VHDL warning at fp_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651269705596 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fp_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at fp_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "fp_soc/synthesis/submodules/fp_soc_spi_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651269705597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651269705906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab62.sv" "hex_driver4" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269705933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc fp_soc:u0 " "Elaborating entity \"fp_soc\" for hierarchy \"fp_soc:u0\"" {  } { { "lab62.sv" "u0" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269705959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_hex_digits_pio fp_soc:u0\|fp_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"fp_soc_hex_digits_pio\" for hierarchy \"fp_soc:u0\|fp_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "fp_soc/synthesis/fp_soc.v" "hex_digits_pio" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_jtag_uart_0 fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"fp_soc_jtag_uart_0\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "jtag_uart_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_jtag_uart_0_scfifo_w fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"fp_soc_jtag_uart_0_scfifo_w\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "the_fp_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706278 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651269706278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269706337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269706337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269706366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269706366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/exobo/Courses/385fp/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269706402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269706402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/exobo/Courses/385fp/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269706465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269706465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/exobo/Courses/385fp/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269706532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269706532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/exobo/Courses/385fp/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269706592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269706592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_w:the_fp_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/exobo/Courses/385fp/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_jtag_uart_0_scfifo_r fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_r:the_fp_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"fp_soc_jtag_uart_0_scfifo_r\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|fp_soc_jtag_uart_0_scfifo_r:the_fp_soc_jtag_uart_0_scfifo_r\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "the_fp_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "fp_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269706981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269706981 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651269706981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269707486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fp_soc:u0\|fp_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fp_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269707624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_key fp_soc:u0\|fp_soc_key:key " "Elaborating entity \"fp_soc_key\" for hierarchy \"fp_soc:u0\|fp_soc_key:key\"" {  } { { "fp_soc/synthesis/fp_soc.v" "key" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269707690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_keycode fp_soc:u0\|fp_soc_keycode:keycode " "Elaborating entity \"fp_soc_keycode\" for hierarchy \"fp_soc:u0\|fp_soc_keycode:keycode\"" {  } { { "fp_soc/synthesis/fp_soc.v" "keycode" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269707703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_leds_pio fp_soc:u0\|fp_soc_leds_pio:leds_pio " "Elaborating entity \"fp_soc_leds_pio\" for hierarchy \"fp_soc:u0\|fp_soc_leds_pio:leds_pio\"" {  } { { "fp_soc/synthesis/fp_soc.v" "leds_pio" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269707731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0 fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"fp_soc_nios2_gen2_0\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "nios2_gen2_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269707743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269707758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_test_bench fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_test_bench:the_fp_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_test_bench:the_fp_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269707850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_register_bank_a_module fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "fp_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269707867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269707965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269707977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269707977 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651269707977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269708039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269708039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_a_module:fp_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_register_bank_b_module fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_b_module:fp_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_register_bank_b_module:fp_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "fp_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_debug fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708201 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651269708201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_break fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_break:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_break:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:fp_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:fp_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "fp_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_pib fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_oci_im fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_im:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_oci_im:the_fp_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_nios2_ocimem fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "fp_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708524 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651269708524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269708584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269708584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_nios2_ocimem:the_fp_soc_nios2_gen2_0_cpu_nios2_ocimem\|fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:fp_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_debug_slave_tck fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|fp_soc_nios2_gen2_0_cpu_debug_slave_tck:the_fp_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|fp_soc_nios2_gen2_0_cpu_debug_slave_tck:the_fp_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fp_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "fp_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708774 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651269708774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708781 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fp_soc:u0\|fp_soc_nios2_gen2_0:nios2_gen2_0\|fp_soc_nios2_gen2_0_cpu:cpu\|fp_soc_nios2_gen2_0_cpu_nios2_oci:the_fp_soc_nios2_gen2_0_cpu_nios2_oci\|fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fp_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_onchip_memory2_0 fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"fp_soc_onchip_memory2_0\" for hierarchy \"fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "onchip_memory2_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fp_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"fp_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269708863 ""}  } { { "fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651269708863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_11g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11g1 " "Found entity 1: altsyncram_11g1" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/altsyncram_11g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269708924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269708924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11g1 fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_11g1:auto_generated " "Elaborating entity \"altsyncram_11g1\" for hierarchy \"fp_soc:u0\|fp_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_11g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269708928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram fp_soc:u0\|fp_soc_sdram:sdram " "Elaborating entity \"fp_soc_sdram\" for hierarchy \"fp_soc:u0\|fp_soc_sdram:sdram\"" {  } { { "fp_soc/synthesis/fp_soc.v" "sdram" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram_input_efifo_module fp_soc:u0\|fp_soc_sdram:sdram\|fp_soc_sdram_input_efifo_module:the_fp_soc_sdram_input_efifo_module " "Elaborating entity \"fp_soc_sdram_input_efifo_module\" for hierarchy \"fp_soc:u0\|fp_soc_sdram:sdram\|fp_soc_sdram_input_efifo_module:the_fp_soc_sdram_input_efifo_module\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "the_fp_soc_sdram_input_efifo_module" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram_pll fp_soc:u0\|fp_soc_sdram_pll:sdram_pll " "Elaborating entity \"fp_soc_sdram_pll\" for hierarchy \"fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\"" {  } { { "fp_soc/synthesis/fp_soc.v" "sdram_pll" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram_pll_stdsync_sv6 fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"fp_soc_sdram_pll_stdsync_sv6\" for hierarchy \"fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram_pll_dffpipe_l2c fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_stdsync_sv6:stdsync2\|fp_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"fp_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_stdsync_sv6:stdsync2\|fp_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sdram_pll_altpll_vg92 fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"fp_soc_sdram_pll_altpll_vg92\" for hierarchy \"fp_soc:u0\|fp_soc_sdram_pll:sdram_pll\|fp_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "sd1" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_spi_0 fp_soc:u0\|fp_soc_spi_0:spi_0 " "Elaborating entity \"fp_soc_spi_0\" for hierarchy \"fp_soc:u0\|fp_soc_spi_0:spi_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "spi_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_sysid_qsys_0 fp_soc:u0\|fp_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"fp_soc_sysid_qsys_0\" for hierarchy \"fp_soc:u0\|fp_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "sysid_qsys_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_timer_0 fp_soc:u0\|fp_soc_timer_0:timer_0 " "Elaborating entity \"fp_soc_timer_0\" for hierarchy \"fp_soc:u0\|fp_soc_timer_0:timer_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "timer_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_usb_gpx fp_soc:u0\|fp_soc_usb_gpx:usb_gpx " "Elaborating entity \"fp_soc_usb_gpx\" for hierarchy \"fp_soc:u0\|fp_soc_usb_gpx:usb_gpx\"" {  } { { "fp_soc/synthesis/fp_soc.v" "usb_gpx" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_usb_rst fp_soc:u0\|fp_soc_usb_rst:usb_rst " "Elaborating entity \"fp_soc_usb_rst\" for hierarchy \"fp_soc:u0\|fp_soc_usb_rst:usb_rst\"" {  } { { "fp_soc/synthesis/fp_soc.v" "usb_rst" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fp_soc_mm_interconnect_0\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "fp_soc/synthesis/fp_soc.v" "mm_interconnect_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269709990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 2978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 3019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 3603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 3644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router:router " "Elaborating entity \"fp_soc_mm_interconnect_0_router\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router:router\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "router" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router_default_decode fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router:router\|fp_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"fp_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router:router\|fp_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router_002 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"fp_soc_mm_interconnect_0_router_002\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router_002_default_decode fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_002:router_002\|fp_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"fp_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_002:router_002\|fp_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router_007 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"fp_soc_mm_interconnect_0_router_007\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_router_007_default_decode fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_007:router_007\|fp_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"fp_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_router_007:router_007\|fp_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_cmd_demux fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"fp_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_cmd_mux fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"fp_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 5816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269710981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_rsp_demux fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"fp_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 6230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_rsp_mux fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"fp_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 6740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 6925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711384 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651269711392 "|lab62|fp_soc:u0|fp_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651269711392 "|lab62|fp_soc:u0|fp_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651269711392 "|lab62|fp_soc:u0|fp_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 6991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 7025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_avalon_st_adapter fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"fp_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 7156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_avalon_st_adapter_005 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"fp_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v" 7301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|fp_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_soc_irq_mapper fp_soc:u0\|fp_soc_irq_mapper:irq_mapper " "Elaborating entity \"fp_soc_irq_mapper\" for hierarchy \"fp_soc:u0\|fp_soc_irq_mapper:irq_mapper\"" {  } { { "fp_soc/synthesis/fp_soc.v" "irq_mapper" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fp_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fp_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "fp_soc/synthesis/fp_soc.v" "rst_controller" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fp_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fp_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fp_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fp_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fp_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fp_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fp_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fp_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "fp_soc/synthesis/fp_soc.v" "rst_controller_001" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711785 ""}
{ "Warning" "WSGN_SEARCH_FILE" "upgrade_bullet.sv 1 1 " "Using design file upgrade_bullet.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 upgrade_bullet " "Found entity 1: upgrade_bullet" {  } { { "upgrade_bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269711820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651269711820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upgrade_bullet upgrade_bullet:ub " "Elaborating entity \"upgrade_bullet\" for hierarchy \"upgrade_bullet:ub\"" {  } { { "lab62.sv" "ub" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711823 ""}
{ "Warning" "WSGN_SEARCH_FILE" "upgrade_speed.sv 1 1 " "Using design file upgrade_speed.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 upgrade_speed " "Found entity 1: upgrade_speed" {  } { { "upgrade_speed.sv" "" { Text "C:/Users/exobo/Courses/385fp/upgrade_speed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269711858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651269711858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upgrade_speed upgrade_speed:us " "Elaborating entity \"upgrade_speed\" for hierarchy \"upgrade_speed:us\"" {  } { { "lab62.sv" "us" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrier barrier:b1 " "Elaborating entity \"barrier\" for hierarchy \"barrier:b1\"" {  } { { "lab62.sv" "b1" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball " "Elaborating entity \"ball\" for hierarchy \"ball:ball\"" {  } { { "lab62.sv" "ball" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(53) " "Verilog HDL assignment warning at ball.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/exobo/Courses/385fp/ball.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711893 "|lab62|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(55) " "Verilog HDL assignment warning at ball.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/exobo/Courses/385fp/ball.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711893 "|lab62|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(108) " "Verilog HDL assignment warning at ball.sv(108): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/exobo/Courses/385fp/ball.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711894 "|lab62|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(110) " "Verilog HDL assignment warning at ball.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/exobo/Courses/385fp/ball.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711894 "|lab62|ball:ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball2 ball2:ball2 " "Elaborating entity \"ball2\" for hierarchy \"ball2:ball2\"" {  } { { "lab62.sv" "ball2" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball2.sv(53) " "Verilog HDL assignment warning at ball2.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "ball2.sv" "" { Text "C:/Users/exobo/Courses/385fp/ball2.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711909 "|lab62|ball2:ball2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball2.sv(55) " "Verilog HDL assignment warning at ball2.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "ball2.sv" "" { Text "C:/Users/exobo/Courses/385fp/ball2.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711909 "|lab62|ball2:ball2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball2.sv(108) " "Verilog HDL assignment warning at ball2.sv(108): truncated value with size 32 to match size of target (10)" {  } { { "ball2.sv" "" { Text "C:/Users/exobo/Courses/385fp/ball2.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711910 "|lab62|ball2:ball2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball2.sv(110) " "Verilog HDL assignment warning at ball2.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "ball2.sv" "" { Text "C:/Users/exobo/Courses/385fp/ball2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711910 "|lab62|ball2:ball2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet\"" {  } { { "lab62.sv" "bullet" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bullet_X_Motion bullet.sv(15) " "Verilog HDL or VHDL warning at bullet.sv(15): object \"Bullet_X_Motion\" assigned a value but never read" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651269711921 "|lab62|bullet:bullet"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bullet_Y_Motion bullet.sv(15) " "Verilog HDL or VHDL warning at bullet.sv(15): object \"Bullet_Y_Motion\" assigned a value but never read" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651269711921 "|lab62|bullet:bullet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet.sv(86) " "Verilog HDL assignment warning at bullet.sv(86): truncated value with size 32 to match size of target (10)" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711922 "|lab62|bullet:bullet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet.sv(94) " "Verilog HDL assignment warning at bullet.sv(94): truncated value with size 32 to match size of target (10)" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711922 "|lab62|bullet:bullet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet.sv(103) " "Verilog HDL assignment warning at bullet.sv(103): truncated value with size 32 to match size of target (10)" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711923 "|lab62|bullet:bullet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet.sv(111) " "Verilog HDL assignment warning at bullet.sv(111): truncated value with size 32 to match size of target (10)" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711923 "|lab62|bullet:bullet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet2 bullet2:bullet2 " "Elaborating entity \"bullet2\" for hierarchy \"bullet2:bullet2\"" {  } { { "lab62.sv" "bullet2" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bullet_X_Motion bullet2.sv(15) " "Verilog HDL or VHDL warning at bullet2.sv(15): object \"Bullet_X_Motion\" assigned a value but never read" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651269711934 "|lab62|bullet2:bullet2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bullet_Y_Motion bullet2.sv(15) " "Verilog HDL or VHDL warning at bullet2.sv(15): object \"Bullet_Y_Motion\" assigned a value but never read" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651269711934 "|lab62|bullet2:bullet2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet2.sv(86) " "Verilog HDL assignment warning at bullet2.sv(86): truncated value with size 32 to match size of target (10)" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711935 "|lab62|bullet2:bullet2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet2.sv(94) " "Verilog HDL assignment warning at bullet2.sv(94): truncated value with size 32 to match size of target (10)" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711935 "|lab62|bullet2:bullet2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet2.sv(103) " "Verilog HDL assignment warning at bullet2.sv(103): truncated value with size 32 to match size of target (10)" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711935 "|lab62|bullet2:bullet2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet2.sv(111) " "Verilog HDL assignment warning at bullet2.sv(111): truncated value with size 32 to match size of target (10)" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711936 "|lab62|bullet2:bullet2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_detector hit_detector:hd " "Elaborating entity \"hit_detector\" for hierarchy \"hit_detector:hd\"" {  } { { "lab62.sv" "hd" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "lab62.sv" "vga" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/exobo/Courses/385fp/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711961 "|lab62|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/exobo/Courses/385fp/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651269711962 "|lab62|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colormapper " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colormapper\"" {  } { { "lab62.sv" "colormapper" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269711973 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651269714305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.29.17:01:57 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl " "2022.04.29.17:01:57 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269717911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269720176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269720324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269722036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269722134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269722245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269722367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269722371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269722371 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651269723071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc3a581be/alt_sld_fab.v" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269723329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269723329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269723430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269723430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269723441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269723441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269723518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269723518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269723616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269723616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269723616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/exobo/Courses/385fp/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269723697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269723697 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"fp_soc:u0\|fp_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651269728051 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651269728051 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormapper\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormapper\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269732574 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormapper\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormapper\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269732574 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormapper\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormapper\|Mult2\"" {  } { { "Color_Mapper.sv" "Mult2" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269732574 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormapper\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormapper\|Mult3\"" {  } { { "Color_Mapper.sv" "Mult3" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269732574 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651269732574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormapper\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormapper\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269732742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormapper\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:colormapper\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269732742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269732742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269732742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269732742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269732742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269732742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269732742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269732742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651269732742 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/exobo/Courses/385fp/Color_Mapper.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651269732742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/exobo/Courses/385fp/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651269732852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269732852 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651269734092 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651269734324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651269734324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651269734324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651269734324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651269734324 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651269734324 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651269734324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651269734324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651269734324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651269734324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651269734324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651269734324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651269734324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651269734324 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651269734324 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651269734324 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651269734324 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 356 -1 0 } } { "fp_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 17 -1 0 } } { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 17 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 352 -1 0 } } { "fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_sdram.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_spi_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v" 243 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_spi_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v" 132 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "ball.sv" "" { Text "C:/Users/exobo/Courses/385fp/ball.sv" 41 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v" 398 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_spi_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v" 253 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "fp_soc/synthesis/submodules/fp_soc_timer_0.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v" 181 -1 0 } } { "fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651269734416 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651269734417 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[9\] bullet2:bullet2\|Bullet_X_Pos\[9\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[9\]~1 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[9\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[9\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[9\]~1\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[8\] bullet2:bullet2\|Bullet_X_Pos\[8\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[8\]~5 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[8\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[8\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[8\]~5\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[7\] bullet2:bullet2\|Bullet_X_Pos\[7\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[7\]~9 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[7\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[7\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[7\]~9\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[6\] bullet2:bullet2\|Bullet_X_Pos\[6\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[6\]~13 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[6\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[6\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[6\]~13\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[5\] bullet2:bullet2\|Bullet_X_Pos\[5\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[5\]~17 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[5\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[5\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[5\]~17\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[4\] bullet2:bullet2\|Bullet_X_Pos\[4\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[4\]~21 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[4\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[4\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[4\]~21\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[3\] bullet2:bullet2\|Bullet_X_Pos\[3\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[3\]~25 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[3\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[3\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[3\]~25\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[2\] bullet2:bullet2\|Bullet_X_Pos\[2\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[2\]~29 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[2\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[2\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[2\]~29\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[1\] bullet2:bullet2\|Bullet_X_Pos\[1\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[1\]~33 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[1\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[1\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[1\]~33\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_X_Pos\[0\] bullet2:bullet2\|Bullet_X_Pos\[0\]~_emulated bullet2:bullet2\|Bullet_X_Pos\[0\]~37 " "Register \"bullet2:bullet2\|Bullet_X_Pos\[0\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_X_Pos\[0\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_X_Pos\[0\]~37\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[9\] bullet2:bullet2\|Bullet_Y_Pos\[9\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[9\]~1 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[9\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[9\]~1\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[8\] bullet2:bullet2\|Bullet_Y_Pos\[8\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[8\]~5 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[8\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[8\]~5\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[7\] bullet2:bullet2\|Bullet_Y_Pos\[7\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[7\]~9 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[7\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[7\]~9\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[6\] bullet2:bullet2\|Bullet_Y_Pos\[6\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[6\]~13 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[6\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[6\]~13\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[5\] bullet2:bullet2\|Bullet_Y_Pos\[5\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[5\]~17 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[5\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[5\]~17\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[4\] bullet2:bullet2\|Bullet_Y_Pos\[4\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[4\]~21 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[4\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[4\]~21\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[3\] bullet2:bullet2\|Bullet_Y_Pos\[3\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[3\]~25 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[3\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[3\]~25\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[2\] bullet2:bullet2\|Bullet_Y_Pos\[2\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[2\]~29 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[2\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[2\]~29\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[1\] bullet2:bullet2\|Bullet_Y_Pos\[1\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[1\]~33 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[1\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[1\]~33\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet2:bullet2\|Bullet_Y_Pos\[0\] bullet2:bullet2\|Bullet_Y_Pos\[0\]~_emulated bullet2:bullet2\|Bullet_Y_Pos\[0\]~37 " "Register \"bullet2:bullet2\|Bullet_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"bullet2:bullet2\|Bullet_Y_Pos\[0\]~_emulated\" and latch \"bullet2:bullet2\|Bullet_Y_Pos\[0\]~37\"" {  } { { "bullet2.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet2.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet2:bullet2|Bullet_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[9\] bullet:bullet\|Bullet_X_Pos\[9\]~_emulated bullet:bullet\|Bullet_X_Pos\[9\]~1 " "Register \"bullet:bullet\|Bullet_X_Pos\[9\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[9\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[9\]~1\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[8\] bullet:bullet\|Bullet_X_Pos\[8\]~_emulated bullet:bullet\|Bullet_X_Pos\[8\]~5 " "Register \"bullet:bullet\|Bullet_X_Pos\[8\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[8\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[8\]~5\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[7\] bullet:bullet\|Bullet_X_Pos\[7\]~_emulated bullet:bullet\|Bullet_X_Pos\[7\]~9 " "Register \"bullet:bullet\|Bullet_X_Pos\[7\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[7\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[7\]~9\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[6\] bullet:bullet\|Bullet_X_Pos\[6\]~_emulated bullet:bullet\|Bullet_X_Pos\[6\]~13 " "Register \"bullet:bullet\|Bullet_X_Pos\[6\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[6\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[6\]~13\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[5\] bullet:bullet\|Bullet_X_Pos\[5\]~_emulated bullet:bullet\|Bullet_X_Pos\[5\]~17 " "Register \"bullet:bullet\|Bullet_X_Pos\[5\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[5\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[5\]~17\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[4\] bullet:bullet\|Bullet_X_Pos\[4\]~_emulated bullet:bullet\|Bullet_X_Pos\[4\]~21 " "Register \"bullet:bullet\|Bullet_X_Pos\[4\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[4\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[4\]~21\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[3\] bullet:bullet\|Bullet_X_Pos\[3\]~_emulated bullet:bullet\|Bullet_X_Pos\[3\]~25 " "Register \"bullet:bullet\|Bullet_X_Pos\[3\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[3\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[3\]~25\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[2\] bullet:bullet\|Bullet_X_Pos\[2\]~_emulated bullet:bullet\|Bullet_X_Pos\[2\]~29 " "Register \"bullet:bullet\|Bullet_X_Pos\[2\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[2\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[2\]~29\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[1\] bullet:bullet\|Bullet_X_Pos\[1\]~_emulated bullet:bullet\|Bullet_X_Pos\[1\]~33 " "Register \"bullet:bullet\|Bullet_X_Pos\[1\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[1\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[1\]~33\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_X_Pos\[0\] bullet:bullet\|Bullet_X_Pos\[0\]~_emulated bullet:bullet\|Bullet_X_Pos\[0\]~37 " "Register \"bullet:bullet\|Bullet_X_Pos\[0\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_X_Pos\[0\]~_emulated\" and latch \"bullet:bullet\|Bullet_X_Pos\[0\]~37\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[9\] bullet:bullet\|Bullet_Y_Pos\[9\]~_emulated bullet:bullet\|Bullet_Y_Pos\[9\]~1 " "Register \"bullet:bullet\|Bullet_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[9\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[9\]~1\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[8\] bullet:bullet\|Bullet_Y_Pos\[8\]~_emulated bullet:bullet\|Bullet_Y_Pos\[8\]~5 " "Register \"bullet:bullet\|Bullet_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[8\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[8\]~5\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[7\] bullet:bullet\|Bullet_Y_Pos\[7\]~_emulated bullet:bullet\|Bullet_Y_Pos\[7\]~9 " "Register \"bullet:bullet\|Bullet_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[7\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[7\]~9\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[6\] bullet:bullet\|Bullet_Y_Pos\[6\]~_emulated bullet:bullet\|Bullet_Y_Pos\[6\]~13 " "Register \"bullet:bullet\|Bullet_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[6\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[6\]~13\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[5\] bullet:bullet\|Bullet_Y_Pos\[5\]~_emulated bullet:bullet\|Bullet_Y_Pos\[5\]~17 " "Register \"bullet:bullet\|Bullet_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[5\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[5\]~17\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[4\] bullet:bullet\|Bullet_Y_Pos\[4\]~_emulated bullet:bullet\|Bullet_Y_Pos\[4\]~21 " "Register \"bullet:bullet\|Bullet_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[4\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[4\]~21\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[3\] bullet:bullet\|Bullet_Y_Pos\[3\]~_emulated bullet:bullet\|Bullet_Y_Pos\[3\]~25 " "Register \"bullet:bullet\|Bullet_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[3\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[3\]~25\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[2\] bullet:bullet\|Bullet_Y_Pos\[2\]~_emulated bullet:bullet\|Bullet_Y_Pos\[2\]~29 " "Register \"bullet:bullet\|Bullet_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[2\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[2\]~29\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[1\] bullet:bullet\|Bullet_Y_Pos\[1\]~_emulated bullet:bullet\|Bullet_Y_Pos\[1\]~33 " "Register \"bullet:bullet\|Bullet_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[1\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[1\]~33\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet\|Bullet_Y_Pos\[0\] bullet:bullet\|Bullet_Y_Pos\[0\]~_emulated bullet:bullet\|Bullet_Y_Pos\[0\]~37 " "Register \"bullet:bullet\|Bullet_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"bullet:bullet\|Bullet_Y_Pos\[0\]~_emulated\" and latch \"bullet:bullet\|Bullet_Y_Pos\[0\]~37\"" {  } { { "bullet.sv" "" { Text "C:/Users/exobo/Courses/385fp/bullet.sv" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651269734421 "|lab62|bullet:bullet|Bullet_Y_Pos[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1651269734421 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269737337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269737337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269737337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269737337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269737337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269737337 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651269737337 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651269737339 "|lab62|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651269737339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269737858 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "313 " "313 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651269742930 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651269743175 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651269743175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269743420 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 209 " "Ignored 209 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651269744020 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651269744020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/exobo/Courses/385fp/output_files/lab61.map.smsg " "Generated suppressed messages file C:/Users/exobo/Courses/385fp/output_files/lab61.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269745421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651269749638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651269749638 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269750421 "|lab62|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269750421 "|lab62|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269750421 "|lab62|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269750421 "|lab62|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269750421 "|lab62|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269750421 "|lab62|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269750421 "|lab62|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269750421 "|lab62|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269750421 "|lab62|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/exobo/Courses/385fp/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651269750421 "|lab62|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651269750421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6435 " "Implemented 6435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651269750422 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651269750422 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651269750422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6136 " "Implemented 6136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651269750422 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651269750422 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651269750422 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651269750422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651269750422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 343 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 343 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5004 " "Peak virtual memory: 5004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651269750591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 17:02:30 2022 " "Processing ended: Fri Apr 29 17:02:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651269750591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651269750591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651269750591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651269750591 ""}
