Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov  2 20:32:54 2023
| Host         : 0104bfbf7073 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file game_top_control_sets_placed.rpt
| Design       : game_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            9 |
| Yes          | No                    | No                     |              13 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------+------------------------+------------------+----------------+--------------+
|         Clock Signal         |     Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-----------------------+------------------------+------------------+----------------+--------------+
|  logclk_reg[16]              | blkpos_x              | btn_c_IBUF             |                3 |              4 |         1.33 |
|  logclk_reg[16]              | blkpos_y              | blkpos_y[6]_i_1_n_0    |                4 |              4 |         1.00 |
|  logclk_reg[16]              | blkpos_y              |                        |                4 |              6 |         1.50 |
|  logclk_reg[16]              | blkpos_x              |                        |                4 |              7 |         1.75 |
|  instance_name/inst/clk_out1 | vga/curr_y0           | vga/curr_x[10]_i_1_n_0 |                3 |             10 |         3.33 |
|  instance_name/inst/clk_out1 | vga/vcount[9]_i_2_n_0 | vga/vcount[9]_i_1_n_0  |                4 |             10 |         2.50 |
|  instance_name/inst/clk_out1 |                       | vga/hcount[10]_i_1_n_0 |                4 |             11 |         2.75 |
|  instance_name/inst/clk_out1 | vga/curr_x0           | vga/curr_x[10]_i_1_n_0 |                3 |             11 |         3.67 |
|  instance_name/inst/clk_out2 |                       | logclk[0]_i_1_n_0      |                5 |             17 |         3.40 |
+------------------------------+-----------------------+------------------------+------------------+----------------+--------------+


