{:input (genetic.crossover/dumb-crossover 381271013 (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))))) (genetic.mutation/change-constant-value 1634577162 (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , \\wire2_:missing , \\wire3_:missing , wire4_37, wire5_42, wire8_39, wire9_53, wire12_50, wire14_56, \\wire59_:missing , \\wire61_:missing , \\wire62_:missing , wire63_90, wire64_96, \\wire65_:missing , wire66_102, \\wire67_:missing , \\wire86_85_88_92_99_82_68_:missing_105 , wire69_35, wire71_89\n);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire100_101;\n  wire \\wire106_:missing ;\n  output wire12_50;\n  wire wire12_50;\n  output wire14_56;\n  wire wire14_56;\n  wire wire15;\n  wire wire17_30;\n  wire wire17_35;\n  wire wire18_46;\n  wire wire18_47;\n  wire wire18_48;\n  wire wire19_52;\n  wire wire20_54;\n  wire \\wire20_:missing ;\n  wire wire21_35;\n  wire \\wire21_:missing ;\n  wire wire22_35;\n  wire wire23_36;\n  wire wire23_38;\n  wire wire24_42;\n  wire wire24_43;\n  wire wire25_35;\n  wire \\wire25_:missing ;\n  wire wire26_35;\n  wire wire26_45;\n  wire wire27_28;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire wire30_31;\n  wire wire32_33;\n  wire \\wire36_:missing ;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire \\wire41_:missing ;\n  wire wire49_50;\n  input wire4_37;\n  wire wire4_37;\n  wire wire55_56;\n  wire \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  input \\wire59_:missing ;\n  wire \\wire59_:missing ;\n  input wire5_42;\n  wire wire5_42;\n  input \\wire61_:missing ;\n  wire \\wire61_:missing ;\n  input \\wire62_:missing ;\n  wire \\wire62_:missing ;\n  input wire63_90;\n  wire wire63_90;\n  input wire64_96;\n  wire wire64_96;\n  input \\wire65_:missing ;\n  wire \\wire65_:missing ;\n  input wire66_102;\n  wire wire66_102;\n  input \\wire67_:missing ;\n  wire \\wire67_:missing ;\n  output wire69_35;\n  wire wire69_35;\n  output wire71_89;\n  wire wire71_89;\n  wire wire73_35;\n  wire \\wire73_:missing ;\n  wire wire74_106;\n  wire wire74_35;\n  wire wire75_35;\n  wire wire75_85;\n  wire \\wire75_:missing ;\n  wire wire76_87;\n  wire wire76_88;\n  wire \\wire76_:missing ;\n  wire wire77_35;\n  wire wire78_35;\n  wire wire79_80;\n  input \\wire86_85_88_92_99_82_68_:missing_105 ;\n  wire \\wire86_85_88_92_99_82_68_:missing_105 ;\n  wire wire8_27;\n  input wire8_39;\n  wire wire8_39;\n  wire wire8_51;\n  wire wire8_55;\n  wire wire8_81;\n  wire wire8_83;\n  wire wire8_89;\n  wire \\wire91_:missing ;\n  wire \\wire93_:missing ;\n  wire wire94_95;\n  input wire9_53;\n  wire wire9_53;\n  wire \\wire:missing_101 ;\n  wire \\wire:missing_102 ;\n  wire \\wire:missing_105 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_57 ;\n  wire \\wire:missing_58 ;\n  wire \\wire:missing_86 ;\n  wire \\wire:missing_96 ;\n  wire \\wire:missing_98 ;\n  wire \\wire:missing_99 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire17_30 = 4'h8 >> { wire17_35, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire26_45, wire26_35 };\n  assign wire18_46 = 4'h8 >> { wire18_48, wire18_47 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire19_52, \\wire:missing_edge  };\n  assign \\wire20_:missing  = 4'h8 >> { wire20_54, \\wire:missing_edge  };\n  assign \\wire73_:missing  = 4'h8 >> { \\wire:missing_edge , wire73_35 };\n  assign wire74_106 = 4'h8 >> { wire74_35, wire74_35 };\n  assign \\wire75_:missing  = 4'h8 >> { wire75_85, wire75_35 };\n  assign \\wire76_:missing  = 4'h8 >> { wire76_88, wire76_87 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire77_35, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire78_35 };\n  assign \\wire21_:missing  = 4'h8 >> { wire21_35, \\wire:missing_edge  };\n  assign wire22_35 = 4'h8 >> { \\wire:missing_edge , wire22_35 };\n  assign wire23_36 = 4'h8 >> { wire23_38, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire24_43, wire24_42 };\n  assign \\wire25_:missing  = 4'h8 >> { \\wire:missing_edge , wire25_35 };\n  assign wire15 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire106_:missing  = wire74_106;\n  assign \\wire:missing_105  = \\wire86_85_88_92_99_82_68_:missing_105 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_102  = wire66_102;\n  assign \\wire:missing_101  = wire100_101;\n  assign \\wire58_54_48_40_100_43_29_34_45_:missing_38_52  = \\wire:missing_edge ;\n  assign \\wire:missing_99  = \\wire86_85_88_92_99_82_68_:missing_105 ;\n  assign \\wire:missing_98  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_96  = wire64_96;\n  assign \\wire:missing_edge  = wire94_95;\n  assign wire94_95 = \\wire:missing_edge ;\n  assign \\wire93_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire86_85_88_92_99_82_68_:missing_105 ;\n  assign \\wire91_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire63_90;\n  assign wire71_89 = wire8_89;\n  assign wire76_88 = \\wire86_85_88_92_99_82_68_:missing_105 ;\n  assign wire76_87 = \\wire:missing_edge ;\n  assign \\wire:missing_86  = \\wire86_85_88_92_99_82_68_:missing_105 ;\n  assign wire75_85 = \\wire86_85_88_92_99_82_68_:missing_105 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire8_83;\n  assign \\wire:missing_edge  = \\wire86_85_88_92_99_82_68_:missing_105 ;\n  assign \\wire:missing_edge  = wire8_81;\n  assign \\wire:missing_edge  = wire79_80;\n  assign wire79_80 = \\wire:missing_edge ;\n  assign \\wire:missing_58  = \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  assign \\wire:missing_57  = \\wire:missing_edge ;\n  assign wire14_56 = wire55_56;\n  assign wire55_56 = wire8_55;\n  assign wire20_54 = \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  assign \\wire:missing_edge  = wire9_53;\n  assign wire19_52 = \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  assign \\wire:missing_edge  = wire8_51;\n  assign wire12_50 = wire49_50;\n  assign wire49_50 = \\wire:missing_edge ;\n  assign wire18_48 = \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  assign wire18_47 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire18_46;\n  assign wire26_45 = \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire24_43 = \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  assign wire24_42 = wire5_42;\n  assign \\wire41_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_40  = \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  assign \\wire:missing_edge  = wire8_39;\n  assign wire23_38 = \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  assign \\wire:missing_edge  = wire4_37;\n  assign \\wire36_:missing  = wire23_36;\n  assign \\wire:missing_35  = wire22_35;\n  assign \\wire:missing_34  = \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  assign \\wire:missing_edge  = wire32_33;\n  assign wire32_33 = \\wire:missing_edge ;\n  assign \\wire:missing_31  = wire30_31;\n  assign wire30_31 = wire17_30;\n  assign \\wire:missing_edge  = \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  assign \\wire:missing_28  = wire27_28;\n  assign wire27_28 = wire8_27;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/A6C87611.v:3.1-193.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , \\wire2_:missing , \\wire3_:missing , wire4_37, wire5_42, wire8_39, wire9_53, wire12_50, wire14_56, \\wire59_:missing , \\wire61_:missing , \\wire62_:missing , wire63_90, wire64_96, \\wire65_:missing , wire66_102, \\wire67_:missing , \\wire86_85_88_92_99_82_68_:missing_105 , wire69_35, wire71_89\n);\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:6.9-6.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:10.10-10.19\" *)\n  output wire12_50;\n  wire wire12_50;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:12.10-12.19\" *)\n  output wire14_56;\n  wire wire14_56;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:14.8-14.14\" *)\n  wire wire15;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:17.8-17.17\" *)\n  wire wire18_46;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:18.8-18.17\" *)\n  wire wire18_47;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:19.8-19.17\" *)\n  wire wire18_48;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:20.8-20.17\" *)\n  wire wire19_52;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:21.8-21.17\" *)\n  wire wire20_54;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:22.8-22.24\" *)\n  wire \\wire20_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:26.8-26.17\" *)\n  wire wire23_36;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:27.8-27.17\" *)\n  wire wire23_38;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:28.8-28.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire24_42;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:29.8-29.17\" *)\n  wire wire24_43;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:33.8-33.17\" *)\n  wire wire26_45;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:35.9-35.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:38.8-38.17\" *)\n  wire wire32_33;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:39.8-39.24\" *)\n  wire \\wire36_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:40.9-40.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:42.8-42.24\" *)\n  wire \\wire41_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:43.8-43.17\" *)\n  wire wire49_50;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:44.9-44.17\" *)\n  input wire4_37;\n  wire wire4_37;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:46.8-46.17\" *)\n  wire wire55_56;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:47.8-47.55\" *)\n  wire \\wire58_54_48_40_100_43_29_34_45_:missing_38_52 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:48.9-48.25\" *)\n  input \\wire59_:missing ;\n  wire \\wire59_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:50.9-50.17\" *)\n  input wire5_42;\n  wire wire5_42;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:52.9-52.25\" *)\n  input \\wire61_:missing ;\n  wire \\wire61_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:54.9-54.25\" *)\n  input \\wire62_:missing ;\n  wire \\wire62_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:56.9-56.18\" *)\n  input wire63_90;\n  wire wire63_90;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:58.9-58.18\" *)\n  input wire64_96;\n  wire wire64_96;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:60.9-60.25\" *)\n  input \\wire65_:missing ;\n  wire \\wire65_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:62.9-62.19\" *)\n  input wire66_102;\n  wire wire66_102;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:64.9-64.25\" *)\n  input \\wire67_:missing ;\n  wire \\wire67_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:66.10-66.19\" *)\n  output wire69_35;\n  wire wire69_35;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:68.10-68.19\" *)\n  output wire71_89;\n  wire wire71_89;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:75.8-75.17\" *)\n  wire wire75_85;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:77.8-77.17\" *)\n  wire wire76_87;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:78.8-78.17\" *)\n  wire wire76_88;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:79.8-79.24\" *)\n  wire \\wire76_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:82.8-82.17\" *)\n  wire wire79_80;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:83.9-83.47\" *)\n  input \\wire86_85_88_92_99_82_68_:missing_105 ;\n  wire \\wire86_85_88_92_99_82_68_:missing_105 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:86.9-86.17\" *)\n  input wire8_39;\n  wire wire8_39;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:88.8-88.16\" *)\n  wire wire8_51;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:89.8-89.16\" *)\n  wire wire8_55;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:90.8-90.16\" *)\n  wire wire8_81;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:91.8-91.16\" *)\n  wire wire8_83;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:92.8-92.16\" *)\n  wire wire8_89;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:93.8-93.24\" *)\n  wire \\wire91_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:94.8-94.24\" *)\n  wire \\wire93_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:95.8-95.17\" *)\n  wire wire94_95;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:96.9-96.17\" *)\n  input wire9_53;\n  wire wire9_53;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:99.8-99.25\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_102 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:100.8-100.25\" *)\n  wire \\wire:missing_105 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:103.8-103.24\" *)\n  wire \\wire:missing_34 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:105.8-105.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:106.8-106.24\" *)\n  wire \\wire:missing_57 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:107.8-107.24\" *)\n  wire \\wire:missing_58 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:108.8-108.24\" *)\n  wire \\wire:missing_86 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:109.8-109.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_96 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:110.8-110.24\" *)\n  wire \\wire:missing_98 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:111.8-111.24\" *)\n  wire \\wire:missing_99 ;\n  (* src = \"/tmp/fuzzmount745B5940/A6C87611.v:112.9-112.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_50 = 1'h1;\n  assign wire14_56 = 1'hx;\n  assign wire15 = 1'h0;\n  assign wire18_46 = 1'h1;\n  assign wire18_47 = 1'h1;\n  assign wire18_48 = 1'h1;\n  assign wire19_52 = 1'h1;\n  assign wire20_54 = 1'h1;\n  assign \\wire20_:missing  = 1'h1;\n  assign wire23_36 = 1'h1;\n  assign wire23_38 = 1'h1;\n  assign wire24_42 = wire5_42;\n  assign wire24_43 = 1'h1;\n  assign wire26_45 = 1'h1;\n  assign wire32_33 = 1'h1;\n  assign \\wire36_:missing  = 1'h1;\n  assign \\wire41_:missing  = 1'h1;\n  assign wire49_50 = 1'h1;\n  assign wire4_37 = 1'h1;\n  assign wire55_56 = 1'hx;\n  assign \\wire58_54_48_40_100_43_29_34_45_:missing_38_52  = 1'h1;\n  assign wire63_90 = 1'h1;\n  assign wire69_35 = 1'hx;\n  assign wire71_89 = 1'hx;\n  assign wire75_85 = 1'h1;\n  assign wire76_87 = 1'h1;\n  assign wire76_88 = 1'h1;\n  assign \\wire76_:missing  = 1'h1;\n  assign wire79_80 = 1'h1;\n  assign \\wire86_85_88_92_99_82_68_:missing_105  = 1'h1;\n  assign wire8_39 = 1'h1;\n  assign wire8_51 = 1'h1;\n  assign wire8_55 = 1'hx;\n  assign wire8_81 = 1'h1;\n  assign wire8_83 = 1'h1;\n  assign wire8_89 = 1'hx;\n  assign \\wire91_:missing  = 1'h1;\n  assign \\wire93_:missing  = 1'h1;\n  assign wire94_95 = 1'h1;\n  assign wire9_53 = 1'h1;\n  assign \\wire:missing_102  = wire66_102;\n  assign \\wire:missing_105  = 1'h1;\n  assign \\wire:missing_34  = 1'h1;\n  assign \\wire:missing_40  = 1'h1;\n  assign \\wire:missing_57  = 1'h1;\n  assign \\wire:missing_58  = 1'h1;\n  assign \\wire:missing_86  = 1'h1;\n  assign \\wire:missing_96  = wire64_96;\n  assign \\wire:missing_98  = 1'h1;\n  assign \\wire:missing_99  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  0:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5/src/top.v'.\nSBY  0:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] Copy '/tmp/fuzzmount745B5940/A6C87611.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5/src/A6C87611.v'.\nSBY  0:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] Copy '/tmp/fuzzmount745B5940/A6C87611.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5/src/A6C87611.post.v'.\nSBY  0:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] engine_0: abc pdr\nSBY  0:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: /tmp/fuzzmount745B5940/top.v:42: Warning: Identifier `\\clk' is implicitly declared.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/A6C87611.v:124$75_Y [0] between cell $shr$/tmp/fuzzmount745B5940/A6C87611.v:124$75.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/A6C87611.v:123$74_Y [0] between cell $shr$/tmp/fuzzmount745B5940/A6C87611.v:123$74.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/A6C87611.v:128$79_Y [0] between cell $shr$/tmp/fuzzmount745B5940/A6C87611.v:128$79.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/A6C87611.v:115$66_Y [0] between cell $shr$/tmp/fuzzmount745B5940/A6C87611.v:115$66.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire presynth.\\wire71_89 is used but has no driver.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire presynth.\\wire69_35 is used but has no driver.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire presynth.\\wire14_56 is used but has no driver.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  0:05:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  0:05:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] base: finished (returncode=0)\nSBY  0:05:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire presynth.\\wire71_89 is used but has no driver.\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire presynth.\\wire69_35 is used but has no driver.\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire presynth.\\wire14_56 is used but has no driver.\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  0:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] aig: finished (returncode=0)\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] engine_0: Warning: The network has no constraints.\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] engine_0: finished (returncode=0)\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] engine_0: Status returned by engine: FAIL\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] summary: engine_0 (abc pdr) returned FAIL\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5'.\nSBY  0:05:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdbv9evc5] DONE (FAIL, rc=2)\n", :err ""}}}