<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axis_flow_control</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.ASSOCIATED_RESET">axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axis_flow_control_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ad5b59f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axis_flow_control_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ad5b59f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f11d19bd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>94ee6f43</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_DWIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_DWIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXIS_DWIDTH</spirit:name>
        <spirit:displayName>C Axis Dwidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXIS_DWIDTH">512</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axis_flow_control_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_flow_control_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_343d2e29</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axis_flow_control_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_flow_control_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axis_flow_control_v1_0/data/axis_flow_control.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_flow_control_v1_0/data/axis_flow_control.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_flow_control_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_flow_control_v1_0/src/axis_flow_control.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_flow_control_v1_0/src/axis_flow_control.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_flow_control_v1_0/src/axis_flow_control_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axis_flow_control_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_94ee6f43</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXIS flow control IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axis_flow_control_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXIS_DWIDTH</spirit:name>
      <spirit:displayName>C Axis Dwidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXIS_DWIDTH">512</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axis_flow_control_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-02-20T03:52:54Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc33a04_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375cab2b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4288abc2_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383ed3ed_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c92a75_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b3fcfc_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63efc8c2_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed76e6_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af64017_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d44aec7_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390d3f59_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c77d224_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf8c23b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd83756_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af9c6d7_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107d9c8d_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303d258a_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f916eb3_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b36f10_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e96288a_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e37e831_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4a8dc_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424c79b0_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d029497_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec726b3_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466188b7_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297cca47_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab492af_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0b70b1_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74216aea_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8aff6f_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d42c7f_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ac47ee_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f556c8b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5feb0e_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7268cfc8_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebebd96_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47845bef_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfe45d5_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ccafb62_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73747292_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608c0a3d_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d98c4de_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3ac245_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a30c0b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452c5975_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3906213e_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ddf793_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dec7ed8_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b7da2a_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab53402_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f62f7cd_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5489b8ae_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36215b8d_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bcbf818_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667dc307_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c93c772_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a4d7ad_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25418240_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed398f6_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e98e89d_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363f49af_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24df11b1_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582d77ba_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d58573_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f453062_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ce15dd_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b89301d_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e9bbdc_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d1d777_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fac051b_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f03b02b_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fdef470_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9a55b7_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6636dd99_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2486886d_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196f8749_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3bcda2_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f424e8f_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58bef914_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4da46b_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33653986_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9af70cc_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc7dd1e_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59658669_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c2650_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b801550_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211255e5_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56531f90_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a583266_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750b846c_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308aa6a2_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff9576_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68571c2a_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1502e9eb_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab8e8cb_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d01aed_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78293712_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21589797_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9261e67_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542969f4_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4b7df9_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19001d03_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c8d3d7_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcb10b4_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7752b977_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0cc765_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10be3e50_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d69364_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50862fb7_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757b4465_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8d99a6_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4da1a9_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4dd15f_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad007ff_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cf44ca_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188ce999_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39196427_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356fc167_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d75b9a9_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a0cdc9_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424edc1_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33764dcf_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246db4e7_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b19b93_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf797fd_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bed541d_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/axis_flow_control_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e396db73"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="f6761350"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="43687574"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7340a284"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="27628552"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6a401e86"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
