{
  "module_name": "mt8167-pm-domains.h",
  "hash_id": "1a158c876c6f9faf4fa0d1bca84abc765d94b6dd0b3c999a5639e376c172b40e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pmdomain/mediatek/mt8167-pm-domains.h",
  "human_readable_source": " \n\n#ifndef __SOC_MEDIATEK_MT8167_PM_DOMAINS_H\n#define __SOC_MEDIATEK_MT8167_PM_DOMAINS_H\n\n#include \"mtk-pm-domains.h\"\n#include <dt-bindings/power/mt8167-power.h>\n\n#define MT8167_PWR_STATUS_MFG_2D\tBIT(24)\n#define MT8167_PWR_STATUS_MFG_ASYNC\tBIT(25)\n\n \n\nstatic const struct scpsys_domain_data scpsys_domain_data_mt8167[] = {\n\t[MT8167_POWER_DOMAIN_MM] = {\n\t\t.name = \"mm\",\n\t\t.sta_mask = PWR_STATUS_DISP,\n\t\t.ctl_offs = SPM_DIS_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_UPDATE_TOPAXI(MT8167_TOP_AXI_PROT_EN_MM_EMI |\n\t\t\t\t\t       MT8167_TOP_AXI_PROT_EN_MCU_MM),\n\t\t},\n\t\t.caps = MTK_SCPD_ACTIVE_WAKEUP,\n\t},\n\t[MT8167_POWER_DOMAIN_VDEC] = {\n\t\t.name = \"vdec\",\n\t\t.sta_mask = PWR_STATUS_VDEC,\n\t\t.ctl_offs = SPM_VDE_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_ACTIVE_WAKEUP,\n\t},\n\t[MT8167_POWER_DOMAIN_ISP] = {\n\t\t.name = \"isp\",\n\t\t.sta_mask = PWR_STATUS_ISP,\n\t\t.ctl_offs = SPM_ISP_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(13, 12),\n\t\t.caps = MTK_SCPD_ACTIVE_WAKEUP,\n\t},\n\t[MT8167_POWER_DOMAIN_MFG_ASYNC] = {\n\t\t.name = \"mfg_async\",\n\t\t.sta_mask = MT8167_PWR_STATUS_MFG_ASYNC,\n\t\t.ctl_offs = SPM_MFG_ASYNC_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = 0,\n\t\t.sram_pdn_ack_bits = 0,\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_UPDATE_TOPAXI(MT8167_TOP_AXI_PROT_EN_MCU_MFG |\n\t\t\t\t\t       MT8167_TOP_AXI_PROT_EN_MFG_EMI),\n\t\t},\n\t},\n\t[MT8167_POWER_DOMAIN_MFG_2D] = {\n\t\t.name = \"mfg_2d\",\n\t\t.sta_mask = MT8167_PWR_STATUS_MFG_2D,\n\t\t.ctl_offs = SPM_MFG_2D_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(15, 12),\n\t},\n\t[MT8167_POWER_DOMAIN_MFG] = {\n\t\t.name = \"mfg\",\n\t\t.sta_mask = PWR_STATUS_MFG,\n\t\t.ctl_offs = SPM_MFG_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(15, 12),\n\t},\n\t[MT8167_POWER_DOMAIN_CONN] = {\n\t\t.name = \"conn\",\n\t\t.sta_mask = PWR_STATUS_CONN,\n\t\t.ctl_offs = SPM_CONN_PWR_CON,\n\t\t.pwr_sta_offs = SPM_PWR_STATUS,\n\t\t.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = 0,\n\t\t.caps = MTK_SCPD_ACTIVE_WAKEUP,\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_UPDATE_TOPAXI(MT8167_TOP_AXI_PROT_EN_CONN_EMI |\n\t\t\t\t\t       MT8167_TOP_AXI_PROT_EN_CONN_MCU |\n\t\t\t\t\t       MT8167_TOP_AXI_PROT_EN_MCU_CONN),\n\t\t},\n\t},\n};\n\nstatic const struct scpsys_soc_data mt8167_scpsys_data = {\n\t.domains_data = scpsys_domain_data_mt8167,\n\t.num_domains = ARRAY_SIZE(scpsys_domain_data_mt8167),\n};\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}