{\rtf1 \ansi \deflang1033 {\fonttbl {\f1\fnil Times;}{\f2\fnil Courier;}{\f3\fnil Helvetica;}{\f4\fnil Symbol;}
{\f5\fnil Chicago;}{\f6\fnil Geneva;}{\f7\fnil New York;}{\f8\fnil Tms Rmn;}{\f9\fnil Times New Roman;}
{\f10\fnil Helv;}{\f11\fnil HELV;}{\f12\fnil Arial;}{\f13\fnil Arial Narrow;}{\f14\fnil Courier New;}
{\f15\fnil Dutch 801;}{\f16\fnil ITCAvantGarde;}{\f17\fnil ITCBookman;}{\f18\fnil ITCGaramond;}{\f19\fnil ITCLubalinGraph;}
{\f20\fnil Modern;}{\f21\fnil NewCenturySchlbk;}{\f22\fnil Palatino;}{\f23\fnil Swiss 721;}{\f24\fnil Symbols;}
}{\colortbl \red255\green255\blue255;\red255\green0\blue0;\red127\green0\blue255;\red42\green84\blue255
;\red191\green191\blue191;\red127\green127\blue127;\red0\green127\blue0;\red0\green0\blue0;\red255\green255
\blue0;\red255\green127\blue0;\red129\green57\blue27;\red223\green223\blue223;\red64\green64\blue64;}
{\stylesheet {\s2 \fi-360 \li717 \sa72 \sl280 \tx717 \tx1437 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 
\widctlpar\sbasedon0\snext2 bullet;}{\s3 \sb345 \sa72 \sl399 \keep \keepn \tx0 \tx1440 \tx2880 \tx4320 
\plain \f3 \fs36 \b \cf3 \widctlpar\sbasedon0\snext3 head;}{\s4 \qj \li720 \sb152 \sa72 \sl280 \tx720 
\tx2160 \tx3600 \tx5040 \plain \f1 \fs24 \widctlpar\sbasedon0\snext4 indentpara;}{\s5 \fi-720 \li717 
\sb32 \sa72 \sl280 \tqdec \tx501 \tx717 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 \widctlpar\sbasedon0\snext5 
list;}{\s6 \fi-720 \li717 \sb32 \sa72 \sl280 \tqdec \tx501 \tx717 \tx2157 \tx3597 \tx5037 \plain \f1 
\fs24 \widctlpar\sbasedon0\snext6 lista;}{\s7 \fi-720 \li717 \sb32 \sa72 \sl280 \tqdec \tx501 \tx717 
\tx2157 \tx3597 \tx5037 \plain \f1 \fs24 \widctlpar\sbasedon0\snext7 listb;}{\s8 \qj \sb57 \sa57 \sl240 
\tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 \widctlpar\sbasedon0\snext8 micro:caption;}{\s9 \sb35 \sa57 
\sl222 \tx0 \tx360 \plain \f1 \fs20 \widctlpar\sbasedon0\snext9 micro:ftnote;}{\s10 \qj \sa72 \sl280 
\tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 \widctlpar\sbasedon0\snext10 para;}{\s11 \sb11 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \plain \f1 \fs24 \widctlpar\sbasedon0\snext11 pinout:cell;}{\s12 \sb11 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \plain \f1 \fs24 \widctlpar\sbasedon0\snext12 product struct:cell;}
{\s13 \qj \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 \widctlpar\sbasedon0\snext13 rule;}{\s14 
\sb280 \sa72 \sl320 \keep \keepn \tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs28 \b \widctlpar\sbasedon0\snext14 
subhead;}}\margr1440 \margt1656 \margb2160 \widowctrl \ftnbj \sectd \pgndec \colsx475 {\header \pard\sl1656 
{\*\do\dobxmargin\dobypara\dodhgt8194\dptxbx{\dptxbxtext\pard \qc \plain \f1 \fs20 {\emspace }\par }\dpx4366\dpy720\dpxsize234\dpysize299
\dplinehollow\dpfillpat0}{\*\do\dobxmargin\dobypara\dodhgt8196\dptxbx{\dptxbxtext\pard\plain \s8 \sl222 
\tx0 \tx720 \tx1440 \tx2160 \plain \f1 \fs20 \lang1024 Feb 21, 2000, 2:30 pm\par}\dpx115\dpy724\dpxsize8885\dpysize260
\dplinehollow\dpfillpat0}{\*\do\dobxmargin\dobypara\dodhgt8197\dptxbx{\dptxbxtext\pard\plain \s8 \qc 
\sl222 \tx0 \tx720 \tx1440 \tx2160 \plain \f1 \fs20 \lang1024 \par}\dpx158\dpy724\dpxsize8842\dpysize260
\dplinehollow\dpfillpat0}\par }{\footer \pard\sl2160 {\*\do\dobxmargin\dobypara\dodhgt8194\dptxbx{\dptxbxtext
\pard \qc \plain \f1 \fs20 \chpgn \par }\dpx8664\dpy903\dpxsize336\dpysize299\dplinehollow\dpfillpat0
}{\*\do\dobxmargin\dobypara\dodhgt8196\dptxbx{\dptxbxtext\pard\plain \s10 \qj \sl280 \tx0 \tx1440 \tx2880 
\tx4320 \plain \f1 \fs24 COPYRIGHT NOTICE:\par\pard\plain \s10 \qj \sl280 \tx0 \tx1440 \tx2880 \tx4320 
\plain \f1 \fs24 This work is copyright PDES Inc.  All rights reserved.  PDES Inc. member companies m
ay make copies of this document.\par}\dpx768\dpy506\dpxsize7603\dpysize941\dplinehollow\dpfillpat0}\par 
}\headery0\footery0 \pard\plain \s10 \qj \sb32 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 
\par\pard\plain \s3 \sb4027 \sa72 \sl533 \keep \keepn \tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs48 \b 
\cf3 SIGNALLING DEVICE DRIVER DEMO\par\pard\plain \s4 \qj \li720 \sb780 \sa72 \sl420 \tx720 \tx2160 \tx3600 
\tx5040 \plain \f1 \fs36 Requirements and Product Structure Specification\par\pard\plain \s4 \qj \li1440 
\sb84 \sa72 \sl420 \tx1440 \tx2880 \tx4320 \tx5760 \plain \f1 \fs36 February 21,2000\par\pard\plain \s4 
\qj \li1440 \sb84 \sa72 \sl420 \tx1440 \tx2880 \tx4320 \tx5760 \plain \f1 \fs36 T. Thurman\par\pard\plain 
\s4 \qj \li1440 \sb84 \sa72 \sl420 \tx1440 \tx2880 \tx4320 \tx5760 \plain \f1 \fs36 Rockwell Collins 
Inc.\par\pard\plain \s14 \sb400 \sa72 \sl320 \keep \keepn \pagebb \tx0 \tx1440 \tx2880 \tx4320 \plain 
\f3 \fs28 \b Document Revision History\par\pard\plain \s10 \qj \sb72 \sa72 \sl280 \tx0 \tx1440 \tx2880 
\tx4320 \plain \f1 \fs24 A -- \par\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 \tx717 \tx1437 \tx2157 
\tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 \tab }Update per new 
parts availability information.   C1 changed to 0.68 uF \par\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 
\sl280 \tx717 \tx1437 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet \f1 
\fs24 \tab }Added PWB input netlist\par\pard\plain \s4 \qj \li720 \sb32 \sa72 \sl280 \tx720 \tx2160 \tx3600 
\tx5040 \plain \f1 \fs24 \par\pard\plain \s3 \sb345 \sa72 \sl399 \keep \keepn \pagebb \tx0 \tx1440 \tx2880 
\tx4320 \plain \f3 \fs36 \b \cf3 Signalling Device Driver Demo\par\pard\plain \s14 \sb400 \sa72 \sl320 
\keep \keepn \tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs28 \b Project Description\par\pard\plain \s10 
\qj \sb72 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 The Signalling Device Driver Dem
o (aka surface mount flasher) is a data set created to demonstrate the capabilities of STEP Part 210.
  This is an extension of the original flasher, circa 1990.  The demo is a four level assembly (pcb, 
pca, module, LRU) that exists in a simulated external system.\par\pard\plain \s10 \qj \sb32 \sa72 \sl280 
\tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 Document Status:\par\pard\plain \s4 \qj \li720 \sb32 \sa72 
\sl280 \tx720 \tx2160 \tx3600 \tx5040 \plain \f1 \fs24 Initial internal release: Feb 19, 2000\par\pard\plain 
\s10 \qj \sb32 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 The first release establish
es high level requirements, and interfaces necessary to support simulation, fabrication and assembly.
  The first release creates a  product structure encompassing the lowest to highest level product cov
ered in the current scope.  It also identifies data items either available or planned.\par\pard\plain 
\s14 \sb280 \sa72 \sl320 \keep \keepn \tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs28 \b The User Inter
action Diagram\par \pard\sl4814 \phcol\posx0 \pvpara\posyil \absw9000\absh4814\nowrap {\pict\wmetafile8
\picw15875\pich8491\picwgoal9000\pichgoal4814 010009000003dA0100000400700000000000030000001E0005000000
0b0200000000050000000C02CE1228230400000002010100040000002E010000050000000902000000000f000000fb02C80000
00000000009001000000000000011254696d657300040000002d0100000C00000021050b005369676E616C6C696E672000E30A
f302040000002d0100000b00000021050A00446576696365204f6666440Cf302040000002d0100000C00000021050b00536967
6E616C6C696E6720008606b51A040000002d0100000E00000021050f0044657669636520466C617368696E6700E707b51A0400
00002d0100001100000021051600557365722064657072657373657320737769746368203902f10910000000210514006f6E20
53797374656d20436f6E74726f6C6C65722803f10907000000fC020100ffffff000000040000002d01010008000000fA020000
1400000000000002040000002d010200070000001804A40d2b08020A530107000000180459098120b705A81970000000250336
006C07A80A7E07890Abd07280A0008C90945086d098d081209d808bA082509640875091008C809bf071d0A7107740A2507CE0A
dC062A0b9506880b5206E80b1106490Cd305Ad0C9905120d6105790d2d05E20dfC044C0ECE04b70EA304240f7b04920f570401
10370470101A04E11000045211E903C411d7033712C703A912bb031d13b3039013AE030314Ad037714b003EA14b5035d15bf03
Cf15CC034116dC03b316f00324170804941723040318410472186304df1888044b19b104b519dC041E1A0b05861A3E05EC1A73
05511bAC05781bC405A81bE1055E00000025032d00141d5909fC1C7909A81Cd809501C340Af41b8E0A931bE50A2E1b3A0bC61A
8b0b591AdA0bE919260C75196E0CfE18b30C8318f50C0618330d86176E0d0317A50d7d16d90df515080E6b15340Edf145C0E51
14800EC113A00E3013bC0E9E12d40E0b12E80E7711f70EE310030f35100b0fA00f0d0f0A0f0C0f750E060fE10dfb0E4d0dEd0E
bA0Cdb0E280CC40E970bA90E080b8b0E7A0A680EEE09410E6409170Edd08E80d5708b60dd407800d5407460d3f073b0d040000
000601010007000000fC020000000000020000040000002d0103000A000000240303003908050E7908270d3807420d0A000000
24030300E91AdE04Af1Afd05d41bdA05040000002d0100001100000021051500557365722072656C6561736573207377697463
682000bd0CC60d10000000210514006f6E2053797374656d20436f6E74726f6C6C6572AC0dC60d040000002701ffff03000000
0000}\par\pard\plain \s10 \qj \sb72 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 The Cr
ossing guard signals flash in an on/off sequence as long as the operator depresses the appropriate sw
itch on the System Controller.\par\pard\plain \s14 \sb280 \sa72 \sl320 \keep \keepn \pagebb \tx0 \tx1440 
\tx2880 \tx4320 \plain \f3 \fs28 \b The Signalling Device State Diagram\par \pard\sl6012 \phcol\posx0 
\pvpara\posyil \absw9000\absh6012\nowrap {\pict\wmetafile8\picw15875\pich10605\picwgoal9000\pichgoal6012 
010009000003b20200000400760000000000030000001E00050000000b0200000000050000000C027C17282304000000020101
00040000002E010000050000000902000000000f000000fb02C8000000000000009001000000000000011254696d6573000400
00002d0100000b000000210509004C65642031206f6666007C0fC002040000002d0100000A000000210508004C65642032206f
6Edd10C002040000002d0100000A000000210508004C65642031206f6E8606b51A040000002d0100000b000000210509004C65
642032206f666600E707b51A07000000fC020100ffffff000000040000002d01010008000000fA020000140000000000000204
0000002d0102000700000018043E12f8079C0E200107000000180459098120b705A8194C00000025032400d006bb016507b001
5208A201400999012f0A9501050b9501f40b9801E30CA001d00dAd01bA0EbE01880fd0015210E6011911ff01dd111C029b123b
0255135E020A148402b814AC024C15d202db15fA0264162303E8164f0366177d03dE17AC035018dd03bC181004201944047119
7204bd19A004031Ad004451A0005801A3205b71A6405E81A9605131bC9052C1bEE057600000025033900141d5909d71Cf10992
1C8d0A4A1C260bff1bbC0bb21b4E0C611bdC0C0E1b660db81AEd0d601A6f0E051AEC0EA719660f4819db0fE6184b108218b610
1C181d11b4177f116017C9110A171012b41654125C1694120316d112AA150b134f154213f41474139814A4133C14Cf13df13f7
1381131C1422133d14C3125A146412741405128A14A5119C144511Ab14E410b6148410bd142310C014Ab0fbE147b0fbE14020f
b5148A0EA614120E91149b0d7614240d5614AE0C3014390C0514C50bd313510b9C13df0A60136f0A1E13ff09d71291098A1225
093812bA08E11151088511E5071d11040000000601010007000000fC020000000000020000040000002d0103000A0000002403
0300430845126C0800119f0728110A00000024030300E91AdE04Af1Afd05d41bdA05040000002d0100000b000000210509004C
65642031206f66660050023903040000002d0100000b000000210509004C65642032206f666600b1033903040000002d010100
0700000018041205710870019901040000002d0103000A00000024030300bd19fE08fd191f08bd183b08040000002d0100000E
000000210510005369676E616C2041637469766174656417031f0C4000000025031E00A8197307f6187b07b617840772168907
2E158907EA138507A9127C07871170076A106107520f4E075b0E3A076b0d2307830C0A07A40bEd06E40Ad2062C0Ab4067C0995
06d70874064d085506Cb07350651071406E006f2058506d3053106b405E5059305A005730562055205340535050b0518050505
1205040000002d0100000f000000210512005369676E616C2044656163746976617465643d06860b0A000000240303004405fA
050C051b052506370508000000250302002b071d0f081A400808000000250302008C049C0E59041A050A000000240303003904
0805dE045E0600045306040000002d0100000f000000210512005369676E616C2044656163746976617465649708C704040000
002d0100000E00000021050f004C65642032206475726174696f6E2000A10A2C0C0A00000021050800636f6d706C657465900b
2C0C040000002d0100000E00000021050f004C65642031206475726174696f6E20007112d20f0A00000021050800636f6d706C
6574656013d20f040000002d0100000A000000210507007374617465203000f900Ed00040000002d0100000A00000021050700
7374617465203100b103f01b040000002d0100000A000000210507007374617465203200E40d4101040000002701ffff030000
000000}\par\pard\plain \s4 \qj \li720 \sb72 \sa72 \sl280 \tx720 \tx2160 \tx3600 \tx5040 \plain \f1 \fs24 
The Crossing guard signals flash as long as the operator depresses the System Controller switch.   Th
e signalling devices flash at the rate of 1 Hz with a duty cycle of 50% when actuated.  Each led has 
a 50% duty cycle and the led 1 and 2 states are complementary.  \par\pard\plain \s14 \sb280 \sa72 \sl320 
\keep \keepn \pagebb \tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs28 \b The System Signal Flow Block Di
agram\par \sa3969{\*\do\dobxcolumn\dobypara\dodhgt8194\dppolygon\dppolycount4\dpptx1830\dppty0\dpptx1830\dppty594
\dpptx0\dppty594\dpptx0\dppty0\dpx6266\dpy563\dpxsize1830\dpysize594\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8199\dppolygon\dppolycount4\dpptx1804\dppty0\dpptx1804\dppty543
\dpptx0\dppty543\dpptx0\dppty0\dpx6266\dpy2209\dpxsize1804\dpysize542\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8204\dppolygon\dppolycount4\dpptx1817\dppty0\dpptx1817\dppty555
\dpptx0\dppty555\dpptx0\dppty0\dpx6266\dpy1435\dpxsize1817\dpysize555\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8209\dppolygon\dppolycount4\dpptx1791\dppty0\dpptx1791\dppty568
\dpptx0\dppty568\dpptx0\dppty0\dpx6266\dpy2984\dpxsize1791\dpysize568\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8214\dppolygon\dppolycount4\dpptx1728\dppty0\dpptx1728\dppty1344
\dpptx0\dppty1344\dpptx0\dppty0\dpx768\dpy1248\dpxsize1728\dpysize1344\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8219\dppolygon\dppolycount4\dpptx1118\dppty0\dpptx1118\dppty2784
\dpptx0\dppty2784\dpptx0\dppty0\dpx3874\dpy576\dpxsize1118\dpysize2784\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8223\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 
\tx1417 \tx2268 \plain \f1 \fs20 Control\par}\dpx2726\dpy1561\dpxsize777\dpysize260\dplinehollow\dpfillpat0
}{\*\do\dobxcolumn\dobypara\dodhgt8224\dpline\dpptx0\dppty0\dpptx1257\dppty0\dpx4975\dpy921\dpxsize1257\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8225\dpline\dpptx0\dppty0\dpptx1247\dppty0
\dpx4985\dpy1737\dpxsize1247\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8226
\dpgroup\dpcount3\dpx2509\dpy1884\dpxsize1378\dpysize166\dpline\dpptx0\dppty0\dpptx1359\dppty0\dpx0\dpy83\dpxsize1359\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew60\dppolygon\dppolycount3\dpptx346\dppty83\dpptx0\dppty0
\dpptx0\dppty166\dpx1031\dpy0\dpxsize346\dpysize166\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0
\dpfillpat1\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx2509\dpy1884\dpxsize1378\dpysize166
}{\*\do\dobxcolumn\dobypara\dodhgt8231\dpgroup\dpcount3\dpx5006\dpy1653\dpxsize1247\dpysize194\dpline
\dpptx0\dppty0\dpptx1231\dppty0\dpx0\dpy97\dpxsize1231\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew60\dppolygon\dppolycount3\dpptx313\dppty97\dpptx0\dppty0\dpptx0\dppty194\dpx934\dpy0\dpxsize313\dpysize194
\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0\dpfillpat1\dplinesolid
\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx5006\dpy1653\dpxsize1247\dpysize194}{\*\do\dobxcolumn\dobypara\dodhgt8236
\dpgroup\dpcount3\dpx4992\dpy830\dpxsize1254\dpysize181\dpline\dpptx0\dppty0\dpptx1238\dppty0\dpx0\dpy91\dpxsize1238\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew60\dppolygon\dppolycount3\dpptx315\dppty91\dpptx0\dppty0
\dpptx0\dppty182\dpx939\dpy0\dpxsize315\dpysize181\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0
\dpfillpat1\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx4992\dpy830\dpxsize1254\dpysize181
}{\*\do\dobxcolumn\dobypara\dodhgt8241\dpgroup\dpcount3\dpx4999\dpy2358\dpxsize1247\dpysize181\dpline
\dpptx0\dppty0\dpptx1231\dppty0\dpx0\dpy90\dpxsize1231\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew60\dppolygon\dppolycount3\dpptx313\dppty90\dpptx0\dppty0\dpptx0\dppty181\dpx934\dpy0\dpxsize313\dpysize181
\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0\dpfillpat1\dplinesolid
\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx4999\dpy2358\dpxsize1247\dpysize181}{\*\do\dobxcolumn\dobypara\dodhgt8246
\dpgroup\dpcount3\dpx4985\dpy3147\dpxsize1247\dpysize194\dpline\dpptx0\dppty0\dpptx1230\dppty0\dpx0\dpy97\dpxsize1230\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew60\dppolygon\dppolycount3\dpptx313\dppty97\dpptx0\dppty0
\dpptx0\dppty194\dpx934\dpy0\dpxsize313\dpysize194\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0
\dpfillpat1\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx4985\dpy3147\dpxsize1247\dpysize194
}{\*\do\dobxcolumn\dobypara\dodhgt8251\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 
\tx2268 \plain \f1 \fs20 System\par\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 
\fs20 Controller\par}\dpx1088\dpy1604\dpxsize1046\dpysize552\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8252
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Signalling
\par\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Device\par\pard\plain \s8 
\qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Driver\par\pard\plain \s8 \qj \sl240 \tx0 \tx680 
\tx1417 \tx2268 \plain \f1 \fs20 \par\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 
\fs20 \par}\dpx4014\dpy1183\dpxsize1023\dpysize1609\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8253
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Signalling
 Device\par}\dpx6385\dpy774\dpxsize1556\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8254
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Power\par}
\dpx5181\dpy582\dpxsize867\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8255\dptxbx
{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Signalling Device
\par}\dpx6366\dpy3150\dpxsize1556\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8256
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Signalling
 Device\par}\dpx6366\dpy2335\dpxsize1556\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8257
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Signalling
 Device\par}\dpx6379\dpy1647\dpxsize1556\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8258
\dpline\dpptx0\dppty0\dpptx414\dppty0\dpx8078\dpy927\dpxsize414\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8259\dpline\dpptx0\dppty0\dpptx411\dppty0\dpx8081\dpy1743\dpxsize411\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8260\dpgroup\dpcount3\dpx8089\dpy1659\dpxsize411\dpysize194
\dpline\dpptx0\dppty0\dpptx405\dppty0\dpx0\dpy97\dpxsize405\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew60\dppolygon\dppolycount3\dpptx104\dppty97\dpptx0\dppty0\dpptx0\dppty194\dpx307\dpy0\dpxsize103\dpysize194
\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0\dpfillpat1\dplinesolid
\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx8089\dpy1659\dpxsize411\dpysize194}{\*\do\dobxcolumn\dobypara\dodhgt8265
\dpgroup\dpcount3\dpx8084\dpy837\dpxsize413\dpysize181\dpline\dpptx0\dppty0\dpptx408\dppty0\dpx0\dpy90\dpxsize408\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew60\dppolygon\dppolycount3\dpptx104\dppty90\dpptx0\dppty0
\dpptx0\dppty181\dpx309\dpy0\dpxsize104\dpysize181\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0
\dpfillpat1\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx8084\dpy837\dpxsize413\dpysize181
}{\*\do\dobxcolumn\dobypara\dodhgt8270\dpgroup\dpcount3\dpx8086\dpy2364\dpxsize411\dpysize181\dpline\dpptx0\dppty0\dpptx406\dppty0
\dpx0\dpy91\dpxsize406\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew60\dppolygon\dppolycount3
\dpptx103\dppty91\dpptx0\dppty0\dpptx0\dppty181\dpx308\dpy0\dpxsize103\dpysize181\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255
\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0\dpfillpat1\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20
\dpendgroup\dpx8086\dpy2364\dpxsize411\dpysize181}{\*\do\dobxcolumn\dobypara\dodhgt8275\dpgroup\dpcount3\dpx8081\dpy3153\dpxsize411\dpysize194
\dpline\dpptx0\dppty0\dpptx406\dppty0\dpx0\dpy97\dpxsize406\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew60\dppolygon\dppolycount3\dpptx103\dppty97\dpptx0\dppty0\dpptx0\dppty194\dpx308\dpy0\dpxsize103\dpysize194
\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0\dpfillpat1\dplinesolid
\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx8081\dpy3153\dpxsize411\dpysize194}{\*\do\dobxcolumn\dobypara\dodhgt8280
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Light\par}
\dpx8506\dpy569\dpxsize649\dpysize260\dplinehollow\dpfillpat0}\par\pard\plain \s10 \qj \sa72 \sl280 \tx0 
\tx1440 \tx2880 \tx4320 \plain \f1 \fs24 The system as synthesized separates the signal actuation dec
ision and implementation functions.  The actuation mechanism resides in the System Controller while t
he implementation mechanism resides in the Signalling Device Driver.  This allows different signallin
g devices to be implemented without changing the controller implementation.  The System Controller is
 self-powered.  The System Controller sends discrete signals to the Signalling Device Driver.  The Si
gnalling Device Driver converts each discrete input into a low frequency power signal which is fed to
 the controlled Signalling Device.  \par\pard\plain \s14 \sb280 \sa72 \sl320 \keep \keepn \tx0 \tx1440 
\tx2880 \tx4320 \plain \f3 \fs28 \b System Controller Characteristics\par\pard\plain \s10 \qj \sb72 \sa72 
\sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 A discrete signal greater than 5 Volts will resu
lt in a flashing light.  A discrete signal less than 1 volt will not result in a flashing light.\par\pard\plain 
\s14 \sb280 \sa72 \sl320 \keep \keepn \tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs28 \b Signalling Dev
ice Characteristics\par\pard\plain \s10 \qj \sb72 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 
\fs24 Each led in the signalling device converts 2 V @ 20 mA into between 3 and 12 mcd.  A voltage le
ss than 50 mV will result in a dark led.  Typical drop across the led at 20 mA is 2 V.\par\pard\plain 
\s14 \sb280 \sa72 \sl320 \keep \keepn \pagebb \tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs28 \b The Ca
ble Harness Diagram\par \sa3969{\*\do\dobxcolumn\dobypara\dodhgt8194\dppolygon\dppolycount4\dpptx1344\dppty0
\dpptx1344\dppty576\dpptx0\dppty576\dpptx0\dppty0\dpx6816\dpy384\dpxsize1344\dpysize576\dpfillpat0\dplinesolid
\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8199\dppolygon\dppolycount4
\dpptx1344\dppty0\dpptx1344\dppty576\dpptx0\dppty576\dpptx0\dppty0\dpx6816\dpy2016\dpxsize1344\dpysize576
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8204
\dppolygon\dppolycount4\dpptx1344\dppty0\dpptx1344\dppty576\dpptx0\dppty576\dpptx0\dppty0\dpx6816\dpy1248\dpxsize1344\dpysize576
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8209
\dppolygon\dppolycount4\dpptx1344\dppty0\dpptx1344\dppty576\dpptx0\dppty576\dpptx0\dppty0\dpx6816\dpy2784\dpxsize1344\dpysize576
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8214
\dppolygon\dppolycount4\dpptx1728\dppty0\dpptx1728\dppty1728\dpptx0\dppty1728\dpptx0\dppty0\dpx3264\dpy576\dpxsize1728\dpysize1728
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8219
\dppolygon\dppolycount4\dpptx1615\dppty0\dpptx1615\dppty2784\dpptx0\dppty2784\dpptx0\dppty0\dpx480\dpy384\dpxsize1615\dpysize2784
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8223
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 System\par
\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Controller\par\pard\plain \s8 
\qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 A1\par}\dpx3552\dpy723\dpxsize1046\dpysize904
\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8224\dptxbx{\dptxbxtext\pard\plain \s8 \qj 
\sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Signalling\par\pard\plain \s8 \qj \sl240 \tx0 \tx680 
\tx1417 \tx2268 \plain \f1 \fs20 Device\par\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain 
\f1 \fs20 Driver\par\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 LRU\par\pard\plain 
\s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 A2\par\pard\plain \s8 \qj \sl240 \tx0 \tx680 
\tx1417 \tx2268 \plain \f1 \fs20 \par\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 
\fs20 \par}\dpx576\dpy576\dpxsize960\dpysize2314\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8225
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Signalling
 Device A3\par}\dpx7089\dpy442\dpxsize975\dpysize520\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8226
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Signalling
 Device A4\par}\dpx7089\dpy1248\dpxsize975\dpysize520\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8227
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Signalling
 Device A5\par}\dpx7089\dpy2054\dpxsize1071\dpysize520\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8228
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Signalling
 Device A6\par}\dpx7104\dpy2822\dpxsize960\dpysize520\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8229
\dpline\dpptx0\dppty0\dpptx0\dppty2164\dpx2688\dpy716\dpxsize0\dpysize2164\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8230\dpline\dpptx0\dppty0\dpptx3072\dppty0\dpx2688\dpy2880\dpxsize3072\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8231\dpline\dpptx0\dppty0\dpptx0\dppty2208
\dpx5760\dpy672\dpxsize0\dpysize2208\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8233
\dppolygon\dppolycount4\dpptx209\dppty0\dpptx209\dppty289\dpptx0\dppty289\dpptx0\dppty0\dpx2095\dpy575\dpxsize209\dpysize289
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8238
\dppolygon\dppolycount4\dpptx208\dppty0\dpptx208\dppty289\dpptx0\dppty289\dpptx0\dppty0\dpx2104\dpy1247\dpxsize209\dpysize289
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8243
\dppolygon\dppolycount4\dpptx209\dppty0\dpptx209\dppty289\dpptx0\dppty289\dpptx0\dppty0\dpx2095\dpy2119\dpxsize209\dpysize289
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8248
\dppolygon\dppolycount4\dpptx209\dppty0\dpptx209\dppty289\dpptx0\dppty289\dpptx0\dppty0\dpx2095\dpy2745\dpxsize209\dpysize289
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8253
\dppolygon\dppolycount4\dpptx208\dppty0\dpptx208\dppty289\dpptx0\dppty289\dpptx0\dppty0\dpx4120\dpy2303\dpxsize209\dpysize289
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8258
\dppolygon\dppolycount4\dpptx208\dppty0\dpptx208\dppty289\dpptx0\dppty289\dpptx0\dppty0\dpx6616\dpy576\dpxsize209\dpysize289
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8263
\dppolygon\dppolycount4\dpptx209\dppty0\dpptx209\dppty289\dpptx0\dppty289\dpptx0\dppty0\dpx6607\dpy1440\dpxsize209\dpysize289
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8268
\dppolygon\dppolycount4\dpptx209\dppty0\dpptx209\dppty289\dpptx0\dppty289\dpptx0\dppty0\dpx6607\dpy2208\dpxsize209\dpysize289
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8273
\dppolygon\dppolycount4\dpptx209\dppty0\dpptx209\dppty288\dpptx0\dppty288\dpptx0\dppty0\dpx6607\dpy2912\dpxsize209\dpysize289
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8277
\dpline\dpptx0\dppty0\dpptx384\dppty0\dpx2304\dpy716\dpxsize384\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8278\dpline\dpptx0\dppty0\dpptx376\dppty0\dpx2312\dpy1380\dpxsize376\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8279\dpline\dpptx0\dppty0\dpptx384\dppty0
\dpx2304\dpy2249\dpxsize384\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8280
\dpline\dpptx0\dppty0\dpptx384\dppty0\dpx2304\dpy2880\dpxsize384\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8281\dpline\dpptx0\dppty0\dpptx864\dppty0\dpx5760\dpy672\dpxsize864\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8282\dpline\dpptx0\dppty0\dpptx847\dppty0
\dpx5760\dpy1632\dpxsize847\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8283
\dpline\dpptx0\dppty0\dpptx864\dppty0\dpx5760\dpy2400\dpxsize864\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8284\dpline\dpptx0\dppty0\dpptx0\dppty192\dpx5760\dpy2880\dpxsize0\dpysize192
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8285\dpline\dpptx0\dppty0\dpptx847\dppty0
\dpx5760\dpy3072\dpxsize847\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8286
\dpline\dpptx0\dppty0\dpptx0\dppty288\dpx4224\dpy2592\dpxsize0\dpysize288\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8287\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 
\tx1417 \tx2268 \plain \f1 \fs20 J1\par}\dpx1728\dpy672\dpxsize367\dpysize260\dplinehollow\dpfillpat0
}{\*\do\dobxcolumn\dobypara\dodhgt8288\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 
\tx2268 \plain \f1 \fs20 J2\par}\dpx1736\dpy1247\dpxsize367\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8289
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 J3\par}\dpx1728\dpy2216\dpxsize367\dpysize260
\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8290\dptxbx{\dptxbxtext\pard\plain \s8 \qj 
\sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 J4\par}\dpx1728\dpy2784\dpxsize367\dpysize260\dplinehollow
\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8291\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 
\tx1417 \tx2268 \plain \f1 \fs20 J1\par}\dpx4032\dpy2016\dpxsize367\dpysize260\dplinehollow\dpfillpat0
}{\*\do\dobxcolumn\dobypara\dodhgt8292\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 
\tx2268 \plain \f1 \fs20 J1\par}\dpx6816\dpy3008\dpxsize367\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8293
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 J1\par}\dpx6833\dpy2208\dpxsize367\dpysize260
\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8294\dptxbx{\dptxbxtext\pard\plain \s8 \qj 
\sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 J1\par}\dpx6816\dpy1440\dpxsize367\dpysize260\dplinehollow
\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8295\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 
\tx1417 \tx2268 \plain \f1 \fs20 J1\par}\dpx6832\dpy594\dpxsize367\dpysize260\dplinehollow\dpfillpat0
}{\*\do\dobxcolumn\dobypara\dodhgt8296\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 
\tx2268 \plain \f1 \fs20 P1\par}\dpx2095\dpy287\dpxsize384\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8297
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 P5\par}\dpx4328\dpy2400\dpxsize384\dpysize260
\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8298\dptxbx{\dptxbxtext\pard\plain \s8 \qj 
\sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 P9\par}\dpx6336\dpy2688\dpxsize384\dpysize260\dplinehollow
\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8299\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 
\tx1417 \tx2268 \plain \f1 \fs20 P8\par}\dpx6432\dpy1925\dpxsize384\dpysize260\dplinehollow\dpfillpat0
}{\*\do\dobxcolumn\dobypara\dodhgt8300\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 
\tx2268 \plain \f1 \fs20 P7\par}\dpx6336\dpy1152\dpxsize384\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8301
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 P6\par}\dpx6432\dpy384\dpxsize384\dpysize260
\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8302\dptxbx{\dptxbxtext\pard\plain \s8 \qj 
\sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 P4\par}\dpx2208\dpy2496\dpxsize384\dpysize260\dplinehollow
\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8303\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 
\tx1417 \tx2268 \plain \f1 \fs20 P3\par}\dpx2208\dpy1824\dpxsize384\dpysize260\dplinehollow\dpfillpat0
}{\*\do\dobxcolumn\dobypara\dodhgt8304\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 
\tx2268 \plain \f1 \fs20 P2\par}\dpx2112\dpy1056\dpxsize384\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8305
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 W1\par}\dpx3648\dpy2976\dpxsize768\dpysize260
\dplinehollow\dpfillpat0}\par\pard\plain \s8 \qj \sb17 \sa57 \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain 
\f1 \fs20 Figure 2 is the high level harness diagram for the system.   \par\pard\plain \s14 \sb240 \sa72 
\sl320 \keep \keepn \pagebb \tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs28 \b Signalling Device Driver
 Block Diagram\par \sa3969{\*\do\dobxcolumn\dobypara\dodhgt8194\dppolygon\dppolycount4\dpptx1805\dppty0
\dpptx1805\dppty589\dpptx0\dppty589\dpptx0\dppty0\dpx3516\dpy627\dpxsize1804\dpysize589\dpfillpat0\dplinesolid
\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8199\dppolygon\dppolycount4
\dpptx1779\dppty0\dpptx1779\dppty538\dpptx0\dppty538\dpptx0\dppty0\dpx3516\dpy2259\dpxsize1779\dpysize538
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8204
\dppolygon\dppolycount4\dpptx1792\dppty0\dpptx1792\dppty551\dpptx0\dppty551\dpptx0\dppty0\dpx3516\dpy1491\dpxsize1792\dpysize550
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8209
\dppolygon\dppolycount4\dpptx1766\dppty0\dpptx1766\dppty563\dpptx0\dppty563\dpptx0\dppty0\dpx3516\dpy3027\dpxsize1766\dpysize563
\dpfillpat0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8213
\dpline\dpptx0\dppty0\dpptx804\dppty0\dpx2711\dpy969\dpxsize804\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8214\dpline\dpptx0\dppty0\dpptx798\dppty0\dpx2717\dpy1756\dpxsize798\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8215\dpgroup\dpcount3\dpx2731\dpy1675\dpxsize798\dpysize187
\dpline\dpptx0\dppty0\dpptx788\dppty0\dpx0\dpy93\dpxsize788\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew60\dppolygon\dppolycount3\dpptx200\dppty93\dpptx0\dppty0\dpptx0\dppty187\dpx598\dpy0\dpxsize200\dpysize187
\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0\dpfillpat1\dplinesolid
\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx2731\dpy1675\dpxsize798\dpysize187}{\*\do\dobxcolumn\dobypara\dodhgt8220
\dpgroup\dpcount3\dpx2722\dpy882\dpxsize802\dpysize175\dpline\dpptx0\dppty0\dpptx792\dppty0\dpx0\dpy87\dpxsize792\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew60\dppolygon\dppolycount3\dpptx201\dppty87\dpptx0\dppty0
\dpptx0\dppty174\dpx601\dpy0\dpxsize202\dpysize175\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0
\dpfillpat1\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx2722\dpy882\dpxsize802\dpysize175
}{\*\do\dobxcolumn\dobypara\dodhgt8225\dpgroup\dpcount3\dpx2727\dpy2354\dpxsize798\dpysize175\dpline\dpptx0\dppty0\dpptx787\dppty0
\dpx0\dpy88\dpxsize787\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew60\dppolygon\dppolycount3
\dpptx200\dppty88\dpptx0\dppty0\dpptx0\dppty175\dpx597\dpy0\dpxsize200\dpysize175\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255
\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0\dpfillpat1\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20
\dpendgroup\dpx2727\dpy2354\dpxsize798\dpysize175}{\*\do\dobxcolumn\dobypara\dodhgt8230\dpgroup\dpcount3\dpx2717\dpy3115\dpxsize798\dpysize187
\dpline\dpptx0\dppty0\dpptx788\dppty0\dpx0\dpy94\dpxsize788\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew60\dppolygon\dppolycount3\dpptx200\dppty94\dpptx0\dppty0\dpptx0\dppty187\dpx598\dpy0\dpxsize200\dpysize187
\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0\dpfillpat1\dplinesolid
\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx2717\dpy3115\dpxsize798\dpysize187}{\*\do\dobxcolumn\dobypara\dodhgt8235
\dpline\dpptx0\dppty0\dpptx804\dppty0\dpx5315\dpy969\dpxsize804\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8236\dpline\dpptx0\dppty0\dpptx797\dppty0\dpx5322\dpy1756\dpxsize797\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20}{\*\do\dobxcolumn\dobypara\dodhgt8237\dpgroup\dpcount3\dpx5335\dpy1675\dpxsize798\dpysize187
\dpline\dpptx0\dppty0\dpptx788\dppty0\dpx0\dpy93\dpxsize788\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew60\dppolygon\dppolycount3\dpptx200\dppty93\dpptx0\dppty0\dpptx0\dppty187\dpx598\dpy0\dpxsize200\dpysize187
\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0\dpfillpat1\dplinesolid
\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx5335\dpy1675\dpxsize798\dpysize187}{\*\do\dobxcolumn\dobypara\dodhgt8242
\dpgroup\dpcount3\dpx5326\dpy881\dpxsize802\dpysize175\dpline\dpptx0\dppty0\dpptx792\dppty0\dpx0\dpy88\dpxsize792\dpysize0
\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew60\dppolygon\dppolycount3\dpptx201\dppty88\dpptx0\dppty0
\dpptx0\dppty175\dpx601\dpy0\dpxsize202\dpysize175\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0
\dpfillpat1\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx5326\dpy881\dpxsize802\dpysize175
}{\*\do\dobxcolumn\dobypara\dodhgt8247\dpgroup\dpcount3\dpx5331\dpy2354\dpxsize798\dpysize175\dpline\dpptx0\dppty0\dpptx787\dppty0
\dpx0\dpy88\dpxsize787\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew60\dppolygon\dppolycount3
\dpptx201\dppty88\dpptx0\dppty0\dpptx0\dppty175\dpx597\dpy0\dpxsize200\dpysize175\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255
\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0\dpfillpat1\dplinesolid\dplinecor0\dplinecog0\dplinecob0\dplinew20
\dpendgroup\dpx5331\dpy2354\dpxsize798\dpysize175}{\*\do\dobxcolumn\dobypara\dodhgt8252\dpgroup\dpcount3\dpx5322\dpy3115\dpxsize798\dpysize187
\dpline\dpptx0\dppty0\dpptx787\dppty0\dpx0\dpy94\dpxsize787\dpysize0\dplinesolid\dplinecor0\dplinecog0\dplinecob0
\dplinew60\dppolygon\dppolycount3\dpptx200\dppty94\dpptx0\dppty0\dpptx0\dppty187\dpx597\dpy0\dpxsize200\dpysize187
\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr0\dpfillbgcg0\dpfillbgcb0\dpfillpat1\dplinesolid
\dplinecor0\dplinecog0\dplinecob0\dplinew20\dpendgroup\dpx5322\dpy3115\dpxsize798\dpysize187}{\*\do\dobxcolumn\dobypara\dodhgt8257
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Flasher Mo
dule A1\par}\dpx3592\dpy777\dpxsize1724\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8258
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Discrete I
nput\par}\dpx1241\dpy863\dpxsize1289\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8259
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Discrete I
nput\par}\dpx1241\dpy3133\dpxsize1289\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8260
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Discrete I
nput\par}\dpx1241\dpy2341\dpxsize1289\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8261
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Discrete I
nput\par}\dpx1241\dpy1664\dpxsize1289\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8262
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Power Out\par
}\dpx6231\dpy850\dpxsize1084\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8263
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Power Out\par
}\dpx6231\dpy3133\dpxsize1084\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8264
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Power Out\par
}\dpx6231\dpy2354\dpxsize1084\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8265
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Power Out\par
}\dpx6231\dpy1664\dpxsize1084\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8266
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Flasher Mo
dule A3\par}\dpx3524\dpy2442\dpxsize1724\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8267
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Flasher Mo
dule A2\par}\dpx3516\dpy1689\dpxsize1724\dpysize260\dplinehollow\dpfillpat0}{\*\do\dobxcolumn\dobypara\dodhgt8268
\dptxbx{\dptxbxtext\pard\plain \s8 \qj \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 Flasher Mo
dule A4\par}\dpx3516\dpy3197\dpxsize1724\dpysize260\dplinehollow\dpfillpat0}\par\pard\plain \s8 \qj \sb17 
\sa57 \sl240 \tx0 \tx680 \tx1417 \tx2268 \plain \f1 \fs20 The block diagram of the Signalling Device 
Driver illustrates the four independent Flasher Modules contained in the LRU.\par\pard\plain \s10 \qj 
\sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 Pin definitions for the Signalling Device 
Driver\par\pard\plain \s10 \qj \sb32 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 Signa
l assignment is shown only for J1.  J2-J4 assignments are identical to J1.\par\pard\plain \sl-115 \par 
\trowd \trgaph60 \trleft0 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx864 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx3744 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 pin\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 name\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 1\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Bias_high_1\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 2\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Bias_high_2\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 3\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Power_output\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 4\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Bias_low_1\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 5\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Bias_low_2\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 6\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Signal_Enable\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 7\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Signal_Enable_return\cell 
\pard \intbl \row \pard\plain \sl-115 \par \pard\plain \s10 \qj \sb32 \sa72 \sl280 \pagebb \tx0 \tx1440 
\tx2880 \tx4320 \plain \f1 \fs24 Pin definitions for the Flasher Module\par\pard\plain \sl-115 \par \trowd 
\trgaph60 \trleft0 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx864 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx3024 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 J1 pin\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 name\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 1\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Bias_hi_1\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 2\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Bias_hi_2\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 3\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Power_out\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 4\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Bias_lo_1\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 5\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Bias_lo_2\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 6\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Enable\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 7\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Enable_return\cell \pard \intbl \row 
\pard\plain \sl-115 \par \pard\plain \s10 \qj \sb32 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain 
\f1 \fs24 \par\pard\plain \s10 \qj \sb32 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 P
in definitions for the Flasher PCA.\par\pard\plain \sl-115 \par \trowd \trgaph60 \trleft0 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx1152 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx2304 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Terminal\cell 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 name\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 E1\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 hi_1\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 E2\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 hi_2\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 E3\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 out\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 E4\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 lo_1\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 E5\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 lo_2\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 E6\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 dc\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 E7\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 gnd\cell \pard \intbl \row 
\pard\plain \sl-115 \par \pard\plain \s10 \qj \sb32 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain 
\f1 \fs24 \par\pard\plain \s10 \qj \sb32 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 C
onnection table for the discrete wires in the Flasher Module from the Flasher PCA A1 to the Connector
 J1.\par\pard\plain \sl-115 \par \trowd \trgaph60 \trleft0 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx1008 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx2304 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 From\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 To\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 J1-1\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 A1-E1\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 J1-2\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 A1-E2\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 J1-3\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 A1-E3\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 J1-4\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 A1-E4\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 J1-5\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 A1-E5\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 J1-6\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 A1-E6\cell \pard \intbl \row 
\pard\plain \s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 J1-7\cell \pard\plain 
\s11 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 A1-E7\cell \pard \intbl \row 
\pard\plain \sl-115 \par \pard\plain \s14 \sb280 \sa72 \sl320 \keep \keepn \tx0 \tx1440 \tx2880 \tx4320 
\plain \f3 \fs28 \b Flasher PCB netlist\par\pard\plain \s10 \qj \sb72 \sa72 \sl280 \tx0 \tx1440 \tx2880 
\tx4320 \plain \f1 \fs24 The following netlist is the connections to be implemented by the PWB.\par\pard\plain 
\s10 \qj \sa202 \sl261 \tx0 \tx1080 \tx2160 \tx3240 \tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 
\tx11880 \tx12960 \tx14040 \tx15120 \tx16200 \tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 
\tx24840 \tx25920 \tx27000 \tx28080 \tx29160 \tx30240 \tx31320 \plain \f1 \fs20 .BEGIN network listin
g\line T. Thurman\line 2/21/2000\line flasher PCA\par\pard\plain \s10 \qj \sa202 \sl261 \tx0 \tx1080 
\tx2160 \tx3240 \tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 \tx11880 \tx12960 \tx14040 \tx15120 
\tx16200 \tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 \tx24840 \tx25920 \tx27000 \tx28080 
\tx29160 \tx30240 \tx31320 \plain \f1 \fs20 This netlist is sufficient to drive the pcb layout proces
s directly, if the E1..E7 are modeled appropriately.\line E1 - E7 are plated through holes that serve
 as external connections for the PCA.  As such, they appear in this net list as items to be connected
 to the node identified.\par\pard\plain \s10 \qj \sa202 \sl261 \tx0 \tx1080 \tx2160 \tx3240 \tx4320 \tx5400 
\tx6480 \tx7560 \tx8640 \tx9720 \tx10800 \tx11880 \tx12960 \tx14040 \tx15120 \tx16200 \tx17280 \tx18360 
\tx19440 \tx20520 \tx21600 \tx22680 \tx23760 \tx24840 \tx25920 \tx27000 \tx28080 \tx29160 \tx30240 \tx31320 
\plain \f1 \fs20 U1 \rdblquote LM555CMM, 8FP_28\rdblquote  827-3762-010\line C3 \rdblquote 1uF, 134X1
06SM\rdblquote  827-3762-011\line C2 \rdblquote 0.01uF, 2.2X1.45MSMA\rdblquote  827-3762-012\line R3 
\rdblquote 220 OHMS, 186X104SM\rdblquote  827-3762-013\line R4 \rdblquote 220 OHMS, 186X104SM\rdblquote 
 827-3762-013\line R5 \rdblquote 220 OHMS, 186X104SM\rdblquote  827-3762-013\line R6 \rdblquote 220 O
HMS, 186X104SM\rdblquote  827-3762-013\line R1 \rdblquote 1M OHMS, 068X038SM\rdblquote  827-3762-015\line 
E1 \rdblquote E# OR SPARE W/A via\rdblquote  via_part_number\line E2 \rdblquote E# OR SPARE W/A via\rdblquote 
 via_part_number\line E3 \rdblquote E# OR SPARE W/A via\rdblquote  via_part_number\line E4 \rdblquote 
E# OR SPARE W/A via\rdblquote  via_part_number\line E5 \rdblquote E# OR SPARE W/A via\rdblquote  via_
part_number\line E6 \rdblquote E# OR SPARE W/A via\rdblquote  via_part_number\line E7 \rdblquote E# O
R SPARE W/A via\rdblquote  via_part_number\line C1 \rdblquote 0.68uF, CK06_C\rdblquote  TBD \line R2 
\rdblquote 1k OHMS, 350A_C\rdblquote  TBD\par\pard\plain \s10 \qj \sa202 \sl261 \tx0 \tx1080 \tx2160 
\tx3240 \tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 \tx11880 \tx12960 \tx14040 \tx15120 
\tx16200 \tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 \tx24840 \tx25920 \tx27000 \tx28080 
\tx29160 \tx30240 \tx31320 \plain \f1 \fs20 NODE 9V\line CONNECTED_TERMINALS\line E6 1\line R1 p\line 
R4 m\line R3 m\line C3 p\line U1 8\line U1 4\par\pard\plain \s10 \qj \sa202 \sl261 \pagebb \tx0 \tx1080 
\tx2160 \tx3240 \tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 \tx11880 \tx12960 \tx14040 \tx15120 
\tx16200 \tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 \tx24840 \tx25920 \tx27000 \tx28080 
\tx29160 \tx30240 \tx31320 \plain \f1 \fs20 NODE  analog_gnd\line CONNECTED_TERMINALS\line C1 m\line 
E7 1\line R6 m\line R5 m\line C2 m\line C3 m\line U1 1\par\pard\plain \s10 \qj \sa202 \sl261 \tx0 \tx1080 
\tx2160 \tx3240 \tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 \tx11880 \tx12960 \tx14040 \tx15120 
\tx16200 \tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 \tx24840 \tx25920 \tx27000 \tx28080 
\tx29160 \tx30240 \tx31320 \plain \f1 \fs20 NODE net0\line CONNECTED_TERMINALS\line E3 1\line U1 3\par
\pard\plain \s10 \qj \sa202 \sl261 \tx0 \tx1080 \tx2160 \tx3240 \tx4320 \tx5400 \tx6480 \tx7560 \tx8640 
\tx9720 \tx10800 \tx11880 \tx12960 \tx14040 \tx15120 \tx16200 \tx17280 \tx18360 \tx19440 \tx20520 \tx21600 
\tx22680 \tx23760 \tx24840 \tx25920 \tx27000 \tx28080 \tx29160 \tx30240 \tx31320 \plain \f1 \fs20 NOD
E net1\line CONNECTED_TERMINALS\line R2 p\line C1 p\line U1 6\line U1 2\par\pard\plain \s10 \qj \sa202 
\sl261 \tx0 \tx1080 \tx2160 \tx3240 \tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 \tx11880 
\tx12960 \tx14040 \tx15120 \tx16200 \tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 \tx24840 
\tx25920 \tx27000 \tx28080 \tx29160 \tx30240 \tx31320 \plain \f1 \fs20 NODE net3\line CONNECTED_TERMI
NALS\line R2 m\line R1 m\line U1 7\par\pard\plain \s10 \qj \sa202 \sl261 \tx0 \tx1080 \tx2160 \tx3240 
\tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 \tx11880 \tx12960 \tx14040 \tx15120 \tx16200 
\tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 \tx24840 \tx25920 \tx27000 \tx28080 \tx29160 
\tx30240 \tx31320 \plain \f1 \fs20 NODE net6\line CONNECTED_TERMINALS\line C2 p\line U1 5\par\pard\plain 
\s10 \qj \sa202 \sl261 \tx0 \tx1080 \tx2160 \tx3240 \tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 
\tx11880 \tx12960 \tx14040 \tx15120 \tx16200 \tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 
\tx24840 \tx25920 \tx27000 \tx28080 \tx29160 \tx30240 \tx31320 \plain \f1 \fs20 NODE net9\line CONNEC
TED_TERMINALS\line E5 1\line R6 p\par\pard\plain \s10 \qj \sa202 \sl261 \tx0 \tx1080 \tx2160 \tx3240 
\tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 \tx11880 \tx12960 \tx14040 \tx15120 \tx16200 
\tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 \tx24840 \tx25920 \tx27000 \tx28080 \tx29160 
\tx30240 \tx31320 \plain \f1 \fs20 NODE net10\line CONNECTED_TERMINALS\line E4 1\line R5 p\par\pard\plain 
\s10 \qj \sa202 \sl261 \tx0 \tx1080 \tx2160 \tx3240 \tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 
\tx11880 \tx12960 \tx14040 \tx15120 \tx16200 \tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 
\tx24840 \tx25920 \tx27000 \tx28080 \tx29160 \tx30240 \tx31320 \plain \f1 \fs20 NODE net12\line CONNE
CTED_TERMINALS\line E1 1\line R3 p\par\pard\plain \s10 \qj \sa202 \sl261 \tx0 \tx1080 \tx2160 \tx3240 
\tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 \tx11880 \tx12960 \tx14040 \tx15120 \tx16200 
\tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 \tx24840 \tx25920 \tx27000 \tx28080 \tx29160 
\tx30240 \tx31320 \plain \f1 \fs20 NODE net13\line CONNECTED_TERMINALS\line E2 1\line R4 p\par\pard\plain 
\s10 \qj \sa202 \sl261 \tx0 \tx1080 \tx2160 \tx3240 \tx4320 \tx5400 \tx6480 \tx7560 \tx8640 \tx9720 \tx10800 
\tx11880 \tx12960 \tx14040 \tx15120 \tx16200 \tx17280 \tx18360 \tx19440 \tx20520 \tx21600 \tx22680 \tx23760 
\tx24840 \tx25920 \tx27000 \tx28080 \tx29160 \tx30240 \tx31320 \plain \f1 \fs20 .END network listing\par
\pard\plain \s10 \qj \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 \par\pard\plain \s14 
\sb280 \sa72 \sl320 \keep \keepn \pagebb \tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs28 \b Product Str
ucture\par\pard\plain \s10 \qj \sb72 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 The P
roduct Structure Description includes the following:\par\pard\plain \s5 \fi-720 \li717 \sb32 \sa72 \sl280 
\tqdec \tx501 \tx717 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \tab 1.\tab }items be
ing designed,\par\pard\plain \s5 \fi-720 \li717 \sb32 \sa72 \sl280 \tqdec \tx501 \tx717 \tx2157 \tx3597 
\tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \tab 2.\tab }items being used in the design but not design
ed,\par\pard\plain \s5 \fi-720 \li717 \sb32 \sa72 \sl280 \tqdec \tx501 \tx717 \tx2157 \tx3597 \tx5037 
\plain \f1 \fs24 {\plain \f1 \fs24 \tab 3.\tab }items in the next level of assembly.\par\pard\plain \s10 
\qj \sb32 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 The information about the items 
being designed is sufficient to manufacture and re-use the item.  The information about the item bein
g used is sufficient to use the component. The information about items in the next level of assembly 
(called the environment) is sufficient to validate and verify the design.  The environment specifical
ly excludes most items actually found in a real model railroad (e.g., the trains, tracks, ac power). 
 No further product structure details will be provided for the following:\par\pard\plain \s2 \fi-360 
\li717 \sb32 \sa72 \sl280 \tx717 \tx1437 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 
\fs22 \bullet \f1 \fs24 \tab }The Environment\par\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 \tx717 
\tx1437 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 \tab 
}The System Controller\par\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 \tx717 \tx1437 \tx2157 \tx3597 
\tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 \tab }The Signalling Device\par
\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 \tx717 \tx1437 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 
{\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 \tab }The Cable Harness\par\pard\plain \sl-115 \par \trowd 
\trgaph60 \trleft0 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx2448 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx3600 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx9000 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 The Environme
nt\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 conta
ins\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell 
\pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 1 System Controller, A1\cell 
\pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 1 Signalling Device Drive
r LRU, A2\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
4 Railway Crossing Signal Devices, A3-A6\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 
\tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 1 Cable Harness connecting: the Railway Crossing Signal Devices; the 
Flasher LRU; the System Controller, W1\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 
\tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 The System Controller\cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 contains\cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 1 Battery\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 4 Pushbutton N.O. Switches\cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 1 Connector\cell \pard \intbl \row \pard\plain \s12 
\sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 The Signalling Device Driver LRU, \par \pard\plain 
\s12 \sb11 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 CPN 827-3762-001\cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 contains\cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 4 Flasher Modules, A1-A4, CPN 827-3762-002\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 1 Module Mounting Plate, CPN 827-376
2-006\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 Hardwar
e\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 The Cable Har
ness\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 con
tains\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell 
\pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 4 Railway Crossing Signal
 Device Mating Connectors\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 1 System Controller Mating Connector\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 4 Flasher LRU Mating Connectors\cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 The Flasher Module,\par \pard\plain \s12 \sb11 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 CPN 827-3762-002\cell \pard\plain \s12 
\sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 contains\cell \pard\plain \s12 
\sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 1 Flasher PCA, A1\cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 1 Interface Connector, J1, Cannon 9 pin male\cell 
\pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 1 Connector Mounting Plat
e, CPN 827-3762-005\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 7 wires\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 Hardware\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 The Connector Mounting Plate, CPN\par \pard\plain \s12 \sb11 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 827-3762-005\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 contains\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 
\tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 1 Fabricated Plate\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 Hardware\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 
\tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 The Flasher PCA,\par \pard\plain \s12 \sb11 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 CPN 601-1794-001\cell \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 contains\cell \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 PWB1, CPN 600-2010-834\cell \pard \intbl \row \pard\plain \s12 
\sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 LM555CMM, U1, CPN 826-3762-010\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 0.68 uF, C1, ECPU1C724MA5, CPN TBD\cell 
\pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 0.01 uF, C2, ECHU1C103JB5
, CPN 827-3762-012\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 1.0 uF, C3, ECPU1C105MA5, CPN 827-3762-011\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 1 MegOhm, R1, ERJ3GEY105, CPN 826-3762-015\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 1 kOhm, R2, ERJ3GEY102, CPN TBD\cell 
\pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 220 Ohm, R3-R6, ERJ12Y221
,\par \pard\plain \s12 \sb11 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 CPN 827
-3762-013\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 The Flasher PWB,\par \pard\plain \s12 \sb11 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 CPN 600-2010-834\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 contains\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 1 Double-clad Laminate, 2 electrical layers\cell \pard \intbl \row \pard\plain \s12 
\sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 The LM555CMM\cell \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 contains\cell \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 function\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 terminals\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 package\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 tolerances\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 constraints\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 The ECPU1C105MA5\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 
\tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 contains\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 
\tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 function\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 
\tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 terminals\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 package\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 
\tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 constraints\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \sl-115 \par \pard\plain \s14 \sb280 \sa72 
\sl320 \keep \keepn \tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs28 \b Data Being Created\par\pard\plain 
\s10 \qj \sb72 \sa72 \sl280 \tx0 \tx1440 \tx2880 \tx4320 \plain \f1 \fs24 The following data is being
 created.  (Data from Mentor is requested from other Pilot participants).\par\pard\plain \sl-115 \par 
\trowd \trgaph60 \trleft0 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx2448 \clbrdrt\brdrs \clbrdrl\brdrs \clbrdrb\brdrs \clbrdrr\brdrs \cellx9000 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 The Environme
nt\par \pard\plain \s12 \sb11 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 VHDL Testbench\par \pard\plain 
\s12 \sb11 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 pushbutton --> light\cell 
\pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 SABER T
est\par \pard\plain \s12 \sb11 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 pushb
utton --> light\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 block diagram (this document)\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 
\tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 The Signalling Device Driver LRU, \par \pard\plain \s12 
\sb11 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 CPN 827-3762-001\cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 VHDL Testbench\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 203 Assembly model\cell 
\pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 SABER T
est\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
schematic?\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 The Flasher Module,\par \pard\plain \s12 \sb11 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 CPN 827-3762-002\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 VHDL Testbench\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 SABER Test\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 203 Assembly model\cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 drawings\cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 wiring chart (this document)\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 The Connector Mounting Pl
ate, CPN\par \pard\plain \s12 \sb11 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
827-3762-005\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
Inseparable assembly AP 203 model\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 
\tx2160 \intbl \plain \f1 \fs24 Hardware AP 203 models\cell \pard \intbl \row \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 drawings\cell \pard \intbl \row \pard\plain \s12 
\sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 The Flasher PCA,\par \pard\plain \s12 
\sb11 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 CPN 601-1794-001\cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 203 model\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 210 model (from IDF)\cell 
\pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 
\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 203 
keepout model\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 
\intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 AP 210 board design (from Mentor)\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 210 physical netlist\cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 210 Usage View\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 schematic\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 assy drawing\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 VHDL Testbench\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 SABER test\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 SABER netlist\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 The Flasher PWB,\par \pard\plain 
\s12 \sb11 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 CPN 600-2010-834\cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 fab drawings\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 203 model\cell \pard \intbl \row 
\pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 210 board outline (fro
m IDF)\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 AP 210 board design (from Mentor)\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 210 physical netlist\cell \pard \intbl \row \pard\plain \s12 
\sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 \sa38 
\sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 210 Usage View\cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard\plain \s12 \sb38 
\sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 \cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 LM555CMM\cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 203 model, including t
erminals as separate products\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 ECPU1C724MA5 0.72uF\cell \pard\plain \s12 \sb38 \sa38 \sl267 
\tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 203 model, including terminals as separate pro
ducts\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 ECHU1C103JB5 0.01 uF\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 AP 203 model, including terminals as separate products\cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 ECPU1C105MA5 1 uF\cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 203 model, including t
erminals as separate products\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 
\tx1440 \tx2160 \intbl \plain \f1 \fs24 ERJ3GEY105 1 Meg\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 
\tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 203 model, including terminals as separate products
\cell \pard \intbl \row \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain 
\f1 \fs24 ERJ3GEY102 1 k\cell \pard\plain \s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl 
\plain \f1 \fs24 AP 203 model, including terminals as separate products\cell \pard \intbl \row \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 ERJ12Y221 220 Ohm\cell \pard\plain 
\s12 \sb38 \sa38 \sl267 \tx0 \tx720 \tx1440 \tx2160 \intbl \plain \f1 \fs24 AP 203 model, including t
erminals as separate products\cell \pard \intbl \row \pard\plain \sl-115 \par \pard\plain \s14 \sb280 
\sa72 \sl320 \keep \keepn \tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs28 \b Component Spec Sheet Data 
Provided by Logicon: U1, C1-C3, R1-R6 (thanks folks!)\par\pard\plain \s14 \sb320 \sa72 \sl320 \keep \keepn 
\tx0 \tx1440 \tx2880 \tx4320 \plain \f3 \fs28 \b More Ideas:\par\pard\plain \s2 \fi-360 \li717 \sb72 
\sa72 \sl280 \tx717 \tx1437 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet 
\f1 \fs24 \tab }Need EM pilot team input for document review\par\pard\plain \s2 \fi-360 \li717 \sb32 
\sa72 \sl280 \tx717 \tx1437 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet 
\f1 \fs24 \tab }Library data\par\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 \tx717 \tx1437 \tx2157 
\tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 \tab }Mentor layout\par
\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 \tx717 \tx1437 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 
{\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 \tab }LKSoft layout\par\pard\plain \s2 \fi-360 \li717 
\sb32 \sa72 \sl280 \tx717 \tx1437 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 
\bullet \f1 \fs24 \tab }Test procedures\par\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 \tx717 \tx1437 
\tx2157 \tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 \tab }Models 
of Test fixtures\par\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 \tx717 \tx1437 \tx2157 \tx3597 
\tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 \tab }Design a Bud Box chassi
s to finish the LRU design (no chassis was designed).\par\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 
\tx717 \tx1437 \tx2157 \tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 
\tab }Design a wire harness\par\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 \tx717 \tx1437 \tx2157 
\tx3597 \tx5037 \plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 \tab }Design a System
 Controller\par\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 \tx717 \tx1437 \tx2157 \tx3597 \tx5037 
\plain \f1 \fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 \tab }Design a Crossing Signal Device
\par\pard\plain \s2 \fi-360 \li717 \sb32 \sa72 \sl280 \tx717 \tx1437 \tx2157 \tx3597 \tx5037 \plain \f1 
\fs24 {\plain \f1 \fs24 \f24 \fs22 \bullet \f1 \fs24 \tab }Pick some analysis and do it and document 
it and include it in the structure.\par}
