{"Source Block": ["hdl/projects/fmcomms2/zc706/system_top.v@202:212@HdlIdDef", "  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(17)) i_iobuf (\n    .dio_t (gpio_t[49:32]),\n"], "Clone Blocks": [["hdl/projects/fmcomms2_pr/zc706/system_top.v@189:199", "  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  // instantiations\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@201:211", "  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  ad_iobuf #(.DATA_WIDTH(29)) i_iobuf (\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@192:202", "\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  // instantiations\n  ad_iobuf #(.DATA_WIDTH(32)) i_iobuf_gpio_ps7 (\n    .dio_t ({gpio_t[48:32],gpio_t[14:0]}),\n    .dio_i ({gpio_o[48:32],gpio_o[14:0]}),\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@202:212", "  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  ad_iobuf #(.DATA_WIDTH(29)) i_iobuf (\n    .dio_t ({gpio_t[48:32], gpio_t[11:0]}),\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@200:210", "  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  // instantiations\n\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@190:200", "  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  // instantiations\n  ad_iobuf #(.DATA_WIDTH(32)) i_iobuf_gpio_ps7 (\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@199:209", "  wire    [63:0]  core_adc_ddata;\n  wire            dma_adc_dwr;\n  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  // instantiations\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@201:211", "  wire            core_adc_dwr;\n  wire            dma_adc_dsync;\n  wire            core_adc_dsync;\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(17)) i_iobuf (\n"], ["hdl/projects/fmcomms2_pr/mitx045/system_top.v@203:213", "  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  ad_iobuf #(.DATA_WIDTH(29)) i_iobuf (\n    .dio_t ({gpio_t[48:32], gpio_t[11:0]}),\n    .dio_i ({gpio_o[48:32], gpio_o[11:0]}),\n"], ["hdl/projects/fmcomms2_pr/zc706/system_top.v@191:201", "  wire            core_adc_dsync;\n\n  // PR GPIOs\n  wire    [31:0]  adc_gpio_input;\n  wire    [31:0]  adc_gpio_output;\n  wire    [31:0]  dac_gpio_input;\n  wire    [31:0]  dac_gpio_output;\n\n  // instantiations\n  ad_iobuf #(.DATA_WIDTH(32)) i_iobuf_gpio_ps7 (\n    .dio_t ({gpio_t[48:32],gpio_t[14:0]}),\n"]], "Diff Content": {"Delete": [], "Add": [[207, "  wire            tdd_enable_s;\n"], [207, "  wire            gpio_enable;\n"], [207, "  wire            gpio_txnrx;\n"], [207, "  wire            enable_s;\n"], [207, "  wire            txnrx_s;\n"], [207, "  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n"], [207, "  assign txnrx  = (tdd_enable_s == 1'b1) ? txnrx_s  : gpio_txnrx;\n"]]}}