# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../NNA.srcs/sources_1/bd/config_mpsoc/ipshared/ec67/hdl" --include "../../../../NNA.srcs/sources_1/bd/config_mpsoc/ipshared/cac7/hdl" --include "../../../../NNA.srcs/sources_1/bd/config_mpsoc/ipshared/1ddd/hdl/verilog" --include "../../../../NNA.srcs/sources_1/bd/config_mpsoc/ipshared/b2d0/hdl/verilog" --include "../../../../NNA.srcs/sources_1/bd/config_mpsoc/ipshared/8713/hdl" --include "../../../../NNA.srcs/PE/bd/PEtest/ipshared/e39a/hdl" --include "../../../../NNA.srcs/PE/bd/PEtest/ipshared/c923" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../NNA.srcs/PE/bd/PEtest/ipshared/e39a/hdl/synth_reg.v" \
"../../../../NNA.srcs/PE/bd/PEtest/ipshared/e39a/hdl/synth_reg_w_init.v" \
"../../../../NNA.srcs/PE/bd/PEtest/ipshared/e39a/hdl/convert_type.v" \
"../../../../NNA.srcs/PE/bd/PEtest/ipshared/e39a/hdl/xlclockdriver_rd.v" \
"../../../../NNA.srcs/PE/bd/PEtest/ipshared/e39a/hdl/pe_entity_declarations.v" \
"../../../../NNA.srcs/PE/bd/PEtest/ipshared/e39a/hdl/pe.v" \
"../../../../NNA.ip_user_files/bd/PEtest/ip/PEtest_pe_0_0/sim/PEtest_pe_0_0.v" \
"../../../../NNA.ip_user_files/bd/PEtest/ip/PEtest_clk_wiz_0/PEtest_clk_wiz_0_clk_wiz.v" \
"../../../../NNA.ip_user_files/bd/PEtest/ip/PEtest_clk_wiz_0/PEtest_clk_wiz_0.v" \
"../../../../NNA.ip_user_files/bd/PEtest/sim/PEtest.v" \
"../../../../NNA.srcs/PE/bd/PEtest/hdl/PEtest_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
