library ieee;
use ieee.std_logic_1164.all;
Entity GRegister is 
	Port(OutputEnable,WriteEnable,CLK : in std_logic;
		DataIn : in std_logic_vector(31 downto 0);
		DataOut : out std_logic_vector(31 downto 0));
End Entity;
Architecture CPU of GRegister is
signal InternalMemory: std_logic_vector(31 downto 0) := x"00000000";
Begin 
	Process(CLK) is
	Begin
		If CLK'event and CLK= '0' Then
			If WriteEnable = '1' Then
				InternalMemory <= DataIn;
				DataOut <= (others=>'Z');
			Elsif WriteEnable = '0' and OutputEnable = '1' Then
				DataOut <= InternalMemory;
			Else
				DataOut <= (others=>'Z');
			End If;
		End If;
	End Process;
	
End Architecture;
