<stg><name>compute_pfb_Pipeline_compute_loop</name>


<trans_list>

<trans id="464" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem355 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem355"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul353 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul353"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_write, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:37 %write_bank_idx_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="write_bank_idx_load_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:38 %store_ln56 = store i11 0, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i22 0, i22 %phi_mul353

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i11 0, i11 %phi_urem355

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:41 %br_ln0 = br void %store_loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
store_loop:0 %k_1 = load i11 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
store_loop:1 %icmp_ln56 = icmp_eq  i11 %k_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
store_loop:2 %add_ln56 = add i11 %k_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
store_loop:3 %br_ln56 = br i1 %icmp_ln56, void %store_loop.split, void %for.end62.exitStub

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
store_loop.split:0 %phi_urem355_load = load i11 %phi_urem355

]]></Node>
<StgValue><ssdm name="phi_urem355_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
store_loop.split:6 %xor_ln56 = xor i11 %k_1, i11 1024

]]></Node>
<StgValue><ssdm name="xor_ln56"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="11">
<![CDATA[
store_loop.split:11 %trunc_ln56 = trunc i11 %phi_urem355_load

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="11">
<![CDATA[
store_loop.split:69 %zext_ln78_3 = zext i11 %xor_ln56

]]></Node>
<StgValue><ssdm name="zext_ln78_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
store_loop.split:70 %mul_ln78 = mul i23 %zext_ln78_3, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:71 %tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln78, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="11">
<![CDATA[
store_loop.split:99 %sext_ln78 = sext i11 %xor_ln56

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="25" op_0_bw="12">
<![CDATA[
store_loop.split:100 %zext_ln78_5 = zext i12 %sext_ln78

]]></Node>
<StgValue><ssdm name="zext_ln78_5"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
store_loop.split:101 %mul_ln78_2 = mul i25 %zext_ln78_5, i25 6554

]]></Node>
<StgValue><ssdm name="mul_ln78_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:102 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln78_2, i32 15, i32 24

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
store_loop.split:254 %switch_ln63 = switch i2 %write_bank_idx_load_read, void %arrayidx179.1.3.case.3, i2 0, void %arrayidx179.1.3.case.0, i2 1, void %arrayidx179.1.3.case.1, i2 2, void %arrayidx179.1.3.case.2

]]></Node>
<StgValue><ssdm name="switch_ln63"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
arrayidx179.1.3.exit:0 %phi_urem355_load_1 = load i11 %phi_urem355

]]></Node>
<StgValue><ssdm name="phi_urem355_load_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx179.1.3.exit:1 %add_ln77 = add i11 %phi_urem355_load_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx179.1.3.exit:2 %icmp_ln77 = icmp_ult  i11 %add_ln77, i11 5

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
arrayidx179.1.3.exit:3 %select_ln77 = select i1 %icmp_ln77, i11 %add_ln77, i11 0

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx179.1.3.exit:18 %store_ln56 = store i11 %add_ln56, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx179.1.3.exit:20 %store_ln77 = store i11 %select_ln77, i11 %phi_urem355

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
store_loop.split:1 %phi_mul353_load = load i22 %phi_mul353

]]></Node>
<StgValue><ssdm name="phi_mul353_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="11">
<![CDATA[
store_loop.split:2 %zext_ln56 = zext i11 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
store_loop.split:7 %zext_ln78_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln78_4_cast"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
store_loop.split:8 %add_ln56_1 = add i22 %phi_mul353_load, i22 3277

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:9 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i22.i32.i32, i22 %phi_mul353_load, i32 14, i32 21

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="8">
<![CDATA[
store_loop.split:10 %zext_ln56_1 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
store_loop.split:12 %stream_read_to_compute_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_read_to_compute

]]></Node>
<StgValue><ssdm name="stream_read_to_compute_read"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="128">
<![CDATA[
store_loop.split:13 %input_pack_i = trunc i128 %stream_read_to_compute_read

]]></Node>
<StgValue><ssdm name="input_pack_i"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:14 %input_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="input_pack_q"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:15 %input_pack_i_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="input_pack_i_4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:16 %input_pack_q_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="input_pack_q_4"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:17 %input_pack_i_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="input_pack_i_5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:18 %input_pack_q_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="input_pack_q_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:19 %input_pack_i_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="input_pack_i_6"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:20 %input_pack_q_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="input_pack_q_6"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:21 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:22 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:23 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:24 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:25 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:26 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:27 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:28 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:29 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:30 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:31 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:32 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:33 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:34 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:35 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:36 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:37 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:38 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:39 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:40 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:41 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:42 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:43 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:44 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:45 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:46 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:47 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:48 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:49 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:50 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:51 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:52 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:53 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:54 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:55 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:56 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:57 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:58 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:59 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:60 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:61 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:62 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="25" op_0_bw="12">
<![CDATA[
store_loop.split:84 %zext_ln78_4 = zext i12 %zext_ln78_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln78_4"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
store_loop.split:85 %mul_ln78_1 = mul i25 %zext_ln78_4, i25 6554

]]></Node>
<StgValue><ssdm name="mul_ln78_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:86 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln78_1, i32 15, i32 24

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="10">
<![CDATA[
store_loop.split:103 %zext_ln78_2 = zext i10 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln78_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:104 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln78_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:105 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln78_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:106 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln78_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:107 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln78_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:108 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln78_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:109 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:110 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:111 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:112 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:113 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:127 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:128 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:129 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:130 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:147 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:148 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:149 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:150 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:164 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:165 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:166 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:167 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:181 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:182 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:183 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:184 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:192 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:193 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:194 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:195 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:209 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:210 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:211 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:212 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:226 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:227 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:228 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:229 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:243 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:244 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:245 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:246 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:0 %store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:1 %store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:2 %store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:3 %store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:4 %store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:5 %store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:6 %store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:7 %store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:8 %br_ln63 = br void %arrayidx179.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:0 %store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:1 %store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:2 %store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:3 %store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:4 %store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:5 %store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:6 %store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:7 %store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:8 %br_ln63 = br void %arrayidx179.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:0 %store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:1 %store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:2 %store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:3 %store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:4 %store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:5 %store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:6 %store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:7 %store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:8 %br_ln63 = br void %arrayidx179.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:0 %store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:1 %store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:2 %store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:3 %store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:4 %store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:5 %store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:6 %store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:7 %store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:8 %br_ln63 = br void %arrayidx179.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx179.1.3.exit:19 %store_ln56 = store i22 %add_ln56_1, i22 %phi_mul353

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="213" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:58 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:59 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:60 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:61 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:62 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
store_loop.split:63 %w = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load, i16 0, i3 %trunc_ln56

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:64 %sext_ln80 = sext i16 %w

]]></Node>
<StgValue><ssdm name="sext_ln80"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:65 %sext_ln80_1 = sext i16 %input_pack_i

]]></Node>
<StgValue><ssdm name="sext_ln80_1"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:66 %mul_ln81 = mul i31 %sext_ln80, i31 %sext_ln80_1

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:67 %sext_ln81 = sext i16 %input_pack_q

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:68 %mul_ln77 = mul i31 %sext_ln80, i31 %sext_ln81

]]></Node>
<StgValue><ssdm name="mul_ln77"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="9">
<![CDATA[
store_loop.split:72 %zext_ln78 = zext i9 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:73 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:74 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:75 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:76 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:77 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:78 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:79 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:80 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:81 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:82 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="10">
<![CDATA[
store_loop.split:87 %zext_ln78_1 = zext i10 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:88 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:89 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:90 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:91 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:92 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:93 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:94 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:95 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:96 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:97 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:109 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:110 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:111 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:112 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:113 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
store_loop.split:114 %w_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3, i16 0, i3 %trunc_ln56

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:115 %sext_ln80_2 = sext i16 %input_pack_i_4

]]></Node>
<StgValue><ssdm name="sext_ln80_2"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:116 %mul_ln81_1 = mul i31 %sext_ln80, i31 %sext_ln80_2

]]></Node>
<StgValue><ssdm name="mul_ln81_1"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:117 %sext_ln81_1 = sext i16 %input_pack_q_4

]]></Node>
<StgValue><ssdm name="sext_ln81_1"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:118 %mul_ln77_1 = mul i31 %sext_ln80, i31 %sext_ln81_1

]]></Node>
<StgValue><ssdm name="mul_ln77_1"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:119 %sext_ln80_3 = sext i16 %input_pack_i_5

]]></Node>
<StgValue><ssdm name="sext_ln80_3"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:120 %mul_ln81_2 = mul i31 %sext_ln80, i31 %sext_ln80_3

]]></Node>
<StgValue><ssdm name="mul_ln81_2"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:121 %sext_ln81_2 = sext i16 %input_pack_q_5

]]></Node>
<StgValue><ssdm name="sext_ln81_2"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:122 %mul_ln77_2 = mul i31 %sext_ln80, i31 %sext_ln81_2

]]></Node>
<StgValue><ssdm name="mul_ln77_2"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:127 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:128 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:129 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:130 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:131 %sample_i_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_1"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:135 %sample_i_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_2"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:139 %sample_i_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_3"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:140 %sext_ln80_9 = sext i16 %sample_i_3

]]></Node>
<StgValue><ssdm name="sext_ln80_9"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:141 %sext_ln80_10 = sext i16 %w_3

]]></Node>
<StgValue><ssdm name="sext_ln80_10"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:142 %mul_ln80 = mul i31 %sext_ln80_9, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:147 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:148 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:149 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:150 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:151 %sample_i_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_5"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:154 %sample_i_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_6"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:157 %sample_i_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_7"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:158 %sext_ln80_13 = sext i16 %sample_i_7

]]></Node>
<StgValue><ssdm name="sext_ln80_13"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:159 %mul_ln80_1 = mul i31 %sext_ln80_13, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80_1"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:164 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:165 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:166 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:167 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:168 %sample_i_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_9"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:171 %sample_i = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:174 %sample_i_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_16"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:175 %sext_ln80_16 = sext i16 %sample_i_16

]]></Node>
<StgValue><ssdm name="sext_ln80_16"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:176 %mul_ln80_2 = mul i31 %sext_ln80_16, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80_2"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:181 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:182 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:183 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:184 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:185 %sample_i_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_10"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:188 %sample_i_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_11"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:191 %sample_i_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_13"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:192 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:193 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:194 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:195 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:196 %sample_q_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_1"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:199 %sample_q_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_2"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:202 %sample_q_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_3"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:203 %sext_ln81_6 = sext i16 %sample_q_3

]]></Node>
<StgValue><ssdm name="sext_ln81_6"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:204 %mul_ln81_4 = mul i31 %sext_ln81_6, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_4"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:209 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:210 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:211 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:212 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:213 %sample_q_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_5"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:216 %sample_q_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_6"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:219 %sample_q_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_7"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:220 %sext_ln81_9 = sext i16 %sample_q_7

]]></Node>
<StgValue><ssdm name="sext_ln81_9"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:221 %mul_ln81_5 = mul i31 %sext_ln81_9, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_5"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:226 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:227 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:228 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:229 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:230 %sample_q_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_9"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:233 %sample_q = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:236 %sample_q_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_16"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:237 %sext_ln81_12 = sext i16 %sample_q_16

]]></Node>
<StgValue><ssdm name="sext_ln81_12"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:238 %mul_ln81_6 = mul i31 %sext_ln81_12, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_6"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:243 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:244 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:245 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:246 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:247 %sample_q_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_10"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:250 %sample_q_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_11"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:253 %sample_q_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_13"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="31" op_0_bw="16">
<![CDATA[
arrayidx179.1.3.exit:4 %sext_ln80_19 = sext i16 %sample_i_13

]]></Node>
<StgValue><ssdm name="sext_ln80_19"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:5 %mul_ln80_3 = mul i31 %sext_ln80_19, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80_3"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="31" op_0_bw="16">
<![CDATA[
arrayidx179.1.3.exit:9 %sext_ln81_15 = sext i16 %sample_q_13

]]></Node>
<StgValue><ssdm name="sext_ln81_15"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:10 %mul_ln81_7 = mul i31 %sext_ln81_15, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="333" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:66 %mul_ln81 = mul i31 %sext_ln80, i31 %sext_ln80_1

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:68 %mul_ln77 = mul i31 %sext_ln80, i31 %sext_ln81

]]></Node>
<StgValue><ssdm name="mul_ln77"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:78 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:79 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:80 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:81 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:82 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
store_loop.split:83 %w_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1, i16 0, i3 %trunc_ln56

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:93 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:94 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:95 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:96 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:97 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2

]]></Node>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
store_loop.split:98 %w_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2, i16 0, i3 %trunc_ln56

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:116 %mul_ln81_1 = mul i31 %sext_ln80, i31 %sext_ln80_2

]]></Node>
<StgValue><ssdm name="mul_ln81_1"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:118 %mul_ln77_1 = mul i31 %sext_ln80, i31 %sext_ln81_1

]]></Node>
<StgValue><ssdm name="mul_ln77_1"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:120 %mul_ln81_2 = mul i31 %sext_ln80, i31 %sext_ln80_3

]]></Node>
<StgValue><ssdm name="mul_ln81_2"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:122 %mul_ln77_2 = mul i31 %sext_ln80, i31 %sext_ln81_2

]]></Node>
<StgValue><ssdm name="mul_ln77_2"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:123 %sext_ln80_4 = sext i16 %input_pack_i_6

]]></Node>
<StgValue><ssdm name="sext_ln80_4"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:124 %mul_ln81_3 = mul i31 %sext_ln80, i31 %sext_ln80_4

]]></Node>
<StgValue><ssdm name="mul_ln81_3"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:125 %sext_ln81_3 = sext i16 %input_pack_q_6

]]></Node>
<StgValue><ssdm name="sext_ln81_3"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:126 %mul_ln77_3 = mul i31 %sext_ln80, i31 %sext_ln81_3

]]></Node>
<StgValue><ssdm name="mul_ln77_3"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:142 %mul_ln80 = mul i31 %sext_ln80_9, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:159 %mul_ln80_1 = mul i31 %sext_ln80_13, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80_1"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:176 %mul_ln80_2 = mul i31 %sext_ln80_16, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80_2"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:204 %mul_ln81_4 = mul i31 %sext_ln81_6, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_4"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:221 %mul_ln81_5 = mul i31 %sext_ln81_9, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_5"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:238 %mul_ln81_6 = mul i31 %sext_ln81_12, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_6"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:5 %mul_ln80_3 = mul i31 %sext_ln80_19, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80_3"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:10 %mul_ln81_7 = mul i31 %sext_ln81_15, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="363" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:66 %mul_ln81 = mul i31 %sext_ln80, i31 %sext_ln80_1

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:68 %mul_ln77 = mul i31 %sext_ln80, i31 %sext_ln81

]]></Node>
<StgValue><ssdm name="mul_ln77"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:116 %mul_ln81_1 = mul i31 %sext_ln80, i31 %sext_ln80_2

]]></Node>
<StgValue><ssdm name="mul_ln81_1"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:118 %mul_ln77_1 = mul i31 %sext_ln80, i31 %sext_ln81_1

]]></Node>
<StgValue><ssdm name="mul_ln77_1"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:120 %mul_ln81_2 = mul i31 %sext_ln80, i31 %sext_ln80_3

]]></Node>
<StgValue><ssdm name="mul_ln81_2"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:122 %mul_ln77_2 = mul i31 %sext_ln80, i31 %sext_ln81_2

]]></Node>
<StgValue><ssdm name="mul_ln77_2"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:132 %sext_ln80_5 = sext i16 %sample_i_1

]]></Node>
<StgValue><ssdm name="sext_ln80_5"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:133 %sext_ln80_6 = sext i16 %w_1

]]></Node>
<StgValue><ssdm name="sext_ln80_6"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:134 %mul_ln77_4 = mul i31 %sext_ln80_5, i31 %sext_ln80_6

]]></Node>
<StgValue><ssdm name="mul_ln77_4"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:136 %sext_ln80_7 = sext i16 %sample_i_2

]]></Node>
<StgValue><ssdm name="sext_ln80_7"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:137 %sext_ln80_8 = sext i16 %w_2

]]></Node>
<StgValue><ssdm name="sext_ln80_8"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:138 %mul_ln77_5 = mul i31 %sext_ln80_7, i31 %sext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln77_5"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:142 %mul_ln80 = mul i31 %sext_ln80_9, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:143 %tmp3 = add i31 %mul_ln77_4, i31 %mul_ln81

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:144 %tmp7 = add i31 %mul_ln77_5, i31 %mul_ln80

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:152 %sext_ln80_11 = sext i16 %sample_i_5

]]></Node>
<StgValue><ssdm name="sext_ln80_11"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:153 %mul_ln77_6 = mul i31 %sext_ln80_11, i31 %sext_ln80_6

]]></Node>
<StgValue><ssdm name="mul_ln77_6"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:155 %sext_ln80_12 = sext i16 %sample_i_6

]]></Node>
<StgValue><ssdm name="sext_ln80_12"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:156 %mul_ln77_7 = mul i31 %sext_ln80_12, i31 %sext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln77_7"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:159 %mul_ln80_1 = mul i31 %sext_ln80_13, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80_1"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:160 %tmp11 = add i31 %mul_ln77_6, i31 %mul_ln81_1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:161 %tmp15 = add i31 %mul_ln77_7, i31 %mul_ln80_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:169 %sext_ln80_14 = sext i16 %sample_i_9

]]></Node>
<StgValue><ssdm name="sext_ln80_14"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:170 %mul_ln77_8 = mul i31 %sext_ln80_14, i31 %sext_ln80_6

]]></Node>
<StgValue><ssdm name="mul_ln77_8"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:172 %sext_ln80_15 = sext i16 %sample_i

]]></Node>
<StgValue><ssdm name="sext_ln80_15"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:173 %mul_ln77_9 = mul i31 %sext_ln80_15, i31 %sext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln77_9"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:176 %mul_ln80_2 = mul i31 %sext_ln80_16, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80_2"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:177 %tmp19 = add i31 %mul_ln77_8, i31 %mul_ln81_2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:178 %tmp23 = add i31 %mul_ln77_9, i31 %mul_ln80_2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:186 %sext_ln80_17 = sext i16 %sample_i_10

]]></Node>
<StgValue><ssdm name="sext_ln80_17"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:187 %mul_ln77_10 = mul i31 %sext_ln80_17, i31 %sext_ln80_6

]]></Node>
<StgValue><ssdm name="mul_ln77_10"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:189 %sext_ln80_18 = sext i16 %sample_i_11

]]></Node>
<StgValue><ssdm name="sext_ln80_18"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:190 %mul_ln77_11 = mul i31 %sext_ln80_18, i31 %sext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln77_11"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:197 %sext_ln81_4 = sext i16 %sample_q_1

]]></Node>
<StgValue><ssdm name="sext_ln81_4"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:198 %mul_ln77_12 = mul i31 %sext_ln81_4, i31 %sext_ln80_6

]]></Node>
<StgValue><ssdm name="mul_ln77_12"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:200 %sext_ln81_5 = sext i16 %sample_q_2

]]></Node>
<StgValue><ssdm name="sext_ln81_5"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:201 %mul_ln77_13 = mul i31 %sext_ln81_5, i31 %sext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln77_13"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:204 %mul_ln81_4 = mul i31 %sext_ln81_6, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_4"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:205 %tmp27 = add i31 %mul_ln77_12, i31 %mul_ln77

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:206 %tmp31 = add i31 %mul_ln77_13, i31 %mul_ln81_4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:214 %sext_ln81_7 = sext i16 %sample_q_5

]]></Node>
<StgValue><ssdm name="sext_ln81_7"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:215 %mul_ln77_14 = mul i31 %sext_ln81_7, i31 %sext_ln80_6

]]></Node>
<StgValue><ssdm name="mul_ln77_14"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:217 %sext_ln81_8 = sext i16 %sample_q_6

]]></Node>
<StgValue><ssdm name="sext_ln81_8"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:218 %mul_ln77_15 = mul i31 %sext_ln81_8, i31 %sext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln77_15"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:221 %mul_ln81_5 = mul i31 %sext_ln81_9, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_5"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:222 %tmp32 = add i31 %mul_ln77_14, i31 %mul_ln77_1

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:223 %tmp33 = add i31 %mul_ln77_15, i31 %mul_ln81_5

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:231 %sext_ln81_10 = sext i16 %sample_q_9

]]></Node>
<StgValue><ssdm name="sext_ln81_10"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:232 %mul_ln77_16 = mul i31 %sext_ln81_10, i31 %sext_ln80_6

]]></Node>
<StgValue><ssdm name="mul_ln77_16"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:234 %sext_ln81_11 = sext i16 %sample_q

]]></Node>
<StgValue><ssdm name="sext_ln81_11"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:235 %mul_ln77_17 = mul i31 %sext_ln81_11, i31 %sext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln77_17"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:238 %mul_ln81_6 = mul i31 %sext_ln81_12, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_6"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:239 %tmp34 = add i31 %mul_ln77_16, i31 %mul_ln77_2

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:240 %tmp35 = add i31 %mul_ln77_17, i31 %mul_ln81_6

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:248 %sext_ln81_13 = sext i16 %sample_q_10

]]></Node>
<StgValue><ssdm name="sext_ln81_13"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:249 %mul_ln77_18 = mul i31 %sext_ln81_13, i31 %sext_ln80_6

]]></Node>
<StgValue><ssdm name="mul_ln77_18"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:251 %sext_ln81_14 = sext i16 %sample_q_11

]]></Node>
<StgValue><ssdm name="sext_ln81_14"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:252 %mul_ln77_19 = mul i31 %sext_ln81_14, i31 %sext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln77_19"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:5 %mul_ln80_3 = mul i31 %sext_ln80_19, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln80_3"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:7 %tmp37 = add i31 %mul_ln77_11, i31 %mul_ln80_3

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:10 %mul_ln81_7 = mul i31 %sext_ln81_15, i31 %sext_ln80_10

]]></Node>
<StgValue><ssdm name="mul_ln81_7"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:12 %tmp39 = add i31 %mul_ln77_19, i31 %mul_ln81_7

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
store_loop.split:3 %specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 2, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln57"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
store_loop.split:4 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
store_loop.split:5 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:143 %tmp3 = add i31 %mul_ln77_4, i31 %mul_ln81

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:144 %tmp7 = add i31 %mul_ln77_5, i31 %mul_ln80

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:145 %tmp2 = add i31 %tmp7, i31 %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:146 %result_pack_i_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp2, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_i_1"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:160 %tmp11 = add i31 %mul_ln77_6, i31 %mul_ln81_1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:161 %tmp15 = add i31 %mul_ln77_7, i31 %mul_ln80_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:162 %tmp6 = add i31 %tmp15, i31 %tmp11

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:163 %result_pack_i_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp6, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_i_2"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:177 %tmp19 = add i31 %mul_ln77_8, i31 %mul_ln81_2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:178 %tmp23 = add i31 %mul_ln77_9, i31 %mul_ln80_2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:179 %tmp10 = add i31 %tmp23, i31 %tmp19

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:180 %result_pack_i_3 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp10, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_i_3"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:205 %tmp27 = add i31 %mul_ln77_12, i31 %mul_ln77

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:206 %tmp31 = add i31 %mul_ln77_13, i31 %mul_ln81_4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:207 %tmp14 = add i31 %tmp31, i31 %tmp27

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:208 %result_pack_q_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp14, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_q_1"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:222 %tmp32 = add i31 %mul_ln77_14, i31 %mul_ln77_1

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:223 %tmp33 = add i31 %mul_ln77_15, i31 %mul_ln81_5

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:224 %tmp18 = add i31 %tmp33, i31 %tmp32

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:225 %result_pack_q_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp18, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_q_2"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:239 %tmp34 = add i31 %mul_ln77_16, i31 %mul_ln77_2

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:240 %tmp35 = add i31 %mul_ln77_17, i31 %mul_ln81_6

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:241 %tmp22 = add i31 %tmp35, i31 %tmp34

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:242 %result_pack_q_3 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp22, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_q_3"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:6 %tmp36 = add i31 %mul_ln77_10, i31 %mul_ln81_3

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:7 %tmp37 = add i31 %mul_ln77_11, i31 %mul_ln80_3

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:8 %tmp26 = add i31 %tmp37, i31 %tmp36

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:11 %tmp38 = add i31 %mul_ln77_18, i31 %mul_ln77_3

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:12 %tmp39 = add i31 %mul_ln77_19, i31 %mul_ln81_7

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:13 %tmp30 = add i31 %tmp39, i31 %tmp38

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx179.1.3.exit:14 %result_pack_i = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp26, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_i"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx179.1.3.exit:15 %result_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp30, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_q"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayidx179.1.3.exit:16 %p_0 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %result_pack_q, i16 %result_pack_i, i16 %result_pack_q_3, i16 %result_pack_i_3, i16 %result_pack_q_2, i16 %result_pack_i_2, i16 %result_pack_q_1, i16 %result_pack_i_1

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
arrayidx179.1.3.exit:17 %write_ln87 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_compute_to_write, i128 %p_0

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
arrayidx179.1.3.exit:21 %br_ln56 = br void %store_loop

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0">
<![CDATA[
for.end62.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
