// Seed: 1699785338
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output uwire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_5 = 0;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_2 = 32'd81
) (
    input  uwire _id_0,
    output wire  id_1,
    input  wor   _id_2,
    output tri0  id_3,
    output wire  id_4,
    input  tri0  id_5,
    output tri   id_6,
    input  uwire id_7
);
  reg id_9;
  ;
  wire [id_2 : id_2  -  id_0] id_10;
  assign id_4 = id_9;
  wire [-1 : id_2] id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  always @* id_9 = 1 | id_9 == -1'b0;
  longint id_12;
  assign id_1 = id_11;
endmodule
