// Seed: 3003388027
module module_0 (
    output uwire id_0,
    input wand id_1
    , id_27,
    output supply1 id_2,
    output wor id_3,
    output uwire id_4,
    input wand id_5,
    input tri0 id_6,
    output wire id_7,
    input wire id_8,
    input wire id_9,
    input wand id_10,
    input supply0 id_11,
    output supply1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input uwire id_15,
    input supply0 id_16,
    input tri0 id_17,
    output supply1 id_18,
    input supply1 id_19,
    input supply1 id_20,
    input tri id_21,
    input tri id_22,
    input uwire id_23,
    output wire id_24,
    output wor id_25
);
  assign id_4 = id_13;
  wire id_28;
  wire id_29;
  wire id_30;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output uwire id_2,
    output tri0 id_3
);
  assign id_3 = id_0;
  nor (id_2, id_1, id_0);
  module_0(
      id_2,
      id_0,
      id_3,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2
  );
endmodule
