<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv</a>
defines: 
time_elapsed: 0.320s
ram usage: 27512 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpk5z2fesw/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:5</a>: Compile generate block &#34;work@top.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:12</a>: Compile generate block &#34;work@top.genblk2&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:19</a>: Compile generate block &#34;work@top.g1[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:23</a>: Compile generate block &#34;work@top.g1[0].genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:26</a>: Compile generate block &#34;work@top.genblk3[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:29</a>: Compile generate block &#34;work@top.genblk3[0].genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:32</a>: Compile generate block &#34;work@top.genblk4&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpk5z2fesw/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpk5z2fesw/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpk5z2fesw/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiParamAssign:
   \_param_assign: , line:2
     |vpiRhs:
     \_constant: , line:2
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (genblk2), line:2
       |vpiName:genblk2
   |vpiParameter:
   \_parameter: (genblk2), line:2
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiGenScopeArray:
   \_gen_scope_array: (genblk1), line:5, parent:work@top
     |vpiName:genblk1
     |vpiFullName:work@top.genblk1
     |vpiGenScope:
     \_gen_scope: , parent:genblk1
       |vpiFullName:work@top.genblk1
       |vpiNet:
       \_logic_net: (b), line:7
         |vpiName:b
         |vpiFullName:work@top.genblk1.b
         |vpiNetType:36
   |vpiGenScopeArray:
   \_gen_scope_array: (genblk2), line:12, parent:work@top
     |vpiName:genblk2
     |vpiFullName:work@top.genblk2
     |vpiGenScope:
     \_gen_scope: , parent:genblk2
       |vpiFullName:work@top.genblk2
       |vpiNet:
       \_logic_net: (b), line:14
         |vpiName:b
         |vpiFullName:work@top.genblk2.b
         |vpiNetType:36
   |vpiGenScopeArray:
   \_gen_scope_array: (g1[0]), line:19, parent:work@top
     |vpiName:g1[0]
     |vpiFullName:work@top.g1[0]
     |vpiGenScope:
     \_gen_scope: , parent:g1[0]
       |vpiFullName:work@top.g1[0]
       |vpiGenScopeArray:
       \_gen_scope_array: (genblk1), line:23
         |vpiName:genblk1
         |vpiFullName:work@top.g1[0].genblk1
         |vpiGenScope:
         \_gen_scope: , parent:genblk1
           |vpiFullName:work@top.g1[0].genblk1
           |vpiNet:
           \_logic_net: (a), line:23
             |vpiName:a
             |vpiFullName:work@top.g1[0].genblk1.a
             |vpiNetType:36
       |vpiParameter:
       \_parameter: (i), line:19
         |vpiName:i
         |INT:0
   |vpiGenScopeArray:
   \_gen_scope_array: (genblk3[0]), line:29, parent:work@top
     |vpiName:genblk3[0]
     |vpiFullName:work@top.genblk3[0]
     |vpiGenScope:
     \_gen_scope: , parent:genblk3[0]
       |vpiFullName:work@top.genblk3[0]
       |vpiGenScopeArray:
       \_gen_scope_array: (genblk1), line:29
         |vpiName:genblk1
         |vpiFullName:work@top.genblk3[0].genblk1
         |vpiGenScope:
         \_gen_scope: , parent:genblk1
           |vpiFullName:work@top.genblk3[0].genblk1
           |vpiNet:
           \_logic_net: (a), line:29
             |vpiName:a
             |vpiFullName:work@top.genblk3[0].genblk1.a
             |vpiNetType:36
       |vpiParameter:
       \_parameter: (i), line:26
         |vpiName:i
         |INT:0
   |vpiGenScopeArray:
   \_gen_scope_array: (genblk4), line:32, parent:work@top
     |vpiName:genblk4
     |vpiFullName:work@top.genblk4
     |vpiGenScope:
     \_gen_scope: , parent:genblk4
       |vpiFullName:work@top.genblk4
       |vpiNet:
       \_logic_net: (a), line:32
         |vpiName:a
         |vpiFullName:work@top.genblk4.a
         |vpiNetType:36
   |vpiParameter:
   \_parameter: (genblk2), line:2
     |vpiName:genblk2
     |INT:0
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \genblk1 of type 133
Object:  of type 134
Object: \genblk2 of type 133
Object:  of type 134
Object: \g1[0] of type 133
Object:  of type 134
Object: \i of type 41
Object: \genblk3[0] of type 133
Object:  of type 134
Object: \i of type 41
Object: \genblk4 of type 133
Object:  of type 134
Object: \genblk2 of type 41
Object: \work_top of type 32
Object: \genblk2 of type 41
Object:  of type 40
Object: \genblk2 of type 41
Object:  of type 7
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1befa40] str=&#39;\work_top&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:5</a>.0-5.0&gt; [0x1befcc0] str=&#39;\genblk1&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:2</a>.0-2.0&gt; [0x1bed110] str=&#39;\genblk2&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:2</a>.0-2.0&gt; [0x1bed590] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:19</a>.0-19.0&gt; [0x1bec0f0] str=&#39;\g1[0]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:19</a>.0-19.0&gt; [0x1bec400] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:19</a>.0-19.0&gt; [0x1bec5d0] bits=&#39;00000000000000000000000000000000&#39;(32) signed range=[31:0]
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:29</a>.0-29.0&gt; [0x1bec820] str=&#39;\genblk3[0]&#39;
        AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:26</a>.0-26.0&gt; [0x1beca60] str=&#39;\i&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:26</a>.0-26.0&gt; [0x1becc00] bits=&#39;00000000000000000000000000000000&#39;(32) signed range=[31:0]
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:32</a>.0-32.0&gt; [0x1bece20] str=&#39;\genblk4&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1befa40] str=&#39;\work_top&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:5</a>.0-5.0&gt; [0x1befcc0] str=&#39;\genblk1&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:2</a>.0-2.0&gt; [0x1bed110] str=&#39;\genblk2&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:2</a>.0-2.0&gt; [0x1bed590] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:19</a>.0-19.0&gt; [0x1bec0f0] str=&#39;\g1[0]&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:29</a>.0-29.0&gt; [0x1bec820] str=&#39;\genblk3[0]&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:32</a>.0-32.0&gt; [0x1bece20] str=&#39;\genblk4&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:19</a>.0-19.0&gt; [0x1bec400] str=&#39;\g1[0].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:19</a>.0-19.0&gt; [0x1bec5d0] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:26</a>.0-26.0&gt; [0x1beca60] str=&#39;\genblk3[0].i&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p795.sv:26</a>.0-26.0&gt; [0x1becc00] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top

2.2. Analyzing design hierarchy..
Top module:  \work_top
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_top ===

   Number of wires:                  0
   Number of wire bits:              0
   Number of public wires:           0
   Number of public wire bits:       0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_top..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;g1[0].i&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;genblk2&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;genblk3[0].i&#34;: &#34;00000000000000000000000000000000&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_top&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_top();
endmodule

End of script. Logfile hash: 67c7eea60f, CPU: user 0.01s system 0.00s, MEM: 12.58 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>