/***************************************************************************************
* Copyright (c) 2014-2021 Zihao Yu, Nanjing University
* Copyright (c) 2020-2022 Institute of Computing Technology, Chinese Academy of Sciences
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include <isa.h>
#include <memory/host.h>
#include <memory/paddr.h>
#include <memory/sparseram.h>
#include <device/mmio.h>
#include <stdlib.h>
#include <time.h>
#include <cpu/cpu.h>
#include "../local-include/csr.h"
#include "../local-include/intr.h"

bool is_in_mmio(paddr_t addr);

unsigned long MEMORY_SIZE = CONFIG_MSIZE;

#ifdef CONFIG_LIGHTQS
#define PMEMBASE 0x1100000000ul
#else
#define PMEMBASE 0x100000000ul
#endif // CONFIG_LIGHTQS

#ifdef CONFIG_USE_MMAP
#include <sys/mman.h>
static uint8_t *pmem = (uint8_t *)PMEMBASE;
#else
static uint8_t pmem[CONFIG_MSIZE] PG_ALIGN = {};
#endif

#ifdef CONFIG_USE_SPARSEMM
void* sparse_mm = NULL;
#endif

#ifdef CONFIG_STORE_LOG
struct store_log {
  uint64_t inst_cnt;
  paddr_t addr;
  word_t orig_data;
  // new value and write length makes no sense for restore
} store_log_buf[CONFIG_STORE_LOG_SIZE], spec_store_log_buf[CONFIG_STORE_LOG_SIZE];

uint64_t store_log_ptr = 0, spec_store_log_ptr = CONFIG_SPEC_GAP;

#endif // CONFIG_STORE_LOG

#define HOST_PMEM_OFFSET (uint8_t *)(pmem - CONFIG_MBASE)

uint8_t *get_pmem()
{
  return pmem;
}

#ifdef CONFIG_USE_SPARSEMM
void * get_sparsemm(){
  return sparse_mm;
}
#endif

uint8_t* guest_to_host(paddr_t paddr) { return paddr + HOST_PMEM_OFFSET; }
paddr_t host_to_guest(uint8_t *haddr) { return haddr - HOST_PMEM_OFFSET; }

static inline word_t pmem_read(paddr_t addr, int len) {
  #ifdef CONFIG_USE_SPARSEMM
  return sparse_mem_wread(sparse_mm, addr, len);
  #else
  return host_read(guest_to_host(addr), len);
  #endif
}

static inline void pmem_write(paddr_t addr, int len, word_t data) {
#ifdef CONFIG_DIFFTEST_STORE_COMMIT
  store_commit_queue_push(addr, data, len);
#endif

  #ifdef CONFIG_USE_SPARSEMM
  sparse_mem_wwrite(sparse_mm, addr, len, data);
  #else
  host_write(guest_to_host(addr), len, data);
  #endif
}

static inline void raise_access_fault(int cause, vaddr_t vaddr) {
  INTR_TVAL_REG(cause) = vaddr;
  // cpu.amo flag must be reset to false before longjmp_exception,
  // including longjmp_exception(access fault), longjmp_exception(page fault)
  cpu.amo = false;
  longjmp_exception(cause);
}

static inline void raise_read_access_fault(int type, vaddr_t vaddr) {
  int cause = EX_LAF;
  if (type == MEM_TYPE_IFETCH || type == MEM_TYPE_IFETCH_READ) { cause = EX_IAF; }
  else if (cpu.amo || type == MEM_TYPE_WRITE_READ)             { cause = EX_SAF; }
  raise_access_fault(cause, vaddr);
}

void init_mem() {
#ifdef CONFIG_USE_MMAP
  #ifdef CONFIG_MULTICORE_DIFF
    panic("Pmem must not use mmap during multi-core difftest");
  #endif

  #ifdef CONFIG_USE_SPARSEMM
  sparse_mm = sparse_mem_new(4, 1024); //4kB
  #else
  // Note: we are using MAP_FIXED here, in the SHARED mode, even if
  // init_mem may be called multiple times, the memory space will be
  // allocated only once at the first time called.
  // See https://man7.org/linux/man-pages/man2/mmap.2.html for details.
  void *ret = mmap((void *)pmem, MEMORY_SIZE, PROT_READ | PROT_WRITE,
      MAP_ANONYMOUS | MAP_PRIVATE | MAP_FIXED, -1, 0);
  if (ret != pmem) {
    perror("mmap");
    assert(0);
  }
  #endif
#endif

#ifdef CONFIG_DIFFTEST_STORE_COMMIT
  for (int i = 0; i < STORE_QUEUE_SIZE; i++) {
    store_commit_queue[i].valid = 0;
  }
#endif

#ifdef CONFIG_MEM_RANDOM
  srand(time(0));
  uint32_t *p = (uint32_t *)pmem;
  int i;
  for (i = 0; i < (int) (MEMORY_SIZE / sizeof(p[0])); i ++) {
    p[i] = rand();
  }
#endif
}

/* Memory accessing interfaces */

word_t paddr_read(paddr_t addr, int len, int type, int mode, vaddr_t vaddr) {


  assert(type == MEM_TYPE_READ || type == MEM_TYPE_IFETCH_READ || type == MEM_TYPE_IFETCH || type == MEM_TYPE_WRITE_READ);
  if (!isa_pmp_check_permission(addr, len, type, mode)) {
    Log("isa pmp check failed");
    raise_read_access_fault(type, vaddr);
    return 0;
  }
#if true
  if (likely(in_pmem(addr))) return pmem_read(addr, len);
  else {
    if (likely(is_in_mmio(addr))) return mmio_read(addr, len);
    else raise_read_access_fault(type, vaddr);
    return 0;
  }
#else
  if (likely(in_pmem(addr))) {
    uint64_t rdata = pmem_read(addr, len);
    if (dynamic_config.debug_difftest) {
      fprintf(stderr, "[NEMU] paddr read addr:" FMT_PADDR ", data: %016lx, len:%d, type:%d, mode:%d\n",
        addr, rdata, len, type, mode);
    }
    return rdata;
  }
  else {
#ifdef CONFIG_HAS_FLASH
    if (likely(is_in_mmio(addr))) return mmio_read(addr, len);
#endif
    if(dynamic_config.ignore_illegal_mem_access)
      return 0;
    printf("ERROR: invalid mem read from paddr " FMT_PADDR ", NEMU raise access exception\n", addr);
    raise_read_access_fault(type, vaddr);
  }
  return 0;
#endif
}

#ifdef CONFIG_LIGHTQS

extern uint64_t g_nr_guest_instr;

extern uint64_t stable_log_begin, spec_log_begin;

void pmem_record_store(paddr_t addr) {
  // align to 8 byte
  addr = (addr >> 3) << 3;
  uint64_t rdata = pmem_read(addr, 8);
  //assert(g_nr_guest_instr >= stable_log_begin);
  store_log_buf[store_log_ptr].inst_cnt = g_nr_guest_instr;
  store_log_buf[store_log_ptr].addr = addr;
  store_log_buf[store_log_ptr].orig_data = rdata;
  ++store_log_ptr;
  if (g_nr_guest_instr >= spec_log_begin) {
    spec_store_log_buf[spec_store_log_ptr].inst_cnt = g_nr_guest_instr;
    spec_store_log_buf[spec_store_log_ptr].addr = addr;
    spec_store_log_buf[spec_store_log_ptr].orig_data = rdata;
    ++spec_store_log_ptr;
  }
}



void pmem_record_restore(uint64_t restore_inst_cnt) {
  if (spec_log_begin <= restore_inst_cnt) {
    // use speculative rather than old stable
    memcpy(store_log_buf, spec_store_log_buf, sizeof(store_log_buf));
    store_log_ptr = spec_store_log_ptr;
  }
  for (int i = store_log_ptr - 1; i >= 0; i--) {
    if (store_log_buf[i].inst_cnt > restore_inst_cnt) {
      pmem_write(store_log_buf[i].addr, 8, store_log_buf[i].orig_data);
    } else {
      break;
    }
  }
}

void pmem_record_reset() {
  store_log_ptr = 0;
}

#endif // CONFIG_LIGHTQS

void paddr_write(paddr_t addr, int len, word_t data, int mode, vaddr_t vaddr) {
  if (!isa_pmp_check_permission(addr, len, MEM_TYPE_WRITE, mode)) {
    raise_access_fault(EX_SAF, vaddr);
    return ;
  }
#ifdef CONFIG_SHARE
  if (likely(in_pmem(addr))) {
    #ifdef CONFIG_LIGHTQS
    pmem_record_store(addr);
    #endif // CONFIG_LIGHTQS
    pmem_write(addr, len, data);
  } else {
    if (likely(is_in_mmio(addr))) mmio_write(addr, len, data);
    else raise_access_fault(EX_SAF, vaddr);
  }
#else
  if (likely(in_pmem(addr))) {
    if(dynamic_config.debug_difftest) {
      fprintf(stderr, "[NEMU] paddr write addr:" FMT_PADDR ", data:%016lx, len:%d, mode:%d\n",
        addr, data, len, mode);
    }
    return pmem_write(addr, len, data);
  } else {
    if (likely(is_in_mmio(addr))) mmio_write(addr, len, data);
    else {
      if(dynamic_config.ignore_illegal_mem_access)
        return;
      printf("ERROR: invalid mem write to paddr " FMT_PADDR ", NEMU raise access exception\n", addr);
      raise_access_fault(EX_SAF, vaddr);
      return;
    }
  }
  
#endif
}


#ifdef CONFIG_DIFFTEST_STORE_COMMIT
store_commit_t store_commit_queue[STORE_QUEUE_SIZE];
static uint64_t head = 0, tail = 0;

void store_commit_queue_push(uint64_t addr, uint64_t data, int len) {
#ifndef CONFIG_DIFFTEST_STORE_COMMIT_AMO
  if (cpu.amo) {
    return;
  }
#endif // CONFIG_DIFFTEST_STORE_COMMIT_AMO
  static int overflow = 0;
  store_commit_t *commit = store_commit_queue + tail;
  if (commit->valid && !overflow) { // store commit queue overflow
    overflow = 1;
    printf("[WARNING] difftest store queue overflow\n");
  };
  uint64_t offset = addr % 8ULL;
  commit->addr = addr - offset;
  commit->valid = 1;
  switch (len) {
    case 1:
      commit->data = (data & 0xffULL) << (offset << 3);
      commit->mask = 0x1 << offset;
      break;
    case 2:
      commit->data = (data & 0xffffULL) << (offset << 3);
      commit->mask = 0x3 << offset;
      break;
    case 4:
      commit->data = (data & 0xffffffffULL) << (offset << 3);
      commit->mask = 0xf << offset;
      break;
    case 8:
      commit->data = data;
      commit->mask = 0xff;
      break;
    default:
      assert(0);
  }
  tail = (tail + 1) % STORE_QUEUE_SIZE;
}

store_commit_t *store_commit_queue_pop() {
  store_commit_t *result = store_commit_queue + head;
  if (!result->valid) {
    return NULL;
  }
  result->valid = 0;
  head = (head + 1) % STORE_QUEUE_SIZE;
  return result;
}

int check_store_commit(uint64_t *addr, uint64_t *data, uint8_t *mask) {
  *addr = *addr - (*addr % 0x8ULL);
  store_commit_t *commit = store_commit_queue_pop();
  int result = 0;
  if (!commit) {
    printf("NEMU does not commit any store instruction.\n");
    result = 1;
  }
  else if (*addr != commit->addr || *data != commit->data || *mask != commit->mask) {
    *addr = commit->addr;
    *data = commit->data;
    *mask = commit->mask;
    result = 1;
  }
  return result;
}

#endif

char *mem_dump_file = NULL;

void dump_pmem() {
  if (mem_dump_file == NULL) {
    printf("No memory dump file is specified, memory dump skipped.\n");
    return ;
  }
  FILE *fp = fopen(mem_dump_file, "wb");
  if (fp == NULL) {
    printf("Cannot open file %s, memory dump skipped.\n", mem_dump_file);
  }
  fwrite(pmem, sizeof(char), MEMORY_SIZE, fp);
}


