#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Jan 04 11:58:26 2017
# Process ID: 12192
# Current directory: C:/Projects/jan2017/VivadoProjekt/band/band.runs/design_1band_axi_gpio_0_0_synth_1
# Command line: vivado.exe -log design_1band_axi_gpio_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1band_axi_gpio_0_0.tcl
# Log file: C:/Projects/jan2017/VivadoProjekt/band/band.runs/design_1band_axi_gpio_0_0_synth_1/design_1band_axi_gpio_0_0.vds
# Journal file: C:/Projects/jan2017/VivadoProjekt/band/band.runs/design_1band_axi_gpio_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1band_axi_gpio_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 301.473 ; gain = 91.398
INFO: [Synth 8-638] synthesizing module 'design_1band_axi_gpio_0_0' [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ip/design_1band_axi_gpio_0_0/synth/design_1band_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'design_1band_axi_gpio_0_0' (8#1) [c:/Projects/jan2017/VivadoProjekt/band/band.srcs/sources_1/bd/design_1band/ip/design_1band_axi_gpio_0_0/synth/design_1band_axi_gpio_0_0.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 340.691 ; gain = 130.617
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 340.691 ; gain = 130.617
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 640.426 ; gain = 0.047
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 640.426 ; gain = 430.352
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 640.426 ; gain = 430.352

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     5|
|3     |LUT3 |     4|
|4     |LUT4 |     7|
|5     |LUT5 |    11|
|6     |LUT6 |    10|
|7     |FDR  |    16|
|8     |FDRE |    41|
|9     |FDSE |     4|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 640.426 ; gain = 430.352
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 640.426 ; gain = 421.504
