#ifndef CYGONCE_PKGCONF_DEVS_SPI_FREESCALE_DSPI_H
#define CYGONCE_PKGCONF_DEVS_SPI_FREESCALE_DSPI_H
/*
 * File <pkgconf/devs_spi_freescale_dspi.h>
 *
 * This file is generated automatically by the configuration
 * system. It should not be edited. Any changes to this file
 * may be overwritten.
 */

#define CYGHWR_DEVS_SPI_FREESCALE_DSPI_FIFO_SIZE 4
#define CYGHWR_DEVS_SPI_FREESCALE_DSPI_FIFO_SIZE_4
#define CYGHWR_DEVS_SPI_FREESCALE_DSPI_CTAR_NUM 2
#define CYGHWR_DEVS_SPI_FREESCALE_DSPI_CTAR_NUM_2
#define CYGHWR_DEVS_FREESCALEDSPI_DSPI_CTAR1_AUX_SPEED 25000000
#define CYGHWR_DEVS_FREESCALEDSPI_DSPI_CTAR1_AUX_SPEED_25000000
#define CYGHWR_DEVS_FREESCALEDSPI_DSPI_CTAR1_AUX_USE_DBR 1
#define CYGHWR_DEVS_FREESCALEDSPI_DSPI_CTAR1_AUX_CS_DELAY 2
#define CYGHWR_DEVS_FREESCALEDSPI_DSPI_CTAR1_AUX_CS_DELAY_2
#define CYGHWR_DEVS_FREESCALE_DSPI_DSPI_CTAR1_AUX_DELAY_UNIT 100
#define CYGHWR_DEVS_FREESCALE_DSPI_DSPI_CTAR1_AUX_DELAY_UNIT_100
#define CYGINT_DEVS_SPI_DSPI_DMA_USE 2
#define CYGINT_DEVS_SPI_DSPI_DMA_USE_2
#define CYGINT_DEVS_SPI_FREESCALE_DSPI0 1
#define CYGINT_DEVS_SPI_FREESCALE_DSPI0_1
#define CYGHWR_DEVS_SPI_FREESCALE_DSPI0 1
#define CYGINT_FREESCALE_DSPI0_CS0 1
#define CYGHWR_FREESCALE_DSPI0_CS0 1
#define CYGINT_FREESCALE_DSPI0_CS4 1
#define CYGHWR_FREESCALE_DSPI0_CS4 1
#define CYGHWR_DEVS_SPI_FREESCALE_DSPI0_PCSIS 0x0000001F
#define CYGHWR_DEVS_SPI_FREESCALE_DSPI0_PCSIS_0x0000001F
#define CYGINT_FREESCALE_DSPI0_HAS_MASS 1
#define CYGINT_FREESCALE_DSPI0_HAS_MASS_1
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_PUSHQUE_SIZE 128
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_PUSHQUE_SIZE_128
#define CYGINT_DEVS_SPI_DSPI0_USES_DMA 1
#define CYGHWR_DEVS_SPI_FREESCALE_DSPI0_TX_DMA_CHAN 4
#define CYGHWR_DEVS_SPI_FREESCALE_DSPI0_TX_DMA_CHAN_4
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_TX_DMA_PRI 255
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_TX_DMA_PRI_255
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_TX_DMA_ECP 0
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_TX_DMA_ECP_0
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_TX_DMA_DPA 0
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_TX_DMA_DPA_0
#define CYGOPT_DEVS_SPI_FREESCALE_DSPI0_TCD_SECTION ".sram"
#define CYGHWR_DEVS_SPI_FREESCALE_DSPI0_RX_DMA_CHAN 5
#define CYGHWR_DEVS_SPI_FREESCALE_DSPI0_RX_DMA_CHAN_5
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_RX_DMA_PRI 255
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_RX_DMA_PRI_255
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_RX_DMA_ECP 0
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_RX_DMA_ECP_0
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_RX_DMA_DPA 0
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_RX_DMA_DPA_0
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_ISR_PRI 0x000000D0
#define CYGNUM_DEVS_SPI_FREESCALE_DSPI0_ISR_PRI_0x000000D0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI1 0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI1_0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI2 0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI2_0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI3 0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI3_0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI4 0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI4_0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI5 0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI5_0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI6 0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI6_0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI7 0
#define CYGINT_DEVS_SPI_FREESCALE_DSPI7_0
#define CYGPKG_DEVS_SPI_FREESCALE_DSPI_DEBUG_LEVEL 0
#define CYGPKG_DEVS_SPI_FREESCALE_DSPI_DEBUG_LEVEL_0
#define CYGPKG_DEVS_SPI_FREESCALE_DSPI_OPTIONS 1

#endif
