# System-on-a-Chip-with-Processing-Unit
A system designed to perform matrix and integer calculations and then storing the data across multiple modules. 

This design was made in Vivado using SystemVerilog. 

Project made for HDL with SystemVerilog at Texas State University and is for educational and documentation purposes only.

Comments on each file give credit to contributing authors with edits made when necessary to fulfill project requirements.

