<profile>

<section name = "Vitis HLS Report for 'edgetracing_accel_Pipeline_Write'" level="0">
<item name = "Date">Fri Feb 24 23:10:56 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">edgetracing_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.813 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16203, 16803, 0.108 ms, 0.112 ms, 16203, 16803, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Write">16201, 16801, 3, 1, 1, 16200 ~ 16800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 247, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 101, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 129, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_205_64_1_1_U183">mux_205_64_1_1, 0, 0, 0, 101, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="dep_V_1_fu_486_p2">+, 0, 0, 23, 16, 16</column>
<column name="i_2_fu_435_p2">+, 0, 0, 39, 32, 1</column>
<column name="idx1_V_2_fu_525_p2">+, 0, 0, 23, 16, 1</column>
<column name="idx2_V_1_fu_455_p2">+, 0, 0, 23, 16, 1</column>
<column name="ret_V_fu_515_p2">+, 0, 0, 17, 10, 10</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 0</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln1019_1_fu_481_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="icmp_ln1019_fu_450_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln387_fu_430_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="idx1_V_3_fu_461_p3">select, 0, 0, 16, 1, 1</column>
<column name="idx2_V_2_fu_469_p3">select, 0, 0, 16, 1, 16</column>
<column name="idx2_V_3_fu_499_p3">select, 0, 0, 16, 1, 1</column>
<column name="rhs_fu_491_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="dep_V_fu_102">9, 2, 16, 32</column>
<column name="i_fu_110">9, 2, 32, 64</column>
<column name="idx1_V_fu_98">9, 2, 16, 32</column>
<column name="idx2_V_fu_106">9, 2, 16, 32</column>
<column name="p_dst1_data_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="dep_V_fu_102">16, 0, 16, 0</column>
<column name="i_fu_110">32, 0, 32, 0</column>
<column name="idx1_V_fu_98">16, 0, 16, 0</column>
<column name="idx2_V_fu_106">16, 0, 16, 0</column>
<column name="op2_assign_32_cast_cast_reg_653">17, 0, 17, 0</column>
<column name="ret_V_reg_668">10, 0, 10, 0</column>
<column name="trunc_ln402_reg_673">5, 0, 5, 0</column>
<column name="trunc_ln402_reg_673_pp0_iter2_reg">5, 0, 5, 0</column>
<column name="zext_ln303_cast_reg_658">6, 0, 16, 10</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_Write, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_Write, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_Write, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_Write, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_Write, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_Write, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_Write, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_Write, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_Write, return value</column>
<column name="p_dst1_data_din">out, 64, ap_fifo, p_dst1_data, pointer</column>
<column name="p_dst1_data_full_n">in, 1, ap_fifo, p_dst1_data, pointer</column>
<column name="p_dst1_data_write">out, 1, ap_fifo, p_dst1_data, pointer</column>
<column name="lBound">in, 32, ap_none, lBound, scalar</column>
<column name="zext_ln303">in, 6, ap_none, zext_ln303, scalar</column>
<column name="op2_assign_32_cast">in, 16, ap_none, op2_assign_32_cast, scalar</column>
<column name="iBuff_V_address0">out, 10, ap_memory, iBuff_V, array</column>
<column name="iBuff_V_ce0">out, 1, ap_memory, iBuff_V, array</column>
<column name="iBuff_V_q0">in, 64, ap_memory, iBuff_V, array</column>
<column name="iBuff_V_1_address0">out, 10, ap_memory, iBuff_V_1, array</column>
<column name="iBuff_V_1_ce0">out, 1, ap_memory, iBuff_V_1, array</column>
<column name="iBuff_V_1_q0">in, 64, ap_memory, iBuff_V_1, array</column>
<column name="iBuff_V_2_address0">out, 10, ap_memory, iBuff_V_2, array</column>
<column name="iBuff_V_2_ce0">out, 1, ap_memory, iBuff_V_2, array</column>
<column name="iBuff_V_2_q0">in, 64, ap_memory, iBuff_V_2, array</column>
<column name="iBuff_V_3_address0">out, 10, ap_memory, iBuff_V_3, array</column>
<column name="iBuff_V_3_ce0">out, 1, ap_memory, iBuff_V_3, array</column>
<column name="iBuff_V_3_q0">in, 64, ap_memory, iBuff_V_3, array</column>
<column name="iBuff_V_4_address0">out, 10, ap_memory, iBuff_V_4, array</column>
<column name="iBuff_V_4_ce0">out, 1, ap_memory, iBuff_V_4, array</column>
<column name="iBuff_V_4_q0">in, 64, ap_memory, iBuff_V_4, array</column>
<column name="iBuff_V_5_address0">out, 10, ap_memory, iBuff_V_5, array</column>
<column name="iBuff_V_5_ce0">out, 1, ap_memory, iBuff_V_5, array</column>
<column name="iBuff_V_5_q0">in, 64, ap_memory, iBuff_V_5, array</column>
<column name="iBuff_V_6_address0">out, 10, ap_memory, iBuff_V_6, array</column>
<column name="iBuff_V_6_ce0">out, 1, ap_memory, iBuff_V_6, array</column>
<column name="iBuff_V_6_q0">in, 64, ap_memory, iBuff_V_6, array</column>
<column name="iBuff_V_7_address0">out, 10, ap_memory, iBuff_V_7, array</column>
<column name="iBuff_V_7_ce0">out, 1, ap_memory, iBuff_V_7, array</column>
<column name="iBuff_V_7_q0">in, 64, ap_memory, iBuff_V_7, array</column>
<column name="iBuff_V_8_address0">out, 10, ap_memory, iBuff_V_8, array</column>
<column name="iBuff_V_8_ce0">out, 1, ap_memory, iBuff_V_8, array</column>
<column name="iBuff_V_8_q0">in, 64, ap_memory, iBuff_V_8, array</column>
<column name="iBuff_V_9_address0">out, 10, ap_memory, iBuff_V_9, array</column>
<column name="iBuff_V_9_ce0">out, 1, ap_memory, iBuff_V_9, array</column>
<column name="iBuff_V_9_q0">in, 64, ap_memory, iBuff_V_9, array</column>
<column name="iBuff_V_10_address0">out, 10, ap_memory, iBuff_V_10, array</column>
<column name="iBuff_V_10_ce0">out, 1, ap_memory, iBuff_V_10, array</column>
<column name="iBuff_V_10_q0">in, 64, ap_memory, iBuff_V_10, array</column>
<column name="iBuff_V_11_address0">out, 10, ap_memory, iBuff_V_11, array</column>
<column name="iBuff_V_11_ce0">out, 1, ap_memory, iBuff_V_11, array</column>
<column name="iBuff_V_11_q0">in, 64, ap_memory, iBuff_V_11, array</column>
<column name="iBuff_V_12_address0">out, 10, ap_memory, iBuff_V_12, array</column>
<column name="iBuff_V_12_ce0">out, 1, ap_memory, iBuff_V_12, array</column>
<column name="iBuff_V_12_q0">in, 64, ap_memory, iBuff_V_12, array</column>
<column name="iBuff_V_13_address0">out, 10, ap_memory, iBuff_V_13, array</column>
<column name="iBuff_V_13_ce0">out, 1, ap_memory, iBuff_V_13, array</column>
<column name="iBuff_V_13_q0">in, 64, ap_memory, iBuff_V_13, array</column>
<column name="iBuff_V_14_address0">out, 10, ap_memory, iBuff_V_14, array</column>
<column name="iBuff_V_14_ce0">out, 1, ap_memory, iBuff_V_14, array</column>
<column name="iBuff_V_14_q0">in, 64, ap_memory, iBuff_V_14, array</column>
<column name="iBuff_V_15_address0">out, 10, ap_memory, iBuff_V_15, array</column>
<column name="iBuff_V_15_ce0">out, 1, ap_memory, iBuff_V_15, array</column>
<column name="iBuff_V_15_q0">in, 64, ap_memory, iBuff_V_15, array</column>
<column name="iBuff_V_16_address0">out, 10, ap_memory, iBuff_V_16, array</column>
<column name="iBuff_V_16_ce0">out, 1, ap_memory, iBuff_V_16, array</column>
<column name="iBuff_V_16_q0">in, 64, ap_memory, iBuff_V_16, array</column>
<column name="iBuff_V_17_address0">out, 10, ap_memory, iBuff_V_17, array</column>
<column name="iBuff_V_17_ce0">out, 1, ap_memory, iBuff_V_17, array</column>
<column name="iBuff_V_17_q0">in, 64, ap_memory, iBuff_V_17, array</column>
<column name="iBuff_V_18_address0">out, 10, ap_memory, iBuff_V_18, array</column>
<column name="iBuff_V_18_ce0">out, 1, ap_memory, iBuff_V_18, array</column>
<column name="iBuff_V_18_q0">in, 64, ap_memory, iBuff_V_18, array</column>
<column name="iBuff_V_19_address0">out, 10, ap_memory, iBuff_V_19, array</column>
<column name="iBuff_V_19_ce0">out, 1, ap_memory, iBuff_V_19, array</column>
<column name="iBuff_V_19_q0">in, 64, ap_memory, iBuff_V_19, array</column>
</table>
</item>
</section>
</profile>
