# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../first-020.srcs/sources_1/bd/micro_mcu/ipshared/ec67/hdl" --include "../../../../first-020.srcs/sources_1/bd/micro_mcu/ipshared/70cf/hdl" --include "E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../first-020.ip_user_files/bd/micro_mcu/ip/micro_mcu_processing_system7_0_0/sim/micro_mcu_processing_system7_0_0.v" \
"../../../../first-020.ip_user_files/bd/micro_mcu/ip/micro_mcu_xbar_0/sim/micro_mcu_xbar_0.v" \
"../../../../first-020.ip_user_files/bd/micro_mcu/ip/micro_mcu_axi_bram_ctrl_0_bram_1/sim/micro_mcu_axi_bram_ctrl_0_bram_1.v" \
"../../../../first-020.ip_user_files/bd/micro_mcu/sim/micro_mcu.v" \
"../../../../first-020.ip_user_files/bd/micro_mcu/ip/micro_mcu_auto_pc_1/sim/micro_mcu_auto_pc_1.v" \
"../../../../first-020.ip_user_files/bd/micro_mcu/ip/micro_mcu_auto_pc_0/sim/micro_mcu_auto_pc_0.v" \
"../../../../first-020.srcs/sources_1/bd/micro_mcu/hdl/micro_mcu_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
