# Basic Codes  

---

## ðŸ“œ Hello World  
```verilog
// File: hello_world.v
module hello_world;
  initial begin
    $display("Hello World\n");
  end
endmodule
```   <!-- ðŸ”¹ block ends here -->

---

## ðŸ“œ Integer Declaration and Display  
```verilog
// File: integer_display.v
module integer_display;
  int a;   // integer variable (SystemVerilog)

  initial begin
    a = 10;  
    $display("Value of a = %0d", a);
  end
endmodule
```   <!-- ðŸ”¹ new block -->
