#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat May 23 18:19:39 2020
# Process ID: 7612
# Current directory: E:/COA experiments/exam 2/CPU_V2.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8320 E:\COA experiments\exam 2\CPU_V2.1\CPU_V2.1.xpr
# Log file: E:/COA experiments/exam 2/CPU_V2.1/vivado.log
# Journal file: E:/COA experiments/exam 2/CPU_V2.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.xpr}
INFO: [Project 1-313] Project file moved from 'E:/COA experiments/CPU/CPU_update/CPU_V2.1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 718.523 ; gain = 12.652
update_compile_order -fileset sources_1
reset_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
export_ip_user_files -of_objects  [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -sync -no_script -force -quiet
generate_target all [get_files {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/COA'
WARNING: [Vivado 12-818] No files matched 'experiments/exam'
WARNING: [Vivado 12-818] No files matched '2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
export_ip_user_files -of_objects [get_files {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}] -no_script -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/COA'
WARNING: [Vivado 12-818] No files matched 'experiments/exam'
WARNING: [Vivado 12-818] No files matched '2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
create_fileset -blockset main_memory
set_property top main_memory [get_fileset main_memory]
move_files -fileset [get_fileset main_memory] [get_files -of_objects [get_fileset sources_1] {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
generate_target all [get_files {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/COA'
WARNING: [Vivado 12-818] No files matched 'experiments/exam'
WARNING: [Vivado 12-818] No files matched '2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory.xci'
export_ip_user_files -of_objects [get_files {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory.xci}] -no_script -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/COA'
WARNING: [Vivado 12-818] No files matched 'experiments/exam'
WARNING: [Vivado 12-818] No files matched '2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory.xci'
launch_run main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
[Sat May 23 18:31:10 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 763.316 ; gain = 0.000
wait_on_run main_memory_synth_1

[Sat May 23 18:31:10 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 18:31:15 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 18:31:20 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 18:31:25 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 18:31:35 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 18:31:45 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 18:31:55 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 18:32:05 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 18:32:25 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 18:32:45 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 18:33:05 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 316.895 ; gain = 80.820
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 522.430 ; gain = 286.355
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 522.430 ; gain = 286.355
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 605.398 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 605.398 ; gain = 369.324
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 605.398 ; gain = 369.324
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 605.398 ; gain = 369.324
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 605.398 ; gain = 369.324
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 605.398 ; gain = 369.324
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 633.770 ; gain = 397.695
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 633.770 ; gain = 397.695
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 643.914 ; gain = 407.840
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:36 . Memory (MB): peak = 643.914 ; gain = 407.840
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:36 . Memory (MB): peak = 643.914 ; gain = 407.840
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:36 . Memory (MB): peak = 643.914 ; gain = 407.840
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:36 . Memory (MB): peak = 643.914 ; gain = 407.840
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:36 . Memory (MB): peak = 643.914 ; gain = 407.840
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:36 . Memory (MB): peak = 643.914 ; gain = 407.840

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:36 . Memory (MB): peak = 643.914 ; gain = 407.840
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:38 . Memory (MB): peak = 657.445 ; gain = 422.996
[Sat May 23 18:33:10 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:02:00 . Memory (MB): peak = 763.316 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 763.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/COA -notrace
couldn't read file "E:/COA": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat May 23 18:33:41 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 763.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 772.777 ; gain = 9.461
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 821.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 821.609 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 821.609 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 821.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 821.609 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 821.609 ; gain = 0.000
run 100 us
run 100 us
reset_run control_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/control_memory_synth_1

launch_runs control_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'control_memory'...
[Sat May 23 18:37:44 2020] Launched control_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/control_memory_synth_1/runme.log
wait_on_run control_memory_synth_1
[Sat May 23 18:37:44 2020] Waiting for control_memory_synth_1 to finish...
[Sat May 23 18:37:49 2020] Waiting for control_memory_synth_1 to finish...
[Sat May 23 18:37:54 2020] Waiting for control_memory_synth_1 to finish...
[Sat May 23 18:37:59 2020] Waiting for control_memory_synth_1 to finish...
[Sat May 23 18:38:09 2020] Waiting for control_memory_synth_1 to finish...
[Sat May 23 18:38:19 2020] Waiting for control_memory_synth_1 to finish...
[Sat May 23 18:38:29 2020] Waiting for control_memory_synth_1 to finish...

*** Running vivado
    with args -log control_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source control_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 316.137 ; gain = 80.375
INFO: [Synth 8-638] synthesizing module 'control_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/synth/control_memory.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'control_memory' (4#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/synth/control_memory.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 368.832 ; gain = 133.070
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 368.832 ; gain = 133.070
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 592.891 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 592.891 ; gain = 357.129
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 592.891 ; gain = 357.129
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 592.891 ; gain = 357.129
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 592.891 ; gain = 357.129
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 592.891 ; gain = 357.129
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | rom[255]   | 256x28        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 635.609 ; gain = 399.848
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 635.609 ; gain = 399.848
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 645.750 ; gain = 409.988
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 645.750 ; gain = 409.988
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 645.750 ; gain = 409.988
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 645.750 ; gain = 409.988
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 645.750 ; gain = 409.988
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 645.750 ; gain = 409.988
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 645.750 ; gain = 409.988

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT3  |     2|
|3     |LUT4  |     1|
|4     |LUT5  |     7|
|5     |LUT6  |    30|
|6     |MUXF7 |     2|
|7     |MUXF8 |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 645.750 ; gain = 409.988
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 658.309 ; gain = 424.176
[Sat May 23 18:38:29 2020] control_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 821.609 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 860.605 ; gain = 38.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/TOP.vhd:44]
INFO: [Synth 8-3491] module 'CPU' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:5' bound to instance 'u_CPU' of component 'CPU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/TOP.vhd:68]
INFO: [Synth 8-638] synthesizing module 'CPU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:13]
INFO: [Synth 8-3491] module 'ALU' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd:6' bound to instance 'u_ALU' of component 'ALU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:151]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element remainder_reg was removed.  [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element quotient_reg was removed.  [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd:25]
INFO: [Synth 8-3491] module 'AX' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd:5' bound to instance 'u_AX' of component 'AX' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:155]
INFO: [Synth 8-638] synthesizing module 'AX' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'AX' (2#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd:21]
INFO: [Synth 8-3491] module 'BR' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd:4' bound to instance 'u_BR' of component 'BR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:159]
INFO: [Synth 8-638] synthesizing module 'BR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'BR' (3#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd:13]
INFO: [Synth 8-3491] module 'CU' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd:6' bound to instance 'u_CU' of component 'CU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:162]
INFO: [Synth 8-638] synthesizing module 'CU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'CU' (4#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd:18]
INFO: [Synth 8-3491] module 'IR' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd:34' bound to instance 'u_IR' of component 'IR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:165]
INFO: [Synth 8-638] synthesizing module 'IR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'IR' (5#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd:45]
INFO: [Synth 8-3491] module 'MAR' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd:34' bound to instance 'u_MAR' of component 'MAR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:168]
INFO: [Synth 8-638] synthesizing module 'MAR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MAR' (6#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd:45]
INFO: [Synth 8-3491] module 'MBR' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd:34' bound to instance 'u_MBR' of component 'MBR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:171]
INFO: [Synth 8-638] synthesizing module 'MBR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MBR' (7#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd:46]
INFO: [Synth 8-3491] module 'PC' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd:36' bound to instance 'u_PC' of component 'PC' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:174]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'PC' (8#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd:46]
INFO: [Synth 8-3491] module 'control_memory' declared at 'E:/COA experiments/exam 2/CPU_V2.1/.Xil/Vivado-7612-DESKTOP-KO3VHIU/realtime/control_memory_stub.vhdl:5' bound to instance 'u_control_memory' of component 'control_memory' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:177]
INFO: [Synth 8-638] synthesizing module 'control_memory' [E:/COA experiments/exam 2/CPU_V2.1/.Xil/Vivado-7612-DESKTOP-KO3VHIU/realtime/control_memory_stub.vhdl:13]
INFO: [Synth 8-3491] module 'main_memory' declared at 'E:/COA experiments/exam 2/CPU_V2.1/.Xil/Vivado-7612-DESKTOP-KO3VHIU/realtime/main_memory_stub.vhdl:5' bound to instance 'u_main_memory' of component 'main_memory' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:182]
INFO: [Synth 8-638] synthesizing module 'main_memory' [E:/COA experiments/exam 2/CPU_V2.1/.Xil/Vivado-7612-DESKTOP-KO3VHIU/realtime/main_memory_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'CPU' (9#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:13]
INFO: [Synth 8-3491] module 'led_seg' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:5' bound to instance 'u_led' of component 'led_seg' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/TOP.vhd:74]
INFO: [Synth 8-638] synthesizing module 'led_seg' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:15]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:78]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:98]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:118]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:139]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:161]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:181]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:201]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:221]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:243]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:263]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:283]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:303]
WARNING: [Synth 8-614] signal 'AX_to_LED' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:76]
WARNING: [Synth 8-614] signal 'read_MR' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:76]
WARNING: [Synth 8-614] signal 'btnc' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:327]
WARNING: [Synth 8-614] signal 'count_btnc' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:327]
WARNING: [Synth 8-614] signal 'release_btnc' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:327]
WARNING: [Synth 8-614] signal 'read_MR' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:327]
INFO: [Synth 8-256] done synthesizing module 'led_seg' (10#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'TOP' (11#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/TOP.vhd:44]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[27]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[26]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[25]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[24]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[23]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[22]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[21]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[20]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[19]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[17]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[16]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[15]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[14]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[13]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[12]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[11]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[10]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[9]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[8]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[7]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[6]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[5]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[4]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[2]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[1]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[0]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[27]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[26]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[25]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[24]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[23]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[22]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[21]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[20]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[19]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[18]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[17]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[16]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[15]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[14]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[13]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[12]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[10]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[9]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[8]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[7]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[6]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[4]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[3]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[2]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[0]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[27]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[26]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[25]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[24]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[23]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[22]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[21]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[20]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[19]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[18]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[17]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[16]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[15]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[14]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[13]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[12]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[11]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[10]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[9]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[7]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[6]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[5]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[4]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[3]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[1]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[0]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[27]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[26]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[25]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[24]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[23]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[22]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[21]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[20]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[19]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[18]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[17]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[16]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[15]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[14]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[13]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[12]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[11]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[10]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[9]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[8]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[7]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[6]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 891.664 ; gain = 70.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 891.664 ; gain = 70.055
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory.dcp' for cell 'u_CPU/u_control_memory'
INFO: [Project 1-454] Reading design checkpoint 'e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.dcp' for cell 'u_CPU/u_main_memory'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.211 ; gain = 428.602
59 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.211 ; gain = 428.602
reset_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
export_ip_user_files -of_objects  [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset main_memory] {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

INFO: [Project 1-386] Moving file 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci' from fileset 'main_memory' to fileset 'sources_1'.
update_compile_order -fileset sources_1
relaunch_sim
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'control_memory'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.047 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1313.047 ; gain = 0.000
run 100 us
run 100 us
reset_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
export_ip_user_files -of_objects  [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -sync -no_script -force -quiet
relaunch_sim
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.047 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.047 ; gain = 0.000
run 100 us
run 100 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/main memory.coe}] [get_ips main_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/main memory.coe' provided. It will be converted relative to IP Instance files '../../new/main memory.coe'
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Sat May 23 19:07:17 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Sat May 23 19:07:17 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:07:22 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:07:27 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:07:32 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:07:42 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:07:52 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:08:02 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:08:12 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:08:32 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:08:52 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 316.770 ; gain = 81.305
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 522.727 ; gain = 287.262
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 522.727 ; gain = 287.262
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.338 . Memory (MB): peak = 604.719 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 604.719 ; gain = 369.254
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 604.719 ; gain = 369.254
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 604.719 ; gain = 369.254
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 604.719 ; gain = 369.254
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 604.719 ; gain = 369.254
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 633.090 ; gain = 397.625
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 633.090 ; gain = 397.625
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 644.234 ; gain = 408.770
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 644.234 ; gain = 408.770
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 644.234 ; gain = 408.770
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 644.234 ; gain = 408.770
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 644.234 ; gain = 408.770
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 644.234 ; gain = 408.770
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 644.234 ; gain = 408.770

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 644.234 ; gain = 408.770
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 657.766 ; gain = 422.926
[Sat May 23 19:09:02 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:45 . Memory (MB): peak = 1337.125 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.906 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1341.906 ; gain = 0.000
run 100 us
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Sat May 23 19:14:43 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Sat May 23 19:14:43 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:14:48 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:14:53 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:14:58 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:15:08 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:15:18 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:15:28 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:15:38 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:15:58 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 316.789 ; gain = 80.766
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 523.332 ; gain = 287.309
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 523.332 ; gain = 287.309
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 605.320 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.320 ; gain = 369.297
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.320 ; gain = 369.297
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.320 ; gain = 369.297
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.320 ; gain = 369.297
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 605.320 ; gain = 369.297
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 633.691 ; gain = 397.668
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 633.691 ; gain = 397.668
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 644.836 ; gain = 408.813
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.836 ; gain = 408.813
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.836 ; gain = 408.813
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.836 ; gain = 408.813
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.836 ; gain = 408.813
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.836 ; gain = 408.813
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.836 ; gain = 408.813

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 644.836 ; gain = 408.813
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 658.363 ; gain = 423.969
[Sat May 23 19:16:13 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:30 . Memory (MB): peak = 1348.664 ; gain = 6.758
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target all [get_files {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/COA'
WARNING: [Vivado 12-818] No files matched 'experiments/exam'
WARNING: [Vivado 12-818] No files matched '2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
export_ip_user_files -of_objects [get_files {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}] -no_script -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/COA'
WARNING: [Vivado 12-818] No files matched 'experiments/exam'
WARNING: [Vivado 12-818] No files matched '2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/COA -notrace
couldn't read file "E:/COA": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat May 23 19:16:42 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1348.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1348.664 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target all [get_files {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/COA'
WARNING: [Vivado 12-818] No files matched 'experiments/exam'
WARNING: [Vivado 12-818] No files matched '2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
export_ip_user_files -of_objects [get_files {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}] -no_script -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/COA'
WARNING: [Vivado 12-818] No files matched 'experiments/exam'
WARNING: [Vivado 12-818] No files matched '2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/COA -notrace
couldn't read file "E:/COA": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat May 23 19:19:35 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1348.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1348.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.664 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1348.664 ; gain = 0.000
run 100 us
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Sat May 23 19:25:08 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Sat May 23 19:25:09 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:25:14 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:25:19 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:25:24 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:25:34 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:25:44 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:25:54 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:26:04 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:26:24 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 316.781 ; gain = 80.836
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 523.324 ; gain = 287.379
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 523.324 ; gain = 287.379
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 605.320 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 605.320 ; gain = 369.375
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 605.320 ; gain = 369.375
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 605.320 ; gain = 369.375
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.320 ; gain = 369.375
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.320 ; gain = 369.375
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 633.691 ; gain = 397.746
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 633.691 ; gain = 397.746
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 643.832 ; gain = 407.887
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.832 ; gain = 407.887
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.832 ; gain = 407.887
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.832 ; gain = 407.887
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.832 ; gain = 407.887
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.832 ; gain = 407.887
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.832 ; gain = 407.887

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.832 ; gain = 407.887
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 658.363 ; gain = 424.043
[Sat May 23 19:26:39 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 1348.664 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.664 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1348.664 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.883 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1354.883 ; gain = 0.000
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Sat May 23 19:36:00 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Sat May 23 19:36:00 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:36:05 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:36:10 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:36:15 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:36:25 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:36:35 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:36:45 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:36:55 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:37:15 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 316.617 ; gain = 80.625
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 522.180 ; gain = 286.188
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 522.180 ; gain = 286.188
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 605.172 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 605.172 ; gain = 369.180
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 605.172 ; gain = 369.180
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 605.172 ; gain = 369.180
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 605.172 ; gain = 369.180
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 605.172 ; gain = 369.180
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 633.543 ; gain = 397.551
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 633.543 ; gain = 397.551
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 643.684 ; gain = 407.691
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 643.684 ; gain = 407.691
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 643.684 ; gain = 407.691
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 643.684 ; gain = 407.691
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 643.684 ; gain = 407.691
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 643.684 ; gain = 407.691
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 643.684 ; gain = 407.691

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 643.684 ; gain = 407.691
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 657.211 ; gain = 422.848
[Sat May 23 19:37:30 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:30 . Memory (MB): peak = 1354.883 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.883 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1354.883 ; gain = 0.000
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Sat May 23 19:39:06 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Sat May 23 19:39:06 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:39:11 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:39:16 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:39:21 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:39:31 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:39:41 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:39:51 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:40:01 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:40:21 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 316.637 ; gain = 80.672
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 523.184 ; gain = 287.219
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 523.184 ; gain = 287.219
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 605.176 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 605.176 ; gain = 369.211
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 605.176 ; gain = 369.211
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 605.176 ; gain = 369.211
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 605.176 ; gain = 369.211
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.176 ; gain = 369.211
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 633.547 ; gain = 397.582
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 633.547 ; gain = 397.582
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 643.688 ; gain = 407.723
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.688 ; gain = 407.723
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.688 ; gain = 407.723
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.688 ; gain = 407.723
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.688 ; gain = 407.723
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.688 ; gain = 407.723
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.688 ; gain = 407.723

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.688 ; gain = 407.723
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 657.219 ; gain = 422.879
[Sat May 23 19:40:36 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 1354.883 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.883 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1354.883 ; gain = 0.000
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci'
[Sat May 23 19:43:45 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Sat May 23 19:43:45 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:43:50 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:43:55 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:44:00 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:44:10 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:44:20 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:44:30 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:44:40 2020] Waiting for main_memory_synth_1 to finish...
[Sat May 23 19:45:00 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 316.797 ; gain = 80.848
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 523.344 ; gain = 287.395
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 523.344 ; gain = 287.395
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 605.363 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.363 ; gain = 369.414
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.363 ; gain = 369.414
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.363 ; gain = 369.414
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 605.363 ; gain = 369.414
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 605.363 ; gain = 369.414
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 633.734 ; gain = 397.785
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 633.734 ; gain = 397.785
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 643.875 ; gain = 407.926
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.875 ; gain = 407.926
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.875 ; gain = 407.926
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.875 ; gain = 407.926
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.875 ; gain = 407.926
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.875 ; gain = 407.926
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.875 ; gain = 407.926

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 643.875 ; gain = 407.926
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 657.402 ; gain = 423.082
[Sat May 23 19:45:15 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 1354.883 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.883 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1354.883 ; gain = 0.000
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs main_memory_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP main_memory, cache-ID = 00b3a255dc93081f; cache size = 1.407 MB.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
[Sun May 24 13:46:43 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
wait_on_run main_memory_synth_1
[Sun May 24 13:46:43 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:46:48 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:46:53 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:46:58 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP main_memory, cache-ID = 00b3a255dc93081f.
[Sun May 24 13:46:58 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1354.883 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1354.883 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/TOP.vhd:44]
INFO: [Synth 8-3491] module 'CPU' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:5' bound to instance 'u_CPU' of component 'CPU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/TOP.vhd:68]
INFO: [Synth 8-638] synthesizing module 'CPU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:13]
INFO: [Synth 8-3491] module 'ALU' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd:6' bound to instance 'u_ALU' of component 'ALU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:151]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element remainder_reg was removed.  [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element quotient_reg was removed.  [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd:25]
INFO: [Synth 8-3491] module 'AX' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd:5' bound to instance 'u_AX' of component 'AX' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:155]
INFO: [Synth 8-638] synthesizing module 'AX' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'AX' (2#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd:21]
INFO: [Synth 8-3491] module 'BR' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd:4' bound to instance 'u_BR' of component 'BR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:159]
INFO: [Synth 8-638] synthesizing module 'BR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'BR' (3#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd:13]
INFO: [Synth 8-3491] module 'CU' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd:6' bound to instance 'u_CU' of component 'CU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:162]
INFO: [Synth 8-638] synthesizing module 'CU' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'CU' (4#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd:18]
INFO: [Synth 8-3491] module 'IR' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd:34' bound to instance 'u_IR' of component 'IR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:165]
INFO: [Synth 8-638] synthesizing module 'IR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'IR' (5#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd:45]
INFO: [Synth 8-3491] module 'MAR' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd:34' bound to instance 'u_MAR' of component 'MAR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:168]
INFO: [Synth 8-638] synthesizing module 'MAR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MAR' (6#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd:45]
INFO: [Synth 8-3491] module 'MBR' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd:34' bound to instance 'u_MBR' of component 'MBR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:171]
INFO: [Synth 8-638] synthesizing module 'MBR' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MBR' (7#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd:46]
INFO: [Synth 8-3491] module 'PC' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd:36' bound to instance 'u_PC' of component 'PC' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:174]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'PC' (8#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd:46]
INFO: [Synth 8-3491] module 'control_memory' declared at 'E:/COA experiments/exam 2/CPU_V2.1/.Xil/Vivado-7612-DESKTOP-KO3VHIU/realtime/control_memory_stub.vhdl:5' bound to instance 'u_control_memory' of component 'control_memory' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:177]
INFO: [Synth 8-638] synthesizing module 'control_memory' [E:/COA experiments/exam 2/CPU_V2.1/.Xil/Vivado-7612-DESKTOP-KO3VHIU/realtime/control_memory_stub.vhdl:13]
INFO: [Synth 8-3491] module 'main_memory' declared at 'E:/COA experiments/exam 2/CPU_V2.1/.Xil/Vivado-7612-DESKTOP-KO3VHIU/realtime/main_memory_stub.vhdl:5' bound to instance 'u_main_memory' of component 'main_memory' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:182]
INFO: [Synth 8-638] synthesizing module 'main_memory' [E:/COA experiments/exam 2/CPU_V2.1/.Xil/Vivado-7612-DESKTOP-KO3VHIU/realtime/main_memory_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'CPU' (9#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd:13]
INFO: [Synth 8-3491] module 'led_seg' declared at 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:5' bound to instance 'u_led' of component 'led_seg' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/TOP.vhd:74]
INFO: [Synth 8-638] synthesizing module 'led_seg' [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:15]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:78]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:98]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:118]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:139]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:161]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:181]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:201]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:221]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:243]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:263]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:283]
INFO: [Synth 8-226] default block is never used [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:303]
WARNING: [Synth 8-614] signal 'AX_to_LED' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:76]
WARNING: [Synth 8-614] signal 'read_MR' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:76]
WARNING: [Synth 8-614] signal 'btnc' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:327]
WARNING: [Synth 8-614] signal 'count_btnc' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:327]
WARNING: [Synth 8-614] signal 'release_btnc' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:327]
WARNING: [Synth 8-614] signal 'read_MR' is read in the process but is not in the sensitivity list [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:327]
INFO: [Synth 8-256] done synthesizing module 'led_seg' (10#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/led_seg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'TOP' (11#1) [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/TOP.vhd:44]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[27]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[26]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[25]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[24]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[23]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[22]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[21]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[20]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[19]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[17]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[16]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[15]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[14]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[13]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[12]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[11]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[10]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[9]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[8]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[7]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[6]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[5]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[4]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[2]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[1]
WARNING: [Synth 8-3331] design PC has unconnected port control_signal[0]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[27]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[26]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[25]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[24]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[23]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[22]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[21]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[20]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[19]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[18]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[17]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[16]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[15]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[14]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[13]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[12]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[10]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[9]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[8]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[7]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[6]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[4]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[3]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[2]
WARNING: [Synth 8-3331] design MBR has unconnected port control_signal[0]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[27]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[26]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[25]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[24]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[23]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[22]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[21]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[20]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[19]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[18]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[17]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[16]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[15]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[14]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[13]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[12]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[11]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[10]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[9]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[7]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[6]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[5]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[4]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[3]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[1]
WARNING: [Synth 8-3331] design MAR has unconnected port control_signal[0]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[27]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[26]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[25]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[24]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[23]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[22]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[21]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[20]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[19]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[18]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[17]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[16]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[15]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[14]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[13]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[12]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[11]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[10]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[9]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[8]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[7]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[6]
WARNING: [Synth 8-3331] design IR has unconnected port control_signal[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.293 ; gain = 30.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.293 ; gain = 30.410
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory.dcp' for cell 'u_CPU/u_control_memory'
INFO: [Project 1-454] Reading design checkpoint 'e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.dcp' for cell 'u_CPU/u_main_memory'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1401.656 ; gain = 46.773
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1401.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1401.656 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1401.656 ; gain = 0.000
run 100 us
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_memory'...
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1

launch_runs -jobs 4 main_memory_synth_1
[Sun May 24 13:54:36 2020] Launched main_memory_synth_1...
Run output will be captured here: E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.runs/main_memory_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'main_memory'... please wait for 'main_memory_synth_1' run to finish...
wait_on_run main_memory_synth_1
[Sun May 24 13:54:36 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:54:41 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:54:46 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:54:51 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:55:01 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:55:11 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:55:21 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:55:31 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:55:51 2020] Waiting for main_memory_synth_1 to finish...
[Sun May 24 13:56:11 2020] Waiting for main_memory_synth_1 to finish...

*** Running vivado
    with args -log main_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_memory.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_memory.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 316.867 ; gain = 80.348
INFO: [Synth 8-638] synthesizing module 'main_memory' [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (9#1) [e:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/synth/main_memory.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 522.402 ; gain = 285.883
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 522.402 ; gain = 285.883
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.396 . Memory (MB): peak = 605.406 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 605.406 ; gain = 368.887
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 605.406 ; gain = 368.887
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 605.406 ; gain = 368.887
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 605.406 ; gain = 368.887
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 605.406 ; gain = 368.887
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 632.777 ; gain = 396.258
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 632.777 ; gain = 396.258
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 643.922 ; gain = 407.402
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 643.922 ; gain = 407.402
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 643.922 ; gain = 407.402
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 643.922 ; gain = 407.402
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 643.922 ; gain = 407.402
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 643.922 ; gain = 407.402
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 643.922 ; gain = 407.402

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 643.922 ; gain = 407.402
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 657.453 ; gain = 423.566
[Sun May 24 13:56:11 2020] main_memory_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:35 . Memory (MB): peak = 1412.664 ; gain = 0.000
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control_memory.mif'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/control memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main memory.coe'
INFO: [SIM-utils-43] Exported 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav/main_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity main_memory_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity main_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/control_memory/control_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_rom
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity control_memory_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/AX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/BR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/MBR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MBR
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sim_1/new/CPU_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67a68aae8e44999ca43a6c1c262254 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_sim_behav xil_defaultlib.CPU_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.AX [ax_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101100000100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011100000000001010...]
Compiling architecture structure of entity xil_defaultlib.control_memory_rom [control_memory_rom_default]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11_synth [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory_dist_mem_gen_v8_0_11 [control_memory_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.control_memory [control_memory_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_wrapper_init [main_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_prim_width [main_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_generic_cstr [main_memory_blk_mem_gen_generic_...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_top [main_memory_blk_mem_gen_top_defa...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6_synth [main_memory_blk_mem_gen_v8_3_6_s...]
Compiling architecture structure of entity xil_defaultlib.main_memory_blk_mem_gen_v8_3_6 [main_memory_blk_mem_gen_v8_3_6_d...]
Compiling architecture structure of entity xil_defaultlib.main_memory [main_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.664 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1412.664 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 24 14:00:14 2020...
