Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/zacharysells/Documents/cs161L/lab4/alu_datapath/alu_control_testbench_isim_beh.exe -prj /home/zacharysells/Documents/cs161L/lab4/alu_datapath/alu_control_testbench_beh.prj work.alu_control_testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/zacharysells/Documents/cs161L/lab4/alu_datapath/cpu_constant_library.vhd" into library work
Parsing VHDL file "/home/zacharysells/Documents/cs161L/lab4/alu_datapath/alu_control.vhd" into library work
Parsing VHDL file "/home/zacharysells/Documents/cs161L/lab4/alu_datapath/alu_control_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 36928 KB
Fuse CPU Usage: 3150 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package cpu_constant_library
Compiling architecture behavioral of entity alu_control [alu_control_default]
Compiling architecture behavior of entity alu_control_testbench
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/zacharysells/Documents/cs161L/lab4/alu_datapath/alu_control_testbench_isim_beh.exe
Fuse Memory Usage: 82404 KB
Fuse CPU Usage: 3190 ms
GCC CPU Usage: 400 ms
