--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml LongDivisionCircuit.twx LongDivisionCircuit.ncd -o
LongDivisionCircuit.twr LongDivisionCircuit.pcf

Design file:              LongDivisionCircuit.ncd
Physical constraint file: LongDivisionCircuit.pcf
Device,package,speed:     xc3s1500,fg320,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DIVIDEND<0> |    3.078(R)|   -1.434(R)|CLK_BUFGP         |   0.000|
DIVIDEND<1> |    0.971(R)|    0.289(R)|CLK_BUFGP         |   0.000|
DIVIDEND<2> |    0.729(R)|    0.486(R)|CLK_BUFGP         |   0.000|
DIVIDEND<3> |    1.022(R)|    0.251(R)|CLK_BUFGP         |   0.000|
DIVIDEND<4> |    2.403(R)|   -0.857(R)|CLK_BUFGP         |   0.000|
DIVIDEND<5> |    1.030(R)|    0.260(R)|CLK_BUFGP         |   0.000|
DIVIDEND<6> |   -0.085(R)|    1.176(R)|CLK_BUFGP         |   0.000|
DIVIDEND<7> |    0.143(R)|    0.993(R)|CLK_BUFGP         |   0.000|
DIVIDEND<8> |   -0.066(R)|    1.154(R)|CLK_BUFGP         |   0.000|
DIVIDEND<9> |    0.417(R)|    0.758(R)|CLK_BUFGP         |   0.000|
DIVIDEND<10>|    1.577(R)|   -0.148(R)|CLK_BUFGP         |   0.000|
DIVIDEND<11>|    0.744(R)|    0.450(R)|CLK_BUFGP         |   0.000|
DIVIDEND<12>|    0.612(R)|    0.571(R)|CLK_BUFGP         |   0.000|
DIVIDEND<13>|    0.045(R)|    1.024(R)|CLK_BUFGP         |   0.000|
DIVIDEND<14>|    1.560(R)|   -0.188(R)|CLK_BUFGP         |   0.000|
DIVIDEND<15>|    0.824(R)|    0.442(R)|CLK_BUFGP         |   0.000|
DIVIDEND<16>|    1.525(R)|   -0.180(R)|CLK_BUFGP         |   0.000|
DIVIDEND<17>|    1.437(R)|   -0.118(R)|CLK_BUFGP         |   0.000|
DIVIDEND<18>|    1.452(R)|   -0.130(R)|CLK_BUFGP         |   0.000|
DIVIDEND<19>|    0.813(R)|    0.393(R)|CLK_BUFGP         |   0.000|
DIVIDEND<20>|    0.487(R)|    0.667(R)|CLK_BUFGP         |   0.000|
DIVIDEND<21>|    0.348(R)|    0.778(R)|CLK_BUFGP         |   0.000|
DIVIDEND<22>|   -0.102(R)|    1.173(R)|CLK_BUFGP         |   0.000|
DIVIDEND<23>|    0.100(R)|    1.017(R)|CLK_BUFGP         |   0.000|
DIVIDEND<24>|    0.555(R)|    0.606(R)|CLK_BUFGP         |   0.000|
DIVIDEND<25>|    0.070(R)|    0.994(R)|CLK_BUFGP         |   0.000|
DIVIDEND<26>|    0.240(R)|    0.853(R)|CLK_BUFGP         |   0.000|
DIVIDEND<27>|    0.259(R)|    0.830(R)|CLK_BUFGP         |   0.000|
DIVIDEND<28>|    1.345(R)|   -0.033(R)|CLK_BUFGP         |   0.000|
DIVIDEND<29>|    0.985(R)|    0.230(R)|CLK_BUFGP         |   0.000|
DIVIDEND<30>|    1.544(R)|   -0.215(R)|CLK_BUFGP         |   0.000|
DIVIDEND<31>|    1.619(R)|   -0.230(R)|CLK_BUFGP         |   0.000|
DIVISOR<0>  |    0.705(R)|    0.451(R)|CLK_BUFGP         |   0.000|
DIVISOR<1>  |    0.870(R)|    0.314(R)|CLK_BUFGP         |   0.000|
DIVISOR<2>  |    1.590(R)|   -0.283(R)|CLK_BUFGP         |   0.000|
DIVISOR<3>  |    0.790(R)|    0.387(R)|CLK_BUFGP         |   0.000|
DIVISOR<4>  |    2.141(R)|   -0.709(R)|CLK_BUFGP         |   0.000|
DIVISOR<5>  |    1.654(R)|   -0.336(R)|CLK_BUFGP         |   0.000|
DIVISOR<6>  |    2.510(R)|   -1.001(R)|CLK_BUFGP         |   0.000|
DIVISOR<7>  |    1.797(R)|   -0.439(R)|CLK_BUFGP         |   0.000|
DIVISOR<8>  |    1.359(R)|   -0.063(R)|CLK_BUFGP         |   0.000|
DIVISOR<9>  |    2.398(R)|   -0.919(R)|CLK_BUFGP         |   0.000|
DIVISOR<10> |    1.787(R)|   -0.431(R)|CLK_BUFGP         |   0.000|
DIVISOR<11> |    2.668(R)|   -1.140(R)|CLK_BUFGP         |   0.000|
DIVISOR<12> |    2.643(R)|   -1.116(R)|CLK_BUFGP         |   0.000|
DIVISOR<13> |    1.850(R)|   -0.481(R)|CLK_BUFGP         |   0.000|
DIVISOR<14> |    0.816(R)|    0.355(R)|CLK_BUFGP         |   0.000|
DIVISOR<15> |    1.304(R)|   -0.048(R)|CLK_BUFGP         |   0.000|
DIVISOR<16> |    1.682(R)|   -0.343(R)|CLK_BUFGP         |   0.000|
DIVISOR<17> |    2.381(R)|   -0.906(R)|CLK_BUFGP         |   0.000|
DIVISOR<18> |    1.563(R)|   -0.252(R)|CLK_BUFGP         |   0.000|
DIVISOR<19> |    1.569(R)|   -0.252(R)|CLK_BUFGP         |   0.000|
DIVISOR<20> |    1.541(R)|   -0.225(R)|CLK_BUFGP         |   0.000|
DIVISOR<21> |    1.781(R)|   -0.410(R)|CLK_BUFGP         |   0.000|
DIVISOR<22> |    1.831(R)|   -0.457(R)|CLK_BUFGP         |   0.000|
DIVISOR<23> |    1.557(R)|   -0.238(R)|CLK_BUFGP         |   0.000|
DIVISOR<24> |    2.007(R)|   -0.603(R)|CLK_BUFGP         |   0.000|
DIVISOR<25> |    1.952(R)|   -0.554(R)|CLK_BUFGP         |   0.000|
DIVISOR<26> |    2.011(R)|   -0.598(R)|CLK_BUFGP         |   0.000|
DIVISOR<27> |    1.935(R)|   -0.537(R)|CLK_BUFGP         |   0.000|
DIVISOR<28> |    1.227(R)|    0.017(R)|CLK_BUFGP         |   0.000|
DIVISOR<29> |    1.643(R)|   -0.306(R)|CLK_BUFGP         |   0.000|
DIVISOR<30> |    1.738(R)|   -0.376(R)|CLK_BUFGP         |   0.000|
DIVISOR<31> |    2.605(R)|   -1.091(R)|CLK_BUFGP         |   0.000|
LOAD        |    7.862(R)|   -0.238(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
EOC          |    8.706(R)|CLK_BUFGP         |   0.000|
ERROR        |   14.102(R)|CLK_BUFGP         |   0.000|
QUOTIENT<0>  |   14.868(R)|CLK_BUFGP         |   0.000|
QUOTIENT<1>  |   10.160(R)|CLK_BUFGP         |   0.000|
QUOTIENT<2>  |   10.177(R)|CLK_BUFGP         |   0.000|
QUOTIENT<3>  |    9.845(R)|CLK_BUFGP         |   0.000|
QUOTIENT<4>  |   11.174(R)|CLK_BUFGP         |   0.000|
QUOTIENT<5>  |    9.311(R)|CLK_BUFGP         |   0.000|
QUOTIENT<6>  |    9.653(R)|CLK_BUFGP         |   0.000|
QUOTIENT<7>  |    9.813(R)|CLK_BUFGP         |   0.000|
QUOTIENT<8>  |    9.767(R)|CLK_BUFGP         |   0.000|
QUOTIENT<9>  |   10.699(R)|CLK_BUFGP         |   0.000|
QUOTIENT<10> |    9.430(R)|CLK_BUFGP         |   0.000|
QUOTIENT<11> |    9.322(R)|CLK_BUFGP         |   0.000|
QUOTIENT<12> |    9.324(R)|CLK_BUFGP         |   0.000|
QUOTIENT<13> |    8.133(R)|CLK_BUFGP         |   0.000|
QUOTIENT<14> |   10.308(R)|CLK_BUFGP         |   0.000|
QUOTIENT<15> |    9.472(R)|CLK_BUFGP         |   0.000|
QUOTIENT<16> |   10.580(R)|CLK_BUFGP         |   0.000|
QUOTIENT<17> |    7.962(R)|CLK_BUFGP         |   0.000|
QUOTIENT<18> |    8.297(R)|CLK_BUFGP         |   0.000|
QUOTIENT<19> |    8.876(R)|CLK_BUFGP         |   0.000|
QUOTIENT<20> |    8.144(R)|CLK_BUFGP         |   0.000|
QUOTIENT<21> |    8.299(R)|CLK_BUFGP         |   0.000|
QUOTIENT<22> |    8.388(R)|CLK_BUFGP         |   0.000|
QUOTIENT<23> |    8.264(R)|CLK_BUFGP         |   0.000|
QUOTIENT<24> |    7.388(R)|CLK_BUFGP         |   0.000|
QUOTIENT<25> |    8.119(R)|CLK_BUFGP         |   0.000|
QUOTIENT<26> |    8.028(R)|CLK_BUFGP         |   0.000|
QUOTIENT<27> |    9.094(R)|CLK_BUFGP         |   0.000|
QUOTIENT<28> |    8.599(R)|CLK_BUFGP         |   0.000|
QUOTIENT<29> |    8.535(R)|CLK_BUFGP         |   0.000|
QUOTIENT<30> |    8.866(R)|CLK_BUFGP         |   0.000|
QUOTIENT<31> |    9.467(R)|CLK_BUFGP         |   0.000|
REMAINDER<0> |    9.021(R)|CLK_BUFGP         |   0.000|
REMAINDER<1> |    9.822(R)|CLK_BUFGP         |   0.000|
REMAINDER<2> |    9.193(R)|CLK_BUFGP         |   0.000|
REMAINDER<3> |   10.479(R)|CLK_BUFGP         |   0.000|
REMAINDER<4> |    8.741(R)|CLK_BUFGP         |   0.000|
REMAINDER<5> |    9.660(R)|CLK_BUFGP         |   0.000|
REMAINDER<6> |   10.399(R)|CLK_BUFGP         |   0.000|
REMAINDER<7> |    9.134(R)|CLK_BUFGP         |   0.000|
REMAINDER<8> |   10.752(R)|CLK_BUFGP         |   0.000|
REMAINDER<9> |    9.061(R)|CLK_BUFGP         |   0.000|
REMAINDER<10>|    9.056(R)|CLK_BUFGP         |   0.000|
REMAINDER<11>|    9.606(R)|CLK_BUFGP         |   0.000|
REMAINDER<12>|    9.069(R)|CLK_BUFGP         |   0.000|
REMAINDER<13>|    9.080(R)|CLK_BUFGP         |   0.000|
REMAINDER<14>|    8.814(R)|CLK_BUFGP         |   0.000|
REMAINDER<15>|   10.288(R)|CLK_BUFGP         |   0.000|
REMAINDER<16>|    9.103(R)|CLK_BUFGP         |   0.000|
REMAINDER<17>|    9.156(R)|CLK_BUFGP         |   0.000|
REMAINDER<18>|    8.875(R)|CLK_BUFGP         |   0.000|
REMAINDER<19>|    9.022(R)|CLK_BUFGP         |   0.000|
REMAINDER<20>|   10.378(R)|CLK_BUFGP         |   0.000|
REMAINDER<21>|    9.993(R)|CLK_BUFGP         |   0.000|
REMAINDER<22>|    8.823(R)|CLK_BUFGP         |   0.000|
REMAINDER<23>|    8.971(R)|CLK_BUFGP         |   0.000|
REMAINDER<24>|    9.003(R)|CLK_BUFGP         |   0.000|
REMAINDER<25>|   10.370(R)|CLK_BUFGP         |   0.000|
REMAINDER<26>|   10.086(R)|CLK_BUFGP         |   0.000|
REMAINDER<27>|    9.325(R)|CLK_BUFGP         |   0.000|
REMAINDER<28>|   11.422(R)|CLK_BUFGP         |   0.000|
REMAINDER<29>|   10.346(R)|CLK_BUFGP         |   0.000|
REMAINDER<30>|    8.452(R)|CLK_BUFGP         |   0.000|
REMAINDER<31>|    8.450(R)|CLK_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   10.425|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat May 08 17:52:17 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4518 MB



