--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2544 paths analyzed, 144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.759ns.
--------------------------------------------------------------------------------

Paths for end point clock_divider/counter_clk (SLICE_X13Y30.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_3 (FF)
  Destination:          clock_divider/counter_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.432 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_3 to clock_divider/counter_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.CMUX    Tshcko                0.461   clock_divider/counter_counter<4>
                                                       clock_divider/counter_counter_3
    SLICE_X15Y28.D3      net (fanout=3)        1.252   clock_divider/counter_counter<3>
    SLICE_X15Y28.D       Tilo                  0.259   clock_divider/counter_counter<24>
                                                       clock_divider/_n0264<0>3
    SLICE_X13Y30.A1      net (fanout=1)        0.849   clock_divider/_n0264<0>2
    SLICE_X13Y30.A       Tilo                  0.259   clock_divider/counter_clk
                                                       clock_divider/_n0264<0>5
    SLICE_X13Y30.CE      net (fanout=1)        0.285   clock_divider/_n0264
    SLICE_X13Y30.CLK     Tceck                 0.340   clock_divider/counter_clk
                                                       clock_divider/counter_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.319ns logic, 2.386ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_25 (FF)
  Destination:          clock_divider/counter_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.055ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.255 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_25 to clock_divider/counter_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BMUX    Tshcko                0.461   clock_divider/counter_counter<24>
                                                       clock_divider/counter_counter_25
    SLICE_X15Y28.D2      net (fanout=3)        0.602   clock_divider/counter_counter<25>
    SLICE_X15Y28.D       Tilo                  0.259   clock_divider/counter_counter<24>
                                                       clock_divider/_n0264<0>3
    SLICE_X13Y30.A1      net (fanout=1)        0.849   clock_divider/_n0264<0>2
    SLICE_X13Y30.A       Tilo                  0.259   clock_divider/counter_clk
                                                       clock_divider/_n0264<0>5
    SLICE_X13Y30.CE      net (fanout=1)        0.285   clock_divider/_n0264
    SLICE_X13Y30.CLK     Tceck                 0.340   clock_divider/counter_clk
                                                       clock_divider/counter_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (1.319ns logic, 1.736ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_22 (FF)
  Destination:          clock_divider/counter_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.019ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.255 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_22 to clock_divider/counter_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   clock_divider/counter_counter<24>
                                                       clock_divider/counter_counter_22
    SLICE_X15Y28.D1      net (fanout=3)        0.636   clock_divider/counter_counter<22>
    SLICE_X15Y28.D       Tilo                  0.259   clock_divider/counter_counter<24>
                                                       clock_divider/_n0264<0>3
    SLICE_X13Y30.A1      net (fanout=1)        0.849   clock_divider/_n0264<0>2
    SLICE_X13Y30.A       Tilo                  0.259   clock_divider/counter_clk
                                                       clock_divider/_n0264<0>5
    SLICE_X13Y30.CE      net (fanout=1)        0.285   clock_divider/_n0264
    SLICE_X13Y30.CLK     Tceck                 0.340   clock_divider/counter_clk
                                                       clock_divider/counter_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (1.249ns logic, 1.770ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/counter_counter_22 (SLICE_X15Y28.A4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_16 (FF)
  Destination:          clock_divider/counter_counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.151 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_16 to clock_divider/counter_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BQ      Tcko                  0.391   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_16
    SLICE_X13Y30.D1      net (fanout=2)        0.821   clock_divider/counter_counter<16>
    SLICE_X13Y30.D       Tilo                  0.259   clock_divider/counter_clk
                                                       clock_divider/_n0264<0>1
    SLICE_X15Y33.A2      net (fanout=2)        0.918   clock_divider/_n0264<0>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0307<0>5
    SLICE_X15Y28.A4      net (fanout=13)       0.733   clock_divider/_n0307
    SLICE_X15Y28.CLK     Tas                   0.322   clock_divider/counter_counter<24>
                                                       clock_divider/Mcount_counter_counter_eqn_31
                                                       clock_divider/counter_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.703ns (1.231ns logic, 2.472ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_18 (FF)
  Destination:          clock_divider/counter_counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.151 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_18 to clock_divider/counter_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.CQ      Tcko                  0.391   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_18
    SLICE_X13Y30.D2      net (fanout=2)        0.785   clock_divider/counter_counter<18>
    SLICE_X13Y30.D       Tilo                  0.259   clock_divider/counter_clk
                                                       clock_divider/_n0264<0>1
    SLICE_X15Y33.A2      net (fanout=2)        0.918   clock_divider/_n0264<0>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0307<0>5
    SLICE_X15Y28.A4      net (fanout=13)       0.733   clock_divider/_n0307
    SLICE_X15Y28.CLK     Tas                   0.322   clock_divider/counter_counter<24>
                                                       clock_divider/Mcount_counter_counter_eqn_31
                                                       clock_divider/counter_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (1.231ns logic, 2.436ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_17 (FF)
  Destination:          clock_divider/counter_counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.151 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_17 to clock_divider/counter_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BMUX    Tshcko                0.461   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_17
    SLICE_X13Y30.D3      net (fanout=2)        0.511   clock_divider/counter_counter<17>
    SLICE_X13Y30.D       Tilo                  0.259   clock_divider/counter_clk
                                                       clock_divider/_n0264<0>1
    SLICE_X15Y33.A2      net (fanout=2)        0.918   clock_divider/_n0264<0>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0307<0>5
    SLICE_X15Y28.A4      net (fanout=13)       0.733   clock_divider/_n0307
    SLICE_X15Y28.CLK     Tas                   0.322   clock_divider/counter_counter<24>
                                                       clock_divider/Mcount_counter_counter_eqn_31
                                                       clock_divider/counter_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (1.301ns logic, 2.162ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/counter_counter_8 (SLICE_X15Y31.B4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_16 (FF)
  Destination:          clock_divider/counter_counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_16 to clock_divider/counter_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BQ      Tcko                  0.391   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_16
    SLICE_X13Y30.D1      net (fanout=2)        0.821   clock_divider/counter_counter<16>
    SLICE_X13Y30.D       Tilo                  0.259   clock_divider/counter_clk
                                                       clock_divider/_n0264<0>1
    SLICE_X15Y33.A2      net (fanout=2)        0.918   clock_divider/_n0264<0>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0307<0>5
    SLICE_X15Y31.B4      net (fanout=13)       0.717   clock_divider/_n0307
    SLICE_X15Y31.CLK     Tas                   0.322   clock_divider/counter_counter<12>
                                                       clock_divider/Mcount_counter_counter_eqn_171
                                                       clock_divider/counter_counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (1.231ns logic, 2.456ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_18 (FF)
  Destination:          clock_divider/counter_counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.651ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_18 to clock_divider/counter_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.CQ      Tcko                  0.391   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_18
    SLICE_X13Y30.D2      net (fanout=2)        0.785   clock_divider/counter_counter<18>
    SLICE_X13Y30.D       Tilo                  0.259   clock_divider/counter_clk
                                                       clock_divider/_n0264<0>1
    SLICE_X15Y33.A2      net (fanout=2)        0.918   clock_divider/_n0264<0>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0307<0>5
    SLICE_X15Y31.B4      net (fanout=13)       0.717   clock_divider/_n0307
    SLICE_X15Y31.CLK     Tas                   0.322   clock_divider/counter_counter<12>
                                                       clock_divider/Mcount_counter_counter_eqn_171
                                                       clock_divider/counter_counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (1.231ns logic, 2.420ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/counter_counter_17 (FF)
  Destination:          clock_divider/counter_counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/counter_counter_17 to clock_divider/counter_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BMUX    Tshcko                0.461   clock_divider/counter_counter<20>
                                                       clock_divider/counter_counter_17
    SLICE_X13Y30.D3      net (fanout=2)        0.511   clock_divider/counter_counter<17>
    SLICE_X13Y30.D       Tilo                  0.259   clock_divider/counter_clk
                                                       clock_divider/_n0264<0>1
    SLICE_X15Y33.A2      net (fanout=2)        0.918   clock_divider/_n0264<0>
    SLICE_X15Y33.A       Tilo                  0.259   clock_divider/counter_counter<4>
                                                       clock_divider/_n0307<0>5
    SLICE_X15Y31.B4      net (fanout=13)       0.717   clock_divider/_n0307
    SLICE_X15Y31.CLK     Tas                   0.322   clock_divider/counter_counter<12>
                                                       clock_divider/Mcount_counter_counter_eqn_171
                                                       clock_divider/counter_counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (1.301ns logic, 2.146ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_divider/counter_clk (SLICE_X13Y30.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/counter_clk (FF)
  Destination:          clock_divider/counter_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/counter_clk to clock_divider/counter_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.198   clock_divider/counter_clk
                                                       clock_divider/counter_clk
    SLICE_X13Y30.C5      net (fanout=11)       0.059   clock_divider/counter_clk
    SLICE_X13Y30.CLK     Tah         (-Th)    -0.215   clock_divider/counter_clk
                                                       clock_divider/counter_clk_INV_5584_o1_INV_0
                                                       clock_divider/counter_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/disp_clk (SLICE_X21Y45.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/disp_clk (FF)
  Destination:          clock_divider/disp_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/disp_clk to clock_divider/disp_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.CQ      Tcko                  0.198   clock_divider/disp_clk
                                                       clock_divider/disp_clk
    SLICE_X21Y45.C5      net (fanout=2)        0.059   clock_divider/disp_clk
    SLICE_X21Y45.CLK     Tah         (-Th)    -0.215   clock_divider/disp_clk
                                                       clock_divider/disp_clk_INV_5585_o1_INV_0
                                                       clock_divider/disp_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/adj_clk (SLICE_X23Y28.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/adj_clk (FF)
  Destination:          clock_divider/adj_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/adj_clk to clock_divider/adj_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.CQ      Tcko                  0.198   clock_divider/adj_clk
                                                       clock_divider/adj_clk
    SLICE_X23Y28.C5      net (fanout=8)        0.060   clock_divider/adj_clk
    SLICE_X23Y28.CLK     Tah         (-Th)    -0.215   clock_divider/adj_clk
                                                       clock_divider/adj_clk_INV_5583_o1_INV_0
                                                       clock_divider/adj_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.413ns logic, 0.060ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clock_divider/counter_clk/CLK
  Logical resource: clock_divider/counter_clk/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clock_divider/counter_counter<24>/CLK
  Logical resource: clock_divider/counter_counter_23/CK
  Location pin: SLICE_X15Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.759|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2544 paths, 0 nets, and 349 connections

Design statistics:
   Minimum period:   3.759ns{1}   (Maximum frequency: 266.028MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 09 18:05:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



