// Seed: 1389075328
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3
);
endmodule
module module_0 #(
    parameter id_0 = 32'd89,
    parameter id_7 = 32'd13
) (
    output supply1 _id_0,
    input tri0 id_1,
    output wand module_1,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri _id_7
);
  logic [id_7 : id_0] id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_13 = 32'd59,
    parameter id_18 = 32'd63
) (
    output uwire id_0,
    output wand id_1,
    input wire id_2,
    input wor id_3,
    output tri id_4,
    output supply0 id_5
    , id_16,
    output wor id_6,
    output wor id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10,
    output supply0 id_11,
    output tri id_12,
    input tri _id_13,
    input uwire id_14
);
  wire id_17;
  ;
  assign id_0 = id_16 & id_9;
  wire [1 : (  id_13  )] _id_18;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_10
  );
  assign modCall_1.id_2 = 0;
  wire id_19[1 : -1];
  wire id_20;
  wire [-1 : id_18] id_21;
endmodule
