(---------------------------------------------------------------------)
(                                                                     )
(    Glossing                                                         )
(                                                                     )
(    Drawing          : PIC1823-RCSERVO-USB2SERIAL.brd                )
(    Software Version : 16.6-2015S051                                 )
(    Date/Time        : Tue Apr 12 02:52:47 2016                      )
(                                                                     )
(---------------------------------------------------------------------)





Line and Via Cleanup glossing in progress.
Started on Tue Apr 12 02:52:47 2016

 To be cleaned  : lines and vias
 Number of executions  : 1
 Retry?  : NO
 Clean pin escapes?  : NO
 Slip Slide?  : NO
 Jog size limit is -0.001.

 Etch length/via is -0.001.

 Net length limit is 10000.000.

 Minimum Via Limit : 1
 Maximum 45 limit is 10.000.

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro/PIC1823-RCSERVO-USB2SERIAL.brd
Started on   Tue Apr 12 02:52:47 2016

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 22  Unplaced 0  Total 22
        Nets:  W/Rats 24  No/Rats 0  Total 24
        Pins:  W/Rats 83  No/Rats 0  Unused 22  Unplaced 0  Total 105
        Equivalent ICs (1 pin = 1/14 EIC)  7
        Router Keepin (in) (11.8300,10.3800) by (14.2900,12.0400)
        Board area (sq in)  4.1
        Board density (sq in/EIC) 0.544

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 59           0           59
        Already Connected           44           0           44
        Missing Connections         15           0           15
        Connection Completion       74.58%       0.00%       74.58%
        Manh Distance (inches)      43.73
        Etch Length (inches)        37.91        0.00        37.91
        Number of vias		     0           0            0
        Vias per Connection          0.00        0.00         0.00
        Smd pins with attached clines                        34



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 5.000 5.000 5.000  10.000 10.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 5.000 5.000 5.000  10.000 10.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 59           0           59
        Already Connected           44           0           44
        Missing Connections         15           0           15
        Connection Completion       74.58%       0.00%       74.58%
        Etch Length (inches)        37.91        0.00        37.91
        Number of vias		     0           0            0
        Vias per Connection          0.00        0.00         0.00
        Smd pins with attached clines                        34


    Parameters taken from execution 2
    ----------------------------------
    PARAMETERS: Layers  1 2 :
                Window 200.000: Jog-size 150.000: Keep-Away -1: Jog-Limit -1
                Ripup: OFF
                Slide OFF: Length-Limit -1: Hug 0: 
                Vias:  THRU; offset OFF; Limit -1: Via-line-via 0: 
    INS/CLEANUP:  Start   - lines, vias -  no retry
    BITMAP: allocate 164996 bytes 
    INS/CLEANUP:  Finished - detch=0.00 dvias=0 cputime=  0:00:00
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 59           0           59
        Already Connected           44           0           44
        Missing Connections         15           0           15
        Connection Completion       74.58%       0.00%       74.58%
        Etch Length (inches)        37.91        0.00        37.91
        Number of vias		     0           0            0
        Vias per Connection          0.00        0.00         0.00
        Smd pins with attached clines                        34



    Total cpu time - 0:0:0 hours
    Total elapsed time - 0:0:0 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Tue Apr 12 02:52:47 2016

************************************************************************
** count_for_sa:  failed 
** order_pp_list:  failed 
** rt_build_pass:  failed 
** count_invalid:  failed 



Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Tue Apr 12 02:52:47 2016

Error from Line & Via Cleanup Glossing = 0

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro/PIC1823-RCSERVO-USB2SERIAL.brd
Started on   Tue Apr 12 02:52:47 2016

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 22  Unplaced 0  Total 22
        Nets:  W/Rats 24  No/Rats 0  Total 24
        Pins:  W/Rats 83  No/Rats 0  Unused 22  Unplaced 0  Total 105
        Equivalent ICs (1 pin = 1/14 EIC)  7
        Router Keepin (in) (11.8300,10.3800) by (14.2900,12.0400)
        Board area (sq in)  4.1
        Board density (sq in/EIC) 0.544

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 59           0           59
        Already Connected           44           0           44
        Missing Connections         15           0           15
        Connection Completion       74.58%       0.00%       74.58%
        Manh Distance (inches)      43.73
        Etch Length (inches)        37.91        0.00        37.91
        Number of vias		     0           0            0
        Vias per Connection          0.00        0.00         0.00
        Smd pins with attached clines                        34



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 5.000 5.000 5.000  10.000 10.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 5.000 5.000 5.000  10.000 10.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000




Via Eliminate glossing in progress.
Started on Tue Apr 12 02:52:47 2016
 with Parameters: 
   Jog limit            : -1 
   Used pin escapes        : YES 
   Unused pin escapes      : YES 
   Stand alone vias        : YES 
   Regular through vias    : YES 
   HDI Unused stacked vias : NO 


Eliminations on stand alone root
Stand Alone Via Candidates: 5, Eliminations: 5,  = 100 % Eliminated.
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 59           0           59
        Already Connected           44           0           44
        Missing Connections         15           0           15
        Connection Completion       74.58%       0.00%       74.58%
        Etch Length (inches)        37.91        0.00        37.91
        Number of vias		     0           0            0
        Vias per Connection          0.00        0.00         0.00
        Smd pins with attached clines                        34



    Total cpu time - 0:0:0 hours
    Total elapsed time - 32:4:46 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Tue Apr 12 02:52:47 2016


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Tue Apr 12 02:52:47 2016


Via Eliminate Total Stats:
Total Stand Alone Via Candidates: 5, Eliminations: 5,  = 100 % Eliminated.
Vias: Total Candidates = 5,  Total Eliminations = 5,  100 % Eliminatons.




Line entry into Pad glossing in progress.
Started on Tue Apr 12 02:52:47 2016
Bend Distance is 12.000.

 Circular pads:          YES
 Square pads  :          YES
 Rectangular pads :      YES
 Oblong pads :           YES
 Enter Square Pad :      Side : YES      Corner : YES  
 Enter Rectangular Pad : Long : YES      Short  : YES      Corner : YES  
 Enter Oblong Pad :      Side : YES      Round  : YES      Angle  : 45 OR 90
 Enter Circular Pad :    Angle : 45 OR 90
 Create Odd Segs:   NO
 Corner type  :     45
 Maximum 45 limit is -1.

Glossing was successful:  SYMBOL PIN at (12967.319,11460.000) defined by pad  SMD12SQ12

Glossing was successful:  SYMBOL PIN at (12970.000,11640.000) defined by pad  SMD12SQ12

Glossing was successful:  SYMBOL PIN at (11940.000,11390.000) defined by pad  PAD16CIR10

Glossing attempt unsuccessful. Active pad is at (13272.559,11590.000).

Glossing was successful:  SYMBOL PIN at (13030.000,11900.000) defined by pad  PAD16CIR10

Glossing attempt unsuccessful. Active pad is at (12547.319,11690.000).

Glossing attempt unsuccessful. Active pad is at (13272.559,11540.000).

Glossing was successful:  SYMBOL PIN at (12210.000,10610.000) defined by pad  PAD16CIR10

Glossing was successful:  SYMBOL PIN at (12830.000,11900.000) defined by pad  PAD16CIR10

Glossing attempt unsuccessful. Active pad is at (13052.681,11640.000).

Glossing attempt unsuccessful. Active pad is at (14017.642,10827.012).

Glossing was successful:  SYMBOL PIN at (13760.000,11860.000) defined by pad  SMD12SQ12

Glossing was successful:  SYMBOL PIN at (13770.000,11390.000) defined by pad  SMD12SQ12

Glossing attempt unsuccessful. Active pad is at (13767.319,11540.000).

Glossing attempt unsuccessful. Active pad is at (12800.000,10500.000).

Glossing was successful:  SYMBOL PIN at (13030.000,10510.000) defined by pad  PAD16CIR10

Glossing attempt unsuccessful. Active pad is at (13030.000,10510.000).

Glossing was successful:  SYMBOL PIN at (13284.091,10846.772) defined by pad  SMD225REC043

Glossing attempt unsuccessful. Active pad is at (13284.091,11025.909).

Glossing attempt unsuccessful. Active pad is at (13284.091,10949.130).

Glossing was successful:  SYMBOL PIN at (13467.441,11690.000) defined by pad  PAD150REC60

Glossing attempt unsuccessful. Active pad is at (14017.642,10952.988).

Glossing was successful:  SYMBOL PIN at (13850.000,11540.000) defined by pad  SMD12SQ12


Finished execution 1

Glossing attempt unsuccessful. Active pad is at (13272.559,11590.000).

Glossing attempt unsuccessful. Active pad is at (12547.319,11690.000).

Glossing attempt unsuccessful. Active pad is at (13272.559,11540.000).

Glossing attempt unsuccessful. Active pad is at (13052.681,11640.000).

Glossing attempt unsuccessful. Active pad is at (14017.642,10827.012).

Glossing attempt unsuccessful. Active pad is at (13767.319,11540.000).

Glossing attempt unsuccessful. Active pad is at (12800.000,10500.000).

Glossing attempt unsuccessful. Active pad is at (13030.000,10510.000).

Glossing attempt unsuccessful. Active pad is at (13284.091,11025.909).

Glossing attempt unsuccessful. Active pad is at (13284.091,10949.130).

Glossing attempt unsuccessful. Active pad is at (14017.642,10952.988).


Finished execution 2


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Tue Apr 12 02:52:47 2016


Line Entry Into Pad Glossings Stats

Number of Glossing Attempts                   : 34
Number of Actual Glossings                    : 12
Number of Glossings Aborted by DRC violations : 0




Line Fattening glossing in progress.
Started on Tue Apr 12 02:52:47 2016
	Line Fattening Parameters
	-------------------------

	Layer Name		Width	Potential Widths
	DEFAULT			10.000	0.000 0.000 0.000 0.000
	TOP			10.000	0.000 0.000 0.000 0.000
Pass 1 Candidates 223 Fattened 0 Failed 223 Skipped 0 (  0%)


Elapsed time:  0 hr 0 min 1 sec ( 0.00 hr)
Actual time of completion: Tue Apr 12 02:52:48 2016

Number of errors from Line Fattening Glossing = 0

************************************************************************
** count_for_sa:  failed 
** order_pp_list:  failed 
** rt_build_pass:  failed 
** count_invalid:  failed 




Line Smooth glossing in progress.
Started on Tue Apr 12 02:52:48 2016

 Smooth Functions  :  bubbles maximize 45 jogs dangling clines add 45s
 Number of executions  : 1
 Corner type  : 45
 Length limit is -0.001.

 Maximum 45 limit is -0.001.


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Tue Apr 12 02:52:48 2016

 - 0 - Error(s) from Line smooth Glossing


Line Centering Between Pins glossing in progress.
Started on Tue Apr 12 02:52:48 2016

Minimum Move Size 2.000.
Line spacing MINIMUM
Pad Tolerance 100.000.
Corner type 45

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro/PIC1823-RCSERVO-USB2SERIAL.brd
Started on   Tue Apr 12 02:52:48 2016

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 22  Unplaced 0  Total 22
        Nets:  W/Rats 24  No/Rats 0  Total 24
        Pins:  W/Rats 83  No/Rats 0  Unused 22  Unplaced 0  Total 105
        Equivalent ICs (1 pin = 1/14 EIC)  7
        Router Keepin (in) (11.8300,10.3800) by (14.2900,12.0400)
        Board area (sq in)  4.1
        Board density (sq in/EIC) 0.544

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 59           0           59
        Already Connected           44           0           44
        Missing Connections         15           0           15
        Connection Completion       74.58%       0.00%       74.58%
        Manh Distance (inches)      44.31
        Etch Length (inches)        33.70        0.00        33.70
        Number of vias		     0           0            0
        Vias per Connection          0.00        0.00         0.00
        Smd pins with attached clines                        34



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 5.000 5.000 5.000  10.000 10.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 5.000 5.000 5.000  10.000 10.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000

---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 59           0           59
        Already Connected           44           0           44
        Missing Connections         15           0           15
        Connection Completion       74.58%       0.00%       74.58%
        Etch Length (inches)        33.71        0.00        33.71
        Number of vias		     0           0            0
        Vias per Connection          0.00        0.00         0.00
        Smd pins with attached clines                        34



    Total cpu time - 0:0:1 hours
    Total elapsed time - 32:4:47 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Tue Apr 12 02:52:48 2016


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Tue Apr 12 02:52:48 2016



Line Center Between Pins Stats

Number of Glossing Attempts                   : 140
Number of Actual Glossings                    : 6
Number of Glossings Aborted by DRC violations : 1
Number of Glossings Aborted by No-Gloss nets  : 24



Line entry into Pad glossing in progress.
Started on Tue Apr 12 02:52:48 2016
Bend Distance is 12.000.

 Circular pads:          YES
 Square pads  :          YES
 Rectangular pads :      YES
 Oblong pads :           YES
 Enter Square Pad :      Side : YES      Corner : YES  
 Enter Rectangular Pad : Long : YES      Short  : YES      Corner : YES  
 Enter Oblong Pad :      Side : YES      Round  : YES      Angle  : 45 OR 90
 Enter Circular Pad :    Angle : 45 OR 90
 Create Odd Segs:   NO
 Corner type  :     45
 Maximum 45 limit is -1.

Glossing was successful:  SYMBOL PIN at (12970.000,11640.000) defined by pad  SMD12SQ12

Glossing attempt unsuccessful. Active pad is at (13272.559,11590.000).

Glossing was successful:  SYMBOL PIN at (13467.441,11540.000) defined by pad  PAD150REC60

Glossing attempt unsuccessful. Active pad is at (12547.319,11690.000).

Glossing attempt unsuccessful. Active pad is at (13272.559,11540.000).

Glossing was successful:  SYMBOL PIN at (13467.441,11590.000) defined by pad  PAD150REC60

Glossing was successful:  SYMBOL PIN at (13842.681,11860.000) defined by pad  SMD12SQ12

Glossing was successful:  SYMBOL PIN at (12630.000,11690.000) defined by pad  SMD12SQ12

Glossing attempt unsuccessful. Active pad is at (13052.681,11640.000).

Glossing was successful:  SYMBOL PIN at (13540.000,10846.772) defined by pad  SMD225REC043

Glossing attempt unsuccessful. Active pad is at (14017.642,10827.012).

Glossing was successful:  SYMBOL PIN at (13767.319,11740.000) defined by pad  SMD12SQ12

Glossing attempt unsuccessful. Active pad is at (13767.319,11540.000).

Glossing attempt unsuccessful. Active pad is at (12800.000,10500.000).

Glossing attempt unsuccessful. Active pad is at (13030.000,10510.000).

Glossing was successful:  SYMBOL PIN at (13540.000,10923.539) defined by pad  SMD225REC043

Glossing was successful:  SYMBOL PIN at (13540.000,10923.539) defined by pad  SMD225REC043

Glossing attempt unsuccessful. Active pad is at (13284.091,11025.909).

Glossing attempt unsuccessful. Active pad is at (13284.091,10949.130).

Glossing was successful:  SYMBOL PIN at (11940.000,10790.000) defined by pad  PAD16CIR10

Glossing was successful:  SYMBOL PIN at (14160.000,11420.000) defined by pad  PAD16CIR10

Glossing attempt unsuccessful. Active pad is at (14017.642,10952.988).

Glossing attempt unsuccessful. Active pad is at (14017.642,10952.988).


Finished execution 1

Glossing attempt unsuccessful. Active pad is at (13272.559,11590.000).

Glossing attempt unsuccessful. Active pad is at (12547.319,11690.000).

Glossing attempt unsuccessful. Active pad is at (13272.559,11540.000).

Glossing attempt unsuccessful. Active pad is at (13052.681,11640.000).

Glossing attempt unsuccessful. Active pad is at (14017.642,10827.012).

Glossing attempt unsuccessful. Active pad is at (13767.319,11540.000).

Glossing attempt unsuccessful. Active pad is at (12800.000,10500.000).

Glossing attempt unsuccessful. Active pad is at (13030.000,10510.000).

Glossing attempt unsuccessful. Active pad is at (13284.091,11025.909).

Glossing attempt unsuccessful. Active pad is at (13284.091,10949.130).

Glossing attempt unsuccessful. Active pad is at (14017.642,10952.988).

Glossing attempt unsuccessful. Active pad is at (14017.642,10952.988).


Finished execution 2


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Tue Apr 12 02:52:48 2016


Line Entry Into Pad Glossings Stats

Number of Glossing Attempts                   : 35
Number of Actual Glossings                    : 11
Number of Glossings Aborted by DRC violations : 0

Automatic  dielectric generation  started on Tue Apr 12 02:52:48 2016



Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Tue Apr 12 02:52:48 2016





Pad and T Fillet glossing in progress.
Started on Tue Apr 12 02:52:48 2016

 Round pads:          YES   max size: 100.000
 Square pads:         YES   max size: 100.000
 Rectangular pads:    YES   max size: 100.000
 Oblong pads:         YES   max size: 100.000
 Octagon pads:        YES   max size: 100.000
 Pads as shapes:      NO 
 Pins:                YES
 Vias:                YES
 Bond Fingers:        NO 
 Ts:                  YES
 Unused nets:         YES
 Pads Without Drills: YES
 Desired Pin Angle:       90
 Desired Via Angle:       90
 Desired T Angle:         90
 Maximum Pin Angle:       90
 Maximum Via Angle:       90
 Maximum T Angle:         90
 Pin Maximum offset:      25.000
 Via Maximum offset:      25.000
 T Maximum offset:        25.000
 Pin minimum line width:  3.000
 Via minimum line width:  3.000
 T minimum line width:    3.000
 Pin maximum line width:  25.000
 Via maximum line width:  25.000
 T maximum line width:    25.000
 Tapers:                  NO 
 Desired Taper Angle:     60
 Taper Maximum offset:    25.000
 Allow drc:           NO 
 Dynamic:             NO 
 Curved lines:        NO 

*WARNING: Can't create fillet at pad (12630.000 11520.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (12967.319 11460.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (12970.000 11640.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (13272.559 11640.000) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (13272.559 11590.000) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (13467.441 11540.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (12176.461 11900.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (12547.319 11690.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (13272.559 11540.000) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (13467.441 11590.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (14060.000 11810.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (14060.000 11810.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't fillet T at (12520.000 10600.000) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (12800.000 10600.000) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (12520.000 10610.000) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (12630.000 11690.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (13052.681 11640.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (13272.559 11690.000) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (11898.506 11546.494) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (13284.091 10974.720) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (13284.091 10974.720) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (14017.642 10827.012) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (13760.000 11860.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (13767.319 11740.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (13284.091 10846.772) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (13284.091 10949.130) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (13850.000 11740.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (13850.000 11740.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (12483.539 11900.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (14017.642 10952.988) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (14017.642 10952.988) on subclass TOP.
          Removed due to DRC error.

*WARNING: Can't create fillet at pad (13850.000 11540.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.




Total number of fillets added: 57

Number of fillets rejected due to DRC errors: 13


Elapsed time:  0 hr 0 min 1 sec ( 0.00 hr)
Actual time of completion: Tue Apr 12 02:52:49 2016


There were 32 errors or warnings reported in logfile.


Glossing complete.
