bgrubb grubb subject ide v scsi write scsi-i range scsi-ii range ide range esdi always although non-standard version doe tell proper story scsi scsi-i asynchronous ave synchronous max transfer base faster require controller chip provide speed controlers burst burst burst fast scsi wide fast depend port design quadras support fast scsi wide scsi manager rewrite since quardas use non-wide port article pc mag wa talk us ten device native mode outside native mode behave lot like device slower put figure indeed twice esdi article point faster ide seem use contoler chip mac quadra us controler chip get put asynchronous far excess normal synchronous output near burst machine controller chip pc world seem mix fact controler chip allow near speed device show mac quadra skew data v ide esdi test agree article could state faster ide come device chip maybe wa editor kill article wa deal understand effect device controller chip chip limit max device chip become common produce mode mode fast version port use wide scsi cource prime piece wierdness device chip accurately machine doe allow best world high speed cheeper cost full hardware port electronic controller etc expensive also create logistic nightmare fast go one know fact behind number one realize article know talk even doe tell figure come throw range tell squat since ignore device chip range tell even le intend 