// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock
//
// This is a wrapper module that flattens the hwif structs into individual signals

module regblock_wrapper (
        input wire clk,
        input wire rst,

        input wire s_apb_psel,
        input wire s_apb_penable,
        input wire s_apb_pwrite,
        input wire [2:0] s_apb_pprot,
        input wire [2:0] s_apb_paddr,
        input wire [31:0] s_apb_pwdata,
        input wire [3:0] s_apb_pstrb,
        output logic s_apb_pready,
        output logic [31:0] s_apb_prdata,
        output logic s_apb_pslverr,

        input logic hwif_in_simple_implied_up_incr,
        input logic hwif_in_simple_up_incr,
        input logic hwif_in_simple_down_decr,
        input logic hwif_in_simple_updown_incr,
        input logic hwif_in_simple_updown_decr,
        input logic [1:0] hwif_in_simple_updown3_incrvalue,
        input logic [1:0] hwif_in_simple_updown3_decrvalue,
        output logic [3:0] hwif_out_simple_updown,
        output logic hwif_out_simple_updown_overflow,
        output logic hwif_out_simple_updown_underflow,
        output logic hwif_out_simple_do_count_up,
        output logic hwif_out_simple_do_count_down
    );

    //--------------------------------------------------------------------------
    // Internal hwif struct signals
    //--------------------------------------------------------------------------
    regblock_pkg::regblock__in_t hwif_in;
    regblock_pkg::regblock__out_t hwif_out;

    //--------------------------------------------------------------------------
    // Flatten struct to individual signals
    //--------------------------------------------------------------------------
    assign hwif_in.simple.implied_up.incr = hwif_in_simple_implied_up_incr;
    assign hwif_in.simple.up.incr = hwif_in_simple_up_incr;
    assign hwif_in.simple.down.decr = hwif_in_simple_down_decr;
    assign hwif_in.simple.updown.incr = hwif_in_simple_updown_incr;
    assign hwif_in.simple.updown.decr = hwif_in_simple_updown_decr;
    assign hwif_in.simple.updown3.incrvalue = hwif_in_simple_updown3_incrvalue;
    assign hwif_in.simple.updown3.decrvalue = hwif_in_simple_updown3_decrvalue;
    assign hwif_out_simple_updown = hwif_out.simple.updown.value;
    assign hwif_out_simple_updown_overflow = hwif_out.simple.updown.overflow;
    assign hwif_out_simple_updown_underflow = hwif_out.simple.updown.underflow;
    assign hwif_out_simple_do_count_up = hwif_out.simple.do_count_up.value;
    assign hwif_out_simple_do_count_down = hwif_out.simple.do_count_down.value;

    //--------------------------------------------------------------------------
    // Instantiate the main regblock module
    //--------------------------------------------------------------------------
    regblock i_regblock (
        .clk(clk),
        .rst(rst),

        .s_apb_psel(s_apb_psel),
        .s_apb_penable(s_apb_penable),
        .s_apb_pwrite(s_apb_pwrite),
        .s_apb_pprot(s_apb_pprot),
        .s_apb_paddr(s_apb_paddr),
        .s_apb_pwdata(s_apb_pwdata),
        .s_apb_pstrb(s_apb_pstrb),
        .s_apb_pready(s_apb_pready),
        .s_apb_prdata(s_apb_prdata),
        .s_apb_pslverr(s_apb_pslverr),
        .hwif_in(hwif_in),
        .hwif_out(hwif_out)
    );

endmodule
