// Seed: 1076295619
module module_0 (
    input supply0 id_0,
    input uwire   id_1
    , id_3
);
  assign id_3 = id_0;
endmodule
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    output logic id_3,
    output logic id_4,
    output supply0 id_5,
    input wor id_6,
    input tri0 id_7,
    input uwire id_8,
    output supply1 id_9,
    output tri id_10,
    input supply1 id_11,
    output tri id_12,
    input supply0 id_13,
    output uwire id_14,
    input supply0 id_15,
    input wor id_16,
    input wand id_17,
    input tri id_18,
    input supply1 id_19,
    input tri0 id_20,
    output wor module_1,
    input tri1 id_22,
    output supply0 id_23,
    input tri0 id_24,
    output wand id_25
);
  always_latch @(posedge 1 != 1) begin
    id_4 <= #1 id_11 == 1;
    id_3 <= 1;
  end
  module_0(
      id_20, id_1
  );
endmodule
