circuit Top :
  module pc :
    input clock : Clock
    input reset : UInt<1>
    input io_input : UInt<32>
    output io_pc4 : UInt<32>
    output io_pc : UInt<32>

    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[pc.scala 10:26]
    node _io_pc4_T = add(reg, UInt<3>("h4")) @[pc.scala 12:23]
    node _io_pc4_T_1 = tail(_io_pc4_T, 1) @[pc.scala 12:23]
    io_pc4 <= _io_pc4_T_1 @[pc.scala 12:16]
    io_pc <= reg @[pc.scala 13:15]
    reg <= mux(reset, UInt<32>("h0"), io_input) @[pc.scala 10:26 pc.scala 10:26 pc.scala 11:9]

  module ALU_ :
    input clock : Clock
    input reset : UInt<1>
    input io_in_A : SInt<32>
    input io_in_B : SInt<32>
    input io_vs1 : UInt<128>
    input io_vs2 : UInt<128>
    input io_aluc : UInt<9>
    input io_sew : UInt<3>
    input io_v_ins : UInt<1>
    output io_output : SInt<32>
    output io_v_output : UInt<128>

    node _sew_8_a_0_T = bits(io_vs1, 7, 0) @[alu.scala 76:25]
    node _sew_8_a_1_T = bits(io_vs1, 15, 8) @[alu.scala 77:25]
    node _sew_8_a_2_T = bits(io_vs1, 23, 16) @[alu.scala 78:25]
    node _sew_8_a_3_T = bits(io_vs1, 31, 24) @[alu.scala 79:25]
    node _sew_8_a_4_T = bits(io_vs1, 39, 32) @[alu.scala 80:25]
    node _sew_8_a_5_T = bits(io_vs1, 47, 40) @[alu.scala 81:25]
    node _sew_8_a_6_T = bits(io_vs1, 55, 48) @[alu.scala 82:25]
    node _sew_8_a_7_T = bits(io_vs1, 63, 56) @[alu.scala 83:25]
    node _sew_8_a_8_T = bits(io_vs1, 71, 64) @[alu.scala 84:25]
    node _sew_8_a_9_T = bits(io_vs1, 79, 72) @[alu.scala 85:25]
    node _sew_8_a_10_T = bits(io_vs1, 87, 80) @[alu.scala 86:26]
    node _sew_8_a_11_T = bits(io_vs1, 95, 88) @[alu.scala 87:26]
    node _sew_8_a_12_T = bits(io_vs1, 103, 96) @[alu.scala 88:26]
    node _sew_8_a_13_T = bits(io_vs1, 111, 104) @[alu.scala 89:26]
    node _sew_8_a_14_T = bits(io_vs1, 119, 112) @[alu.scala 90:26]
    node _sew_8_a_15_T = bits(io_vs1, 127, 120) @[alu.scala 91:26]
    node _sew_8_b_0_T = bits(io_vs2, 7, 0) @[alu.scala 94:25]
    node _sew_8_b_1_T = bits(io_vs2, 15, 8) @[alu.scala 95:25]
    node _sew_8_b_2_T = bits(io_vs2, 23, 16) @[alu.scala 96:25]
    node _sew_8_b_3_T = bits(io_vs2, 31, 24) @[alu.scala 97:25]
    node _sew_8_b_4_T = bits(io_vs2, 39, 32) @[alu.scala 98:25]
    node _sew_8_b_5_T = bits(io_vs2, 47, 40) @[alu.scala 99:25]
    node _sew_8_b_6_T = bits(io_vs2, 55, 48) @[alu.scala 100:25]
    node _sew_8_b_7_T = bits(io_vs2, 63, 56) @[alu.scala 101:25]
    node _sew_8_b_8_T = bits(io_vs2, 71, 64) @[alu.scala 102:25]
    node _sew_8_b_9_T = bits(io_vs2, 79, 72) @[alu.scala 103:25]
    node _sew_8_b_10_T = bits(io_vs2, 87, 80) @[alu.scala 104:26]
    node _sew_8_b_11_T = bits(io_vs2, 95, 88) @[alu.scala 105:26]
    node _sew_8_b_12_T = bits(io_vs2, 103, 96) @[alu.scala 106:26]
    node _sew_8_b_13_T = bits(io_vs2, 111, 104) @[alu.scala 107:26]
    node _sew_8_b_14_T = bits(io_vs2, 119, 112) @[alu.scala 108:26]
    node _sew_8_b_15_T = bits(io_vs2, 127, 120) @[alu.scala 109:26]
    node _sew_16_a_0_T = bits(io_vs1, 15, 0) @[alu.scala 114:26]
    node _sew_16_a_1_T = bits(io_vs1, 31, 16) @[alu.scala 115:26]
    node _sew_16_a_2_T = bits(io_vs1, 47, 32) @[alu.scala 116:26]
    node _sew_16_a_3_T = bits(io_vs1, 63, 48) @[alu.scala 117:26]
    node _sew_16_a_4_T = bits(io_vs1, 79, 64) @[alu.scala 118:26]
    node _sew_16_a_5_T = bits(io_vs1, 95, 80) @[alu.scala 119:26]
    node _sew_16_a_6_T = bits(io_vs1, 111, 96) @[alu.scala 120:26]
    node _sew_16_a_7_T = bits(io_vs1, 127, 112) @[alu.scala 121:26]
    node _sew_16_b_0_T = bits(io_vs2, 15, 0) @[alu.scala 124:26]
    node _sew_16_b_1_T = bits(io_vs2, 31, 16) @[alu.scala 125:26]
    node _sew_16_b_2_T = bits(io_vs2, 47, 32) @[alu.scala 126:26]
    node _sew_16_b_3_T = bits(io_vs2, 63, 48) @[alu.scala 127:26]
    node _sew_16_b_4_T = bits(io_vs2, 79, 64) @[alu.scala 128:26]
    node _sew_16_b_5_T = bits(io_vs2, 95, 80) @[alu.scala 129:26]
    node _sew_16_b_6_T = bits(io_vs2, 111, 96) @[alu.scala 130:26]
    node _sew_16_b_7_T = bits(io_vs2, 127, 112) @[alu.scala 131:26]
    node _sew_32_a_0_T = bits(io_vs1, 31, 0) @[alu.scala 135:26]
    node _sew_32_a_1_T = bits(io_vs1, 63, 32) @[alu.scala 136:26]
    node _sew_32_a_2_T = bits(io_vs1, 95, 64) @[alu.scala 137:26]
    node _sew_32_a_3_T = bits(io_vs1, 127, 96) @[alu.scala 138:26]
    node _sew_32_b_0_T = bits(io_vs2, 31, 0) @[alu.scala 141:26]
    node _sew_32_b_1_T = bits(io_vs2, 63, 32) @[alu.scala 142:26]
    node _sew_32_b_2_T = bits(io_vs2, 95, 64) @[alu.scala 143:26]
    node _sew_32_b_3_T = bits(io_vs2, 127, 96) @[alu.scala 144:26]
    node _sew_64_a_0_T = bits(io_vs1, 63, 0) @[alu.scala 147:26]
    node _sew_64_a_1_T = bits(io_vs1, 127, 64) @[alu.scala 148:26]
    node _sew_64_b_0_T = bits(io_vs2, 63, 0) @[alu.scala 151:26]
    node _sew_64_b_1_T = bits(io_vs2, 127, 64) @[alu.scala 152:26]
    node _T = neq(io_v_ins, UInt<1>("h1")) @[alu.scala 158:20]
    node _io_output_T = add(io_in_A, io_in_B) @[alu.scala 160:27]
    node _io_output_T_1 = tail(_io_output_T, 1) @[alu.scala 160:27]
    node _io_output_T_2 = asSInt(_io_output_T_1) @[alu.scala 160:27]
    node _io_output_T_3 = bits(io_in_B, 4, 0) @[alu.scala 161:37]
    node _io_output_T_4 = dshl(io_in_A, _io_output_T_3) @[alu.scala 161:27]
    node _io_output_T_5 = lt(io_in_A, io_in_B) @[alu.scala 162:30]
    node _io_output_T_6 = mux(_io_output_T_5, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[alu.scala 162:21]
    node _io_output_T_7 = asUInt(io_in_A) @[alu.scala 163:31]
    node _io_output_T_8 = asUInt(io_in_B) @[alu.scala 163:48]
    node _io_output_T_9 = lt(_io_output_T_7, _io_output_T_8) @[alu.scala 163:38]
    node _io_output_T_10 = mux(_io_output_T_9, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[alu.scala 163:22]
    node _io_output_T_11 = xor(io_in_A, io_in_B) @[alu.scala 164:27]
    node _io_output_T_12 = asSInt(_io_output_T_11) @[alu.scala 164:27]
    node _io_output_T_13 = asUInt(io_in_A) @[alu.scala 165:27]
    node _io_output_T_14 = bits(io_in_B, 4, 0) @[alu.scala 165:44]
    node _io_output_T_15 = dshr(_io_output_T_13, _io_output_T_14) @[alu.scala 165:34]
    node _io_output_T_16 = asSInt(_io_output_T_15) @[alu.scala 165:59]
    node _io_output_T_17 = or(io_in_A, io_in_B) @[alu.scala 166:26]
    node _io_output_T_18 = asSInt(_io_output_T_17) @[alu.scala 166:26]
    node _io_output_T_19 = and(io_in_A, io_in_B) @[alu.scala 167:27]
    node _io_output_T_20 = asSInt(_io_output_T_19) @[alu.scala 167:27]
    node _io_output_T_21 = sub(io_in_A, io_in_B) @[alu.scala 168:27]
    node _io_output_T_22 = tail(_io_output_T_21, 1) @[alu.scala 168:27]
    node _io_output_T_23 = asSInt(_io_output_T_22) @[alu.scala 168:27]
    node _io_output_T_24 = bits(io_in_B, 4, 0) @[alu.scala 169:37]
    node _io_output_T_25 = dshr(io_in_A, _io_output_T_24) @[alu.scala 169:27]
    node _io_output_T_26 = eq(UInt<1>("h0"), io_aluc) @[Mux.scala 80:60]
    node _io_output_T_27 = mux(_io_output_T_26, _io_output_T_2, io_in_A) @[Mux.scala 80:57]
    node _io_output_T_28 = eq(UInt<1>("h1"), io_aluc) @[Mux.scala 80:60]
    node _io_output_T_29 = mux(_io_output_T_28, _io_output_T_4, _io_output_T_27) @[Mux.scala 80:57]
    node _io_output_T_30 = eq(UInt<2>("h2"), io_aluc) @[Mux.scala 80:60]
    node _io_output_T_31 = mux(_io_output_T_30, _io_output_T_6, _io_output_T_29) @[Mux.scala 80:57]
    node _io_output_T_32 = eq(UInt<2>("h3"), io_aluc) @[Mux.scala 80:60]
    node _io_output_T_33 = mux(_io_output_T_32, _io_output_T_10, _io_output_T_31) @[Mux.scala 80:57]
    node _io_output_T_34 = eq(UInt<3>("h4"), io_aluc) @[Mux.scala 80:60]
    node _io_output_T_35 = mux(_io_output_T_34, _io_output_T_12, _io_output_T_33) @[Mux.scala 80:57]
    node _io_output_T_36 = eq(UInt<3>("h5"), io_aluc) @[Mux.scala 80:60]
    node _io_output_T_37 = mux(_io_output_T_36, _io_output_T_16, _io_output_T_35) @[Mux.scala 80:57]
    node _io_output_T_38 = eq(UInt<3>("h6"), io_aluc) @[Mux.scala 80:60]
    node _io_output_T_39 = mux(_io_output_T_38, _io_output_T_18, _io_output_T_37) @[Mux.scala 80:57]
    node _io_output_T_40 = eq(UInt<3>("h7"), io_aluc) @[Mux.scala 80:60]
    node _io_output_T_41 = mux(_io_output_T_40, _io_output_T_20, _io_output_T_39) @[Mux.scala 80:57]
    node _io_output_T_42 = eq(UInt<4>("h8"), io_aluc) @[Mux.scala 80:60]
    node _io_output_T_43 = mux(_io_output_T_42, _io_output_T_23, _io_output_T_41) @[Mux.scala 80:57]
    node _io_output_T_44 = eq(UInt<4>("hd"), io_aluc) @[Mux.scala 80:60]
    node _io_output_T_45 = mux(_io_output_T_44, _io_output_T_25, _io_output_T_43) @[Mux.scala 80:57]
    node _io_output_T_46 = eq(UInt<5>("h1f"), io_aluc) @[Mux.scala 80:60]
    node _io_output_T_47 = mux(_io_output_T_46, io_in_A, _io_output_T_45) @[Mux.scala 80:57]
    node _T_1 = eq(io_sew, UInt<2>("h3")) @[alu.scala 174:22]
    node _T_2 = eq(io_aluc, UInt<1>("h0")) @[alu.scala 174:46]
    node _T_3 = and(_T_1, _T_2) @[alu.scala 174:35]
    node sew_64_a_0 = _sew_64_a_0_T @[alu.scala 63:27 alu.scala 147:17]
    node sew_64_b_0 = _sew_64_b_0_T @[alu.scala 68:27 alu.scala 151:17]
    node _out64_0_T = add(sew_64_a_0, sew_64_b_0) @[alu.scala 175:64]
    node _out64_0_T_1 = tail(_out64_0_T, 1) @[alu.scala 175:64]
    node sew_64_a_1 = _sew_64_a_1_T @[alu.scala 63:27 alu.scala 148:17]
    node sew_64_b_1 = _sew_64_b_1_T @[alu.scala 68:27 alu.scala 152:17]
    node _out64_1_T = add(sew_64_a_1, sew_64_b_1) @[alu.scala 175:64]
    node _out64_1_T_1 = tail(_out64_1_T, 1) @[alu.scala 175:64]
    node _T_4 = eq(io_sew, UInt<2>("h2")) @[alu.scala 178:28]
    node _T_5 = eq(io_aluc, UInt<1>("h0")) @[alu.scala 178:52]
    node _T_6 = and(_T_4, _T_5) @[alu.scala 178:41]
    node _T_7 = eq(io_sew, UInt<1>("h1")) @[alu.scala 182:28]
    node _T_8 = eq(io_aluc, UInt<1>("h0")) @[alu.scala 182:52]
    node _T_9 = and(_T_7, _T_8) @[alu.scala 182:41]
    node _T_10 = eq(io_sew, UInt<1>("h0")) @[alu.scala 186:28]
    node _T_11 = eq(io_aluc, UInt<1>("h0")) @[alu.scala 186:52]
    node _T_12 = and(_T_10, _T_11) @[alu.scala 186:41]
    node _T_13 = eq(io_sew, UInt<2>("h3")) @[alu.scala 190:23]
    node _T_14 = eq(io_aluc, UInt<2>("h3")) @[alu.scala 190:47]
    node _T_15 = and(_T_13, _T_14) @[alu.scala 190:36]
    node imm_lo = asUInt(io_in_B) @[alu.scala 191:50]
    node imm = cat(UInt<32>("h0"), imm_lo) @[Cat.scala 30:58]
    node _out64_1_T_2 = add(sew_64_b_1, imm) @[alu.scala 192:64]
    node _out64_1_T_3 = tail(_out64_1_T_2, 1) @[alu.scala 192:64]
    node _GEN_65 = mux(_T_15, _out64_1_T_3, UInt<64>("h0")) @[alu.scala 190:58 alu.scala 192:49 alu.scala 73:24]
    node _GEN_113 = mux(_T_12, UInt<64>("h0"), _GEN_65) @[alu.scala 186:62 alu.scala 73:24]
    node _GEN_152 = mux(_T_9, UInt<64>("h0"), _GEN_113) @[alu.scala 182:62 alu.scala 73:24]
    node _GEN_187 = mux(_T_6, UInt<64>("h0"), _GEN_152) @[alu.scala 178:62 alu.scala 73:24]
    node _GEN_189 = mux(_T_3, _out64_1_T_1, _GEN_187) @[alu.scala 174:56 alu.scala 175:49]
    node _GEN_221 = mux(_T, UInt<64>("h0"), _GEN_189) @[alu.scala 158:29 alu.scala 73:24]
    node out64_1 = _GEN_221 @[alu.scala 73:24]
    node _out64_0_T_2 = add(sew_64_b_0, imm) @[alu.scala 192:64]
    node _out64_0_T_3 = tail(_out64_0_T_2, 1) @[alu.scala 192:64]
    node _GEN_64 = mux(_T_15, _out64_0_T_3, UInt<64>("h0")) @[alu.scala 190:58 alu.scala 192:49 alu.scala 73:24]
    node _GEN_112 = mux(_T_12, UInt<64>("h0"), _GEN_64) @[alu.scala 186:62 alu.scala 73:24]
    node _GEN_151 = mux(_T_9, UInt<64>("h0"), _GEN_112) @[alu.scala 182:62 alu.scala 73:24]
    node _GEN_186 = mux(_T_6, UInt<64>("h0"), _GEN_151) @[alu.scala 178:62 alu.scala 73:24]
    node _GEN_188 = mux(_T_3, _out64_0_T_1, _GEN_186) @[alu.scala 174:56 alu.scala 175:49]
    node _GEN_220 = mux(_T, UInt<64>("h0"), _GEN_188) @[alu.scala 158:29 alu.scala 73:24]
    node out64_0 = _GEN_220 @[alu.scala 73:24]
    node _io_v_output_T = cat(out64_1, out64_0) @[Cat.scala 30:58]
    node sew_32_a_0 = _sew_32_a_0_T @[alu.scala 62:27 alu.scala 135:17]
    node sew_32_b_0 = _sew_32_b_0_T @[alu.scala 67:27 alu.scala 141:17]
    node _out32_0_T = add(sew_32_a_0, sew_32_b_0) @[alu.scala 179:55]
    node _out32_0_T_1 = tail(_out32_0_T, 1) @[alu.scala 179:55]
    node sew_32_a_1 = _sew_32_a_1_T @[alu.scala 62:27 alu.scala 136:17]
    node sew_32_b_1 = _sew_32_b_1_T @[alu.scala 67:27 alu.scala 142:17]
    node _out32_1_T = add(sew_32_a_1, sew_32_b_1) @[alu.scala 179:55]
    node _out32_1_T_1 = tail(_out32_1_T, 1) @[alu.scala 179:55]
    node sew_32_a_2 = _sew_32_a_2_T @[alu.scala 62:27 alu.scala 137:17]
    node sew_32_b_2 = _sew_32_b_2_T @[alu.scala 67:27 alu.scala 143:17]
    node _out32_2_T = add(sew_32_a_2, sew_32_b_2) @[alu.scala 179:55]
    node _out32_2_T_1 = tail(_out32_2_T, 1) @[alu.scala 179:55]
    node sew_32_a_3 = _sew_32_a_3_T @[alu.scala 62:27 alu.scala 138:17]
    node sew_32_b_3 = _sew_32_b_3_T @[alu.scala 67:27 alu.scala 144:17]
    node _out32_3_T = add(sew_32_a_3, sew_32_b_3) @[alu.scala 179:55]
    node _out32_3_T_1 = tail(_out32_3_T, 1) @[alu.scala 179:55]
    node _T_16 = eq(io_sew, UInt<2>("h2")) @[alu.scala 195:23]
    node _T_17 = eq(io_aluc, UInt<2>("h3")) @[alu.scala 195:47]
    node _T_18 = and(_T_16, _T_17) @[alu.scala 195:36]
    node imm_1 = bits(io_in_B, 31, 0) @[alu.scala 196:25]
    node _out32_1_T_2 = add(sew_32_b_1, imm_1) @[alu.scala 197:65]
    node _out32_1_T_3 = tail(_out32_1_T_2, 1) @[alu.scala 197:65]
    node _GEN_36 = mux(_T_18, _out32_1_T_3, UInt<32>("h0")) @[alu.scala 195:58 alu.scala 197:50 alu.scala 72:24]
    node _GEN_68 = mux(_T_15, UInt<32>("h0"), _GEN_36) @[alu.scala 190:58 alu.scala 72:24]
    node _GEN_115 = mux(_T_12, UInt<32>("h0"), _GEN_68) @[alu.scala 186:62 alu.scala 72:24]
    node _GEN_154 = mux(_T_9, UInt<32>("h0"), _GEN_115) @[alu.scala 182:62 alu.scala 72:24]
    node _GEN_158 = mux(_T_6, _out32_1_T_1, _GEN_154) @[alu.scala 178:62 alu.scala 179:40]
    node _GEN_192 = mux(_T_3, UInt<32>("h0"), _GEN_158) @[alu.scala 174:56 alu.scala 72:24]
    node _GEN_224 = mux(_T, UInt<32>("h0"), _GEN_192) @[alu.scala 158:29 alu.scala 72:24]
    node out32_1 = _GEN_224 @[alu.scala 72:24]
    node _out32_0_T_2 = add(sew_32_b_0, imm_1) @[alu.scala 197:65]
    node _out32_0_T_3 = tail(_out32_0_T_2, 1) @[alu.scala 197:65]
    node _GEN_35 = mux(_T_18, _out32_0_T_3, UInt<32>("h0")) @[alu.scala 195:58 alu.scala 197:50 alu.scala 72:24]
    node _GEN_67 = mux(_T_15, UInt<32>("h0"), _GEN_35) @[alu.scala 190:58 alu.scala 72:24]
    node _GEN_114 = mux(_T_12, UInt<32>("h0"), _GEN_67) @[alu.scala 186:62 alu.scala 72:24]
    node _GEN_153 = mux(_T_9, UInt<32>("h0"), _GEN_114) @[alu.scala 182:62 alu.scala 72:24]
    node _GEN_157 = mux(_T_6, _out32_0_T_1, _GEN_153) @[alu.scala 178:62 alu.scala 179:40]
    node _GEN_191 = mux(_T_3, UInt<32>("h0"), _GEN_157) @[alu.scala 174:56 alu.scala 72:24]
    node _GEN_223 = mux(_T, UInt<32>("h0"), _GEN_191) @[alu.scala 158:29 alu.scala 72:24]
    node out32_0 = _GEN_223 @[alu.scala 72:24]
    node io_v_output_lo = cat(out32_1, out32_0) @[Cat.scala 30:58]
    node _out32_3_T_2 = add(sew_32_b_3, imm_1) @[alu.scala 197:65]
    node _out32_3_T_3 = tail(_out32_3_T_2, 1) @[alu.scala 197:65]
    node _GEN_38 = mux(_T_18, _out32_3_T_3, UInt<32>("h0")) @[alu.scala 195:58 alu.scala 197:50 alu.scala 72:24]
    node _GEN_70 = mux(_T_15, UInt<32>("h0"), _GEN_38) @[alu.scala 190:58 alu.scala 72:24]
    node _GEN_117 = mux(_T_12, UInt<32>("h0"), _GEN_70) @[alu.scala 186:62 alu.scala 72:24]
    node _GEN_156 = mux(_T_9, UInt<32>("h0"), _GEN_117) @[alu.scala 182:62 alu.scala 72:24]
    node _GEN_160 = mux(_T_6, _out32_3_T_1, _GEN_156) @[alu.scala 178:62 alu.scala 179:40]
    node _GEN_194 = mux(_T_3, UInt<32>("h0"), _GEN_160) @[alu.scala 174:56 alu.scala 72:24]
    node _GEN_226 = mux(_T, UInt<32>("h0"), _GEN_194) @[alu.scala 158:29 alu.scala 72:24]
    node out32_3 = _GEN_226 @[alu.scala 72:24]
    node _out32_2_T_2 = add(sew_32_b_2, imm_1) @[alu.scala 197:65]
    node _out32_2_T_3 = tail(_out32_2_T_2, 1) @[alu.scala 197:65]
    node _GEN_37 = mux(_T_18, _out32_2_T_3, UInt<32>("h0")) @[alu.scala 195:58 alu.scala 197:50 alu.scala 72:24]
    node _GEN_69 = mux(_T_15, UInt<32>("h0"), _GEN_37) @[alu.scala 190:58 alu.scala 72:24]
    node _GEN_116 = mux(_T_12, UInt<32>("h0"), _GEN_69) @[alu.scala 186:62 alu.scala 72:24]
    node _GEN_155 = mux(_T_9, UInt<32>("h0"), _GEN_116) @[alu.scala 182:62 alu.scala 72:24]
    node _GEN_159 = mux(_T_6, _out32_2_T_1, _GEN_155) @[alu.scala 178:62 alu.scala 179:40]
    node _GEN_193 = mux(_T_3, UInt<32>("h0"), _GEN_159) @[alu.scala 174:56 alu.scala 72:24]
    node _GEN_225 = mux(_T, UInt<32>("h0"), _GEN_193) @[alu.scala 158:29 alu.scala 72:24]
    node out32_2 = _GEN_225 @[alu.scala 72:24]
    node io_v_output_hi = cat(out32_3, out32_2) @[Cat.scala 30:58]
    node _io_v_output_T_1 = cat(io_v_output_hi, io_v_output_lo) @[Cat.scala 30:58]
    node sew_16_a_0 = _sew_16_a_0_T @[alu.scala 61:27 alu.scala 114:17]
    node sew_16_b_0 = _sew_16_b_0_T @[alu.scala 66:27 alu.scala 124:17]
    node _out16_0_T = add(sew_16_a_0, sew_16_b_0) @[alu.scala 183:64]
    node _out16_0_T_1 = tail(_out16_0_T, 1) @[alu.scala 183:64]
    node sew_16_a_1 = _sew_16_a_1_T @[alu.scala 61:27 alu.scala 115:17]
    node sew_16_b_1 = _sew_16_b_1_T @[alu.scala 66:27 alu.scala 125:17]
    node _out16_1_T = add(sew_16_a_1, sew_16_b_1) @[alu.scala 183:64]
    node _out16_1_T_1 = tail(_out16_1_T, 1) @[alu.scala 183:64]
    node sew_16_a_2 = _sew_16_a_2_T @[alu.scala 61:27 alu.scala 116:17]
    node sew_16_b_2 = _sew_16_b_2_T @[alu.scala 66:27 alu.scala 126:17]
    node _out16_2_T = add(sew_16_a_2, sew_16_b_2) @[alu.scala 183:64]
    node _out16_2_T_1 = tail(_out16_2_T, 1) @[alu.scala 183:64]
    node sew_16_a_3 = _sew_16_a_3_T @[alu.scala 61:27 alu.scala 117:17]
    node sew_16_b_3 = _sew_16_b_3_T @[alu.scala 66:27 alu.scala 127:17]
    node _out16_3_T = add(sew_16_a_3, sew_16_b_3) @[alu.scala 183:64]
    node _out16_3_T_1 = tail(_out16_3_T, 1) @[alu.scala 183:64]
    node sew_16_a_4 = _sew_16_a_4_T @[alu.scala 61:27 alu.scala 118:17]
    node sew_16_b_4 = _sew_16_b_4_T @[alu.scala 66:27 alu.scala 128:17]
    node _out16_4_T = add(sew_16_a_4, sew_16_b_4) @[alu.scala 183:64]
    node _out16_4_T_1 = tail(_out16_4_T, 1) @[alu.scala 183:64]
    node sew_16_a_5 = _sew_16_a_5_T @[alu.scala 61:27 alu.scala 119:17]
    node sew_16_b_5 = _sew_16_b_5_T @[alu.scala 66:27 alu.scala 129:17]
    node _out16_5_T = add(sew_16_a_5, sew_16_b_5) @[alu.scala 183:64]
    node _out16_5_T_1 = tail(_out16_5_T, 1) @[alu.scala 183:64]
    node sew_16_a_6 = _sew_16_a_6_T @[alu.scala 61:27 alu.scala 120:17]
    node sew_16_b_6 = _sew_16_b_6_T @[alu.scala 66:27 alu.scala 130:17]
    node _out16_6_T = add(sew_16_a_6, sew_16_b_6) @[alu.scala 183:64]
    node _out16_6_T_1 = tail(_out16_6_T, 1) @[alu.scala 183:64]
    node sew_16_a_7 = _sew_16_a_7_T @[alu.scala 61:27 alu.scala 121:17]
    node sew_16_b_7 = _sew_16_b_7_T @[alu.scala 66:27 alu.scala 131:17]
    node _out16_7_T = add(sew_16_a_7, sew_16_b_7) @[alu.scala 183:64]
    node _out16_7_T_1 = tail(_out16_7_T, 1) @[alu.scala 183:64]
    node _T_19 = eq(io_sew, UInt<1>("h0")) @[alu.scala 200:23]
    node _T_20 = eq(io_aluc, UInt<2>("h3")) @[alu.scala 200:47]
    node _T_21 = and(_T_19, _T_20) @[alu.scala 200:36]
    node _T_22 = eq(io_sew, UInt<1>("h1")) @[alu.scala 207:29]
    node _T_23 = eq(io_aluc, UInt<2>("h3")) @[alu.scala 207:53]
    node _T_24 = and(_T_22, _T_23) @[alu.scala 207:42]
    node imm_3 = bits(io_in_B, 15, 0) @[alu.scala 208:34]
    node _out16_1_T_2 = add(sew_16_b_1, imm_3) @[alu.scala 210:33]
    node _out16_1_T_3 = tail(_out16_1_T_2, 1) @[alu.scala 210:33]
    node _GEN_2 = mux(_T_24, _out16_1_T_3, UInt<16>("h0")) @[alu.scala 207:64 alu.scala 210:18 alu.scala 71:24]
    node _GEN_28 = mux(_T_21, UInt<16>("h0"), _GEN_2) @[alu.scala 200:58 alu.scala 71:24]
    node _GEN_57 = mux(_T_18, UInt<16>("h0"), _GEN_28) @[alu.scala 195:58 alu.scala 71:24]
    node _GEN_88 = mux(_T_15, UInt<16>("h0"), _GEN_57) @[alu.scala 190:58 alu.scala 71:24]
    node _GEN_119 = mux(_T_12, UInt<16>("h0"), _GEN_88) @[alu.scala 186:62 alu.scala 71:24]
    node _GEN_127 = mux(_T_9, _out16_1_T_1, _GEN_119) @[alu.scala 182:62 alu.scala 183:49]
    node _GEN_163 = mux(_T_6, UInt<16>("h0"), _GEN_127) @[alu.scala 178:62 alu.scala 71:24]
    node _GEN_196 = mux(_T_3, UInt<16>("h0"), _GEN_163) @[alu.scala 174:56 alu.scala 71:24]
    node _GEN_228 = mux(_T, UInt<16>("h0"), _GEN_196) @[alu.scala 158:29 alu.scala 71:24]
    node out16_1 = _GEN_228 @[alu.scala 71:24]
    node _out16_0_T_2 = add(sew_16_b_0, imm_3) @[alu.scala 210:33]
    node _out16_0_T_3 = tail(_out16_0_T_2, 1) @[alu.scala 210:33]
    node _GEN_1 = mux(_T_24, _out16_0_T_3, UInt<16>("h0")) @[alu.scala 207:64 alu.scala 210:18 alu.scala 71:24]
    node _GEN_27 = mux(_T_21, UInt<16>("h0"), _GEN_1) @[alu.scala 200:58 alu.scala 71:24]
    node _GEN_56 = mux(_T_18, UInt<16>("h0"), _GEN_27) @[alu.scala 195:58 alu.scala 71:24]
    node _GEN_87 = mux(_T_15, UInt<16>("h0"), _GEN_56) @[alu.scala 190:58 alu.scala 71:24]
    node _GEN_118 = mux(_T_12, UInt<16>("h0"), _GEN_87) @[alu.scala 186:62 alu.scala 71:24]
    node _GEN_126 = mux(_T_9, _out16_0_T_1, _GEN_118) @[alu.scala 182:62 alu.scala 183:49]
    node _GEN_162 = mux(_T_6, UInt<16>("h0"), _GEN_126) @[alu.scala 178:62 alu.scala 71:24]
    node _GEN_195 = mux(_T_3, UInt<16>("h0"), _GEN_162) @[alu.scala 174:56 alu.scala 71:24]
    node _GEN_227 = mux(_T, UInt<16>("h0"), _GEN_195) @[alu.scala 158:29 alu.scala 71:24]
    node out16_0 = _GEN_227 @[alu.scala 71:24]
    node io_v_output_lo_lo = cat(out16_1, out16_0) @[Cat.scala 30:58]
    node _out16_3_T_2 = add(sew_16_b_3, imm_3) @[alu.scala 210:33]
    node _out16_3_T_3 = tail(_out16_3_T_2, 1) @[alu.scala 210:33]
    node _GEN_4 = mux(_T_24, _out16_3_T_3, UInt<16>("h0")) @[alu.scala 207:64 alu.scala 210:18 alu.scala 71:24]
    node _GEN_30 = mux(_T_21, UInt<16>("h0"), _GEN_4) @[alu.scala 200:58 alu.scala 71:24]
    node _GEN_59 = mux(_T_18, UInt<16>("h0"), _GEN_30) @[alu.scala 195:58 alu.scala 71:24]
    node _GEN_90 = mux(_T_15, UInt<16>("h0"), _GEN_59) @[alu.scala 190:58 alu.scala 71:24]
    node _GEN_121 = mux(_T_12, UInt<16>("h0"), _GEN_90) @[alu.scala 186:62 alu.scala 71:24]
    node _GEN_129 = mux(_T_9, _out16_3_T_1, _GEN_121) @[alu.scala 182:62 alu.scala 183:49]
    node _GEN_165 = mux(_T_6, UInt<16>("h0"), _GEN_129) @[alu.scala 178:62 alu.scala 71:24]
    node _GEN_198 = mux(_T_3, UInt<16>("h0"), _GEN_165) @[alu.scala 174:56 alu.scala 71:24]
    node _GEN_230 = mux(_T, UInt<16>("h0"), _GEN_198) @[alu.scala 158:29 alu.scala 71:24]
    node out16_3 = _GEN_230 @[alu.scala 71:24]
    node _out16_2_T_2 = add(sew_16_b_2, imm_3) @[alu.scala 210:33]
    node _out16_2_T_3 = tail(_out16_2_T_2, 1) @[alu.scala 210:33]
    node _GEN_3 = mux(_T_24, _out16_2_T_3, UInt<16>("h0")) @[alu.scala 207:64 alu.scala 210:18 alu.scala 71:24]
    node _GEN_29 = mux(_T_21, UInt<16>("h0"), _GEN_3) @[alu.scala 200:58 alu.scala 71:24]
    node _GEN_58 = mux(_T_18, UInt<16>("h0"), _GEN_29) @[alu.scala 195:58 alu.scala 71:24]
    node _GEN_89 = mux(_T_15, UInt<16>("h0"), _GEN_58) @[alu.scala 190:58 alu.scala 71:24]
    node _GEN_120 = mux(_T_12, UInt<16>("h0"), _GEN_89) @[alu.scala 186:62 alu.scala 71:24]
    node _GEN_128 = mux(_T_9, _out16_2_T_1, _GEN_120) @[alu.scala 182:62 alu.scala 183:49]
    node _GEN_164 = mux(_T_6, UInt<16>("h0"), _GEN_128) @[alu.scala 178:62 alu.scala 71:24]
    node _GEN_197 = mux(_T_3, UInt<16>("h0"), _GEN_164) @[alu.scala 174:56 alu.scala 71:24]
    node _GEN_229 = mux(_T, UInt<16>("h0"), _GEN_197) @[alu.scala 158:29 alu.scala 71:24]
    node out16_2 = _GEN_229 @[alu.scala 71:24]
    node io_v_output_lo_hi = cat(out16_3, out16_2) @[Cat.scala 30:58]
    node io_v_output_lo_1 = cat(io_v_output_lo_hi, io_v_output_lo_lo) @[Cat.scala 30:58]
    node _out16_5_T_2 = add(sew_16_b_5, imm_3) @[alu.scala 210:33]
    node _out16_5_T_3 = tail(_out16_5_T_2, 1) @[alu.scala 210:33]
    node _GEN_6 = mux(_T_24, _out16_5_T_3, UInt<16>("h0")) @[alu.scala 207:64 alu.scala 210:18 alu.scala 71:24]
    node _GEN_32 = mux(_T_21, UInt<16>("h0"), _GEN_6) @[alu.scala 200:58 alu.scala 71:24]
    node _GEN_61 = mux(_T_18, UInt<16>("h0"), _GEN_32) @[alu.scala 195:58 alu.scala 71:24]
    node _GEN_92 = mux(_T_15, UInt<16>("h0"), _GEN_61) @[alu.scala 190:58 alu.scala 71:24]
    node _GEN_123 = mux(_T_12, UInt<16>("h0"), _GEN_92) @[alu.scala 186:62 alu.scala 71:24]
    node _GEN_131 = mux(_T_9, _out16_5_T_1, _GEN_123) @[alu.scala 182:62 alu.scala 183:49]
    node _GEN_167 = mux(_T_6, UInt<16>("h0"), _GEN_131) @[alu.scala 178:62 alu.scala 71:24]
    node _GEN_200 = mux(_T_3, UInt<16>("h0"), _GEN_167) @[alu.scala 174:56 alu.scala 71:24]
    node _GEN_232 = mux(_T, UInt<16>("h0"), _GEN_200) @[alu.scala 158:29 alu.scala 71:24]
    node out16_5 = _GEN_232 @[alu.scala 71:24]
    node _out16_4_T_2 = add(sew_16_b_4, imm_3) @[alu.scala 210:33]
    node _out16_4_T_3 = tail(_out16_4_T_2, 1) @[alu.scala 210:33]
    node _GEN_5 = mux(_T_24, _out16_4_T_3, UInt<16>("h0")) @[alu.scala 207:64 alu.scala 210:18 alu.scala 71:24]
    node _GEN_31 = mux(_T_21, UInt<16>("h0"), _GEN_5) @[alu.scala 200:58 alu.scala 71:24]
    node _GEN_60 = mux(_T_18, UInt<16>("h0"), _GEN_31) @[alu.scala 195:58 alu.scala 71:24]
    node _GEN_91 = mux(_T_15, UInt<16>("h0"), _GEN_60) @[alu.scala 190:58 alu.scala 71:24]
    node _GEN_122 = mux(_T_12, UInt<16>("h0"), _GEN_91) @[alu.scala 186:62 alu.scala 71:24]
    node _GEN_130 = mux(_T_9, _out16_4_T_1, _GEN_122) @[alu.scala 182:62 alu.scala 183:49]
    node _GEN_166 = mux(_T_6, UInt<16>("h0"), _GEN_130) @[alu.scala 178:62 alu.scala 71:24]
    node _GEN_199 = mux(_T_3, UInt<16>("h0"), _GEN_166) @[alu.scala 174:56 alu.scala 71:24]
    node _GEN_231 = mux(_T, UInt<16>("h0"), _GEN_199) @[alu.scala 158:29 alu.scala 71:24]
    node out16_4 = _GEN_231 @[alu.scala 71:24]
    node io_v_output_hi_lo = cat(out16_5, out16_4) @[Cat.scala 30:58]
    node _out16_7_T_2 = add(sew_16_b_7, imm_3) @[alu.scala 210:33]
    node _out16_7_T_3 = tail(_out16_7_T_2, 1) @[alu.scala 210:33]
    node _GEN_8 = mux(_T_24, _out16_7_T_3, UInt<16>("h0")) @[alu.scala 207:64 alu.scala 210:18 alu.scala 71:24]
    node _GEN_34 = mux(_T_21, UInt<16>("h0"), _GEN_8) @[alu.scala 200:58 alu.scala 71:24]
    node _GEN_63 = mux(_T_18, UInt<16>("h0"), _GEN_34) @[alu.scala 195:58 alu.scala 71:24]
    node _GEN_94 = mux(_T_15, UInt<16>("h0"), _GEN_63) @[alu.scala 190:58 alu.scala 71:24]
    node _GEN_125 = mux(_T_12, UInt<16>("h0"), _GEN_94) @[alu.scala 186:62 alu.scala 71:24]
    node _GEN_133 = mux(_T_9, _out16_7_T_1, _GEN_125) @[alu.scala 182:62 alu.scala 183:49]
    node _GEN_169 = mux(_T_6, UInt<16>("h0"), _GEN_133) @[alu.scala 178:62 alu.scala 71:24]
    node _GEN_202 = mux(_T_3, UInt<16>("h0"), _GEN_169) @[alu.scala 174:56 alu.scala 71:24]
    node _GEN_234 = mux(_T, UInt<16>("h0"), _GEN_202) @[alu.scala 158:29 alu.scala 71:24]
    node out16_7 = _GEN_234 @[alu.scala 71:24]
    node _out16_6_T_2 = add(sew_16_b_6, imm_3) @[alu.scala 210:33]
    node _out16_6_T_3 = tail(_out16_6_T_2, 1) @[alu.scala 210:33]
    node _GEN_7 = mux(_T_24, _out16_6_T_3, UInt<16>("h0")) @[alu.scala 207:64 alu.scala 210:18 alu.scala 71:24]
    node _GEN_33 = mux(_T_21, UInt<16>("h0"), _GEN_7) @[alu.scala 200:58 alu.scala 71:24]
    node _GEN_62 = mux(_T_18, UInt<16>("h0"), _GEN_33) @[alu.scala 195:58 alu.scala 71:24]
    node _GEN_93 = mux(_T_15, UInt<16>("h0"), _GEN_62) @[alu.scala 190:58 alu.scala 71:24]
    node _GEN_124 = mux(_T_12, UInt<16>("h0"), _GEN_93) @[alu.scala 186:62 alu.scala 71:24]
    node _GEN_132 = mux(_T_9, _out16_6_T_1, _GEN_124) @[alu.scala 182:62 alu.scala 183:49]
    node _GEN_168 = mux(_T_6, UInt<16>("h0"), _GEN_132) @[alu.scala 178:62 alu.scala 71:24]
    node _GEN_201 = mux(_T_3, UInt<16>("h0"), _GEN_168) @[alu.scala 174:56 alu.scala 71:24]
    node _GEN_233 = mux(_T, UInt<16>("h0"), _GEN_201) @[alu.scala 158:29 alu.scala 71:24]
    node out16_6 = _GEN_233 @[alu.scala 71:24]
    node io_v_output_hi_hi = cat(out16_7, out16_6) @[Cat.scala 30:58]
    node io_v_output_hi_1 = cat(io_v_output_hi_hi, io_v_output_hi_lo) @[Cat.scala 30:58]
    node _io_v_output_T_2 = cat(io_v_output_hi_1, io_v_output_lo_1) @[Cat.scala 30:58]
    node sew_8_a_0 = _sew_8_a_0_T @[alu.scala 60:26 alu.scala 76:16]
    node sew_8_b_0 = _sew_8_b_0_T @[alu.scala 65:26 alu.scala 94:16]
    node _out8_0_T = add(sew_8_a_0, sew_8_b_0) @[alu.scala 187:63]
    node _out8_0_T_1 = tail(_out8_0_T, 1) @[alu.scala 187:63]
    node sew_8_a_1 = _sew_8_a_1_T @[alu.scala 60:26 alu.scala 77:16]
    node sew_8_b_1 = _sew_8_b_1_T @[alu.scala 65:26 alu.scala 95:16]
    node _out8_1_T = add(sew_8_a_1, sew_8_b_1) @[alu.scala 187:63]
    node _out8_1_T_1 = tail(_out8_1_T, 1) @[alu.scala 187:63]
    node sew_8_a_2 = _sew_8_a_2_T @[alu.scala 60:26 alu.scala 78:16]
    node sew_8_b_2 = _sew_8_b_2_T @[alu.scala 65:26 alu.scala 96:16]
    node _out8_2_T = add(sew_8_a_2, sew_8_b_2) @[alu.scala 187:63]
    node _out8_2_T_1 = tail(_out8_2_T, 1) @[alu.scala 187:63]
    node sew_8_a_3 = _sew_8_a_3_T @[alu.scala 60:26 alu.scala 79:16]
    node sew_8_b_3 = _sew_8_b_3_T @[alu.scala 65:26 alu.scala 97:16]
    node _out8_3_T = add(sew_8_a_3, sew_8_b_3) @[alu.scala 187:63]
    node _out8_3_T_1 = tail(_out8_3_T, 1) @[alu.scala 187:63]
    node sew_8_a_4 = _sew_8_a_4_T @[alu.scala 60:26 alu.scala 80:16]
    node sew_8_b_4 = _sew_8_b_4_T @[alu.scala 65:26 alu.scala 98:16]
    node _out8_4_T = add(sew_8_a_4, sew_8_b_4) @[alu.scala 187:63]
    node _out8_4_T_1 = tail(_out8_4_T, 1) @[alu.scala 187:63]
    node sew_8_a_5 = _sew_8_a_5_T @[alu.scala 60:26 alu.scala 81:16]
    node sew_8_b_5 = _sew_8_b_5_T @[alu.scala 65:26 alu.scala 99:16]
    node _out8_5_T = add(sew_8_a_5, sew_8_b_5) @[alu.scala 187:63]
    node _out8_5_T_1 = tail(_out8_5_T, 1) @[alu.scala 187:63]
    node sew_8_a_6 = _sew_8_a_6_T @[alu.scala 60:26 alu.scala 82:16]
    node sew_8_b_6 = _sew_8_b_6_T @[alu.scala 65:26 alu.scala 100:16]
    node _out8_6_T = add(sew_8_a_6, sew_8_b_6) @[alu.scala 187:63]
    node _out8_6_T_1 = tail(_out8_6_T, 1) @[alu.scala 187:63]
    node sew_8_a_7 = _sew_8_a_7_T @[alu.scala 60:26 alu.scala 83:16]
    node sew_8_b_7 = _sew_8_b_7_T @[alu.scala 65:26 alu.scala 101:16]
    node _out8_7_T = add(sew_8_a_7, sew_8_b_7) @[alu.scala 187:63]
    node _out8_7_T_1 = tail(_out8_7_T, 1) @[alu.scala 187:63]
    node sew_8_a_8 = _sew_8_a_8_T @[alu.scala 60:26 alu.scala 84:16]
    node sew_8_b_8 = _sew_8_b_8_T @[alu.scala 65:26 alu.scala 102:16]
    node _out8_8_T = add(sew_8_a_8, sew_8_b_8) @[alu.scala 187:63]
    node _out8_8_T_1 = tail(_out8_8_T, 1) @[alu.scala 187:63]
    node sew_8_a_9 = _sew_8_a_9_T @[alu.scala 60:26 alu.scala 85:16]
    node sew_8_b_9 = _sew_8_b_9_T @[alu.scala 65:26 alu.scala 103:16]
    node _out8_9_T = add(sew_8_a_9, sew_8_b_9) @[alu.scala 187:63]
    node _out8_9_T_1 = tail(_out8_9_T, 1) @[alu.scala 187:63]
    node sew_8_a_10 = _sew_8_a_10_T @[alu.scala 60:26 alu.scala 86:17]
    node sew_8_b_10 = _sew_8_b_10_T @[alu.scala 65:26 alu.scala 104:17]
    node _out8_10_T = add(sew_8_a_10, sew_8_b_10) @[alu.scala 187:63]
    node _out8_10_T_1 = tail(_out8_10_T, 1) @[alu.scala 187:63]
    node sew_8_a_11 = _sew_8_a_11_T @[alu.scala 60:26 alu.scala 87:17]
    node sew_8_b_11 = _sew_8_b_11_T @[alu.scala 65:26 alu.scala 105:17]
    node _out8_11_T = add(sew_8_a_11, sew_8_b_11) @[alu.scala 187:63]
    node _out8_11_T_1 = tail(_out8_11_T, 1) @[alu.scala 187:63]
    node sew_8_a_12 = _sew_8_a_12_T @[alu.scala 60:26 alu.scala 88:17]
    node sew_8_b_12 = _sew_8_b_12_T @[alu.scala 65:26 alu.scala 106:17]
    node _out8_12_T = add(sew_8_a_12, sew_8_b_12) @[alu.scala 187:63]
    node _out8_12_T_1 = tail(_out8_12_T, 1) @[alu.scala 187:63]
    node sew_8_a_13 = _sew_8_a_13_T @[alu.scala 60:26 alu.scala 89:17]
    node sew_8_b_13 = _sew_8_b_13_T @[alu.scala 65:26 alu.scala 107:17]
    node _out8_13_T = add(sew_8_a_13, sew_8_b_13) @[alu.scala 187:63]
    node _out8_13_T_1 = tail(_out8_13_T, 1) @[alu.scala 187:63]
    node sew_8_a_14 = _sew_8_a_14_T @[alu.scala 60:26 alu.scala 90:17]
    node sew_8_b_14 = _sew_8_b_14_T @[alu.scala 65:26 alu.scala 108:17]
    node _out8_14_T = add(sew_8_a_14, sew_8_b_14) @[alu.scala 187:63]
    node _out8_14_T_1 = tail(_out8_14_T, 1) @[alu.scala 187:63]
    node sew_8_a_15 = _sew_8_a_15_T @[alu.scala 60:26 alu.scala 91:17]
    node sew_8_b_15 = _sew_8_b_15_T @[alu.scala 65:26 alu.scala 109:17]
    node _out8_15_T = add(sew_8_a_15, sew_8_b_15) @[alu.scala 187:63]
    node _out8_15_T_1 = tail(_out8_15_T, 1) @[alu.scala 187:63]
    node imm_2 = bits(io_in_B, 7, 0) @[alu.scala 201:34]
    node _out8_1_T_2 = add(sew_8_b_1, imm_2) @[alu.scala 203:35]
    node _out8_1_T_3 = tail(_out8_1_T_2, 1) @[alu.scala 203:35]
    node _GEN_11 = mux(_T_21, _out8_1_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_41 = mux(_T_18, UInt<8>("h0"), _GEN_11) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_72 = mux(_T_15, UInt<8>("h0"), _GEN_41) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_96 = mux(_T_12, _out8_1_T_1, _GEN_72) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_136 = mux(_T_9, UInt<8>("h0"), _GEN_96) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_171 = mux(_T_6, UInt<8>("h0"), _GEN_136) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_204 = mux(_T_3, UInt<8>("h0"), _GEN_171) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_236 = mux(_T, UInt<8>("h0"), _GEN_204) @[alu.scala 158:29 alu.scala 70:23]
    node out8_1 = _GEN_236 @[alu.scala 70:23]
    node _out8_0_T_2 = add(sew_8_b_0, imm_2) @[alu.scala 203:35]
    node _out8_0_T_3 = tail(_out8_0_T_2, 1) @[alu.scala 203:35]
    node _GEN_10 = mux(_T_21, _out8_0_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_40 = mux(_T_18, UInt<8>("h0"), _GEN_10) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_71 = mux(_T_15, UInt<8>("h0"), _GEN_40) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_95 = mux(_T_12, _out8_0_T_1, _GEN_71) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_135 = mux(_T_9, UInt<8>("h0"), _GEN_95) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_170 = mux(_T_6, UInt<8>("h0"), _GEN_135) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_203 = mux(_T_3, UInt<8>("h0"), _GEN_170) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_235 = mux(_T, UInt<8>("h0"), _GEN_203) @[alu.scala 158:29 alu.scala 70:23]
    node out8_0 = _GEN_235 @[alu.scala 70:23]
    node io_v_output_lo_lo_lo = cat(out8_1, out8_0) @[Cat.scala 30:58]
    node _out8_3_T_2 = add(sew_8_b_3, imm_2) @[alu.scala 203:35]
    node _out8_3_T_3 = tail(_out8_3_T_2, 1) @[alu.scala 203:35]
    node _GEN_13 = mux(_T_21, _out8_3_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_43 = mux(_T_18, UInt<8>("h0"), _GEN_13) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_74 = mux(_T_15, UInt<8>("h0"), _GEN_43) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_98 = mux(_T_12, _out8_3_T_1, _GEN_74) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_138 = mux(_T_9, UInt<8>("h0"), _GEN_98) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_173 = mux(_T_6, UInt<8>("h0"), _GEN_138) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_206 = mux(_T_3, UInt<8>("h0"), _GEN_173) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_238 = mux(_T, UInt<8>("h0"), _GEN_206) @[alu.scala 158:29 alu.scala 70:23]
    node out8_3 = _GEN_238 @[alu.scala 70:23]
    node _out8_2_T_2 = add(sew_8_b_2, imm_2) @[alu.scala 203:35]
    node _out8_2_T_3 = tail(_out8_2_T_2, 1) @[alu.scala 203:35]
    node _GEN_12 = mux(_T_21, _out8_2_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_42 = mux(_T_18, UInt<8>("h0"), _GEN_12) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_73 = mux(_T_15, UInt<8>("h0"), _GEN_42) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_97 = mux(_T_12, _out8_2_T_1, _GEN_73) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_137 = mux(_T_9, UInt<8>("h0"), _GEN_97) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_172 = mux(_T_6, UInt<8>("h0"), _GEN_137) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_205 = mux(_T_3, UInt<8>("h0"), _GEN_172) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_237 = mux(_T, UInt<8>("h0"), _GEN_205) @[alu.scala 158:29 alu.scala 70:23]
    node out8_2 = _GEN_237 @[alu.scala 70:23]
    node io_v_output_lo_lo_hi = cat(out8_3, out8_2) @[Cat.scala 30:58]
    node io_v_output_lo_lo_1 = cat(io_v_output_lo_lo_hi, io_v_output_lo_lo_lo) @[Cat.scala 30:58]
    node _out8_5_T_2 = add(sew_8_b_5, imm_2) @[alu.scala 203:35]
    node _out8_5_T_3 = tail(_out8_5_T_2, 1) @[alu.scala 203:35]
    node _GEN_15 = mux(_T_21, _out8_5_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_45 = mux(_T_18, UInt<8>("h0"), _GEN_15) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_76 = mux(_T_15, UInt<8>("h0"), _GEN_45) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_100 = mux(_T_12, _out8_5_T_1, _GEN_76) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_140 = mux(_T_9, UInt<8>("h0"), _GEN_100) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_175 = mux(_T_6, UInt<8>("h0"), _GEN_140) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_208 = mux(_T_3, UInt<8>("h0"), _GEN_175) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_240 = mux(_T, UInt<8>("h0"), _GEN_208) @[alu.scala 158:29 alu.scala 70:23]
    node out8_5 = _GEN_240 @[alu.scala 70:23]
    node _out8_4_T_2 = add(sew_8_b_4, imm_2) @[alu.scala 203:35]
    node _out8_4_T_3 = tail(_out8_4_T_2, 1) @[alu.scala 203:35]
    node _GEN_14 = mux(_T_21, _out8_4_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_44 = mux(_T_18, UInt<8>("h0"), _GEN_14) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_75 = mux(_T_15, UInt<8>("h0"), _GEN_44) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_99 = mux(_T_12, _out8_4_T_1, _GEN_75) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_139 = mux(_T_9, UInt<8>("h0"), _GEN_99) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_174 = mux(_T_6, UInt<8>("h0"), _GEN_139) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_207 = mux(_T_3, UInt<8>("h0"), _GEN_174) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_239 = mux(_T, UInt<8>("h0"), _GEN_207) @[alu.scala 158:29 alu.scala 70:23]
    node out8_4 = _GEN_239 @[alu.scala 70:23]
    node io_v_output_lo_hi_lo = cat(out8_5, out8_4) @[Cat.scala 30:58]
    node _out8_7_T_2 = add(sew_8_b_7, imm_2) @[alu.scala 203:35]
    node _out8_7_T_3 = tail(_out8_7_T_2, 1) @[alu.scala 203:35]
    node _GEN_17 = mux(_T_21, _out8_7_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_47 = mux(_T_18, UInt<8>("h0"), _GEN_17) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_78 = mux(_T_15, UInt<8>("h0"), _GEN_47) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_102 = mux(_T_12, _out8_7_T_1, _GEN_78) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_142 = mux(_T_9, UInt<8>("h0"), _GEN_102) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_177 = mux(_T_6, UInt<8>("h0"), _GEN_142) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_210 = mux(_T_3, UInt<8>("h0"), _GEN_177) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_242 = mux(_T, UInt<8>("h0"), _GEN_210) @[alu.scala 158:29 alu.scala 70:23]
    node out8_7 = _GEN_242 @[alu.scala 70:23]
    node _out8_6_T_2 = add(sew_8_b_6, imm_2) @[alu.scala 203:35]
    node _out8_6_T_3 = tail(_out8_6_T_2, 1) @[alu.scala 203:35]
    node _GEN_16 = mux(_T_21, _out8_6_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_46 = mux(_T_18, UInt<8>("h0"), _GEN_16) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_77 = mux(_T_15, UInt<8>("h0"), _GEN_46) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_101 = mux(_T_12, _out8_6_T_1, _GEN_77) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_141 = mux(_T_9, UInt<8>("h0"), _GEN_101) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_176 = mux(_T_6, UInt<8>("h0"), _GEN_141) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_209 = mux(_T_3, UInt<8>("h0"), _GEN_176) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_241 = mux(_T, UInt<8>("h0"), _GEN_209) @[alu.scala 158:29 alu.scala 70:23]
    node out8_6 = _GEN_241 @[alu.scala 70:23]
    node io_v_output_lo_hi_hi = cat(out8_7, out8_6) @[Cat.scala 30:58]
    node io_v_output_lo_hi_1 = cat(io_v_output_lo_hi_hi, io_v_output_lo_hi_lo) @[Cat.scala 30:58]
    node io_v_output_lo_2 = cat(io_v_output_lo_hi_1, io_v_output_lo_lo_1) @[Cat.scala 30:58]
    node _out8_9_T_2 = add(sew_8_b_9, imm_2) @[alu.scala 203:35]
    node _out8_9_T_3 = tail(_out8_9_T_2, 1) @[alu.scala 203:35]
    node _GEN_19 = mux(_T_21, _out8_9_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_49 = mux(_T_18, UInt<8>("h0"), _GEN_19) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_80 = mux(_T_15, UInt<8>("h0"), _GEN_49) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_104 = mux(_T_12, _out8_9_T_1, _GEN_80) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_144 = mux(_T_9, UInt<8>("h0"), _GEN_104) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_179 = mux(_T_6, UInt<8>("h0"), _GEN_144) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_212 = mux(_T_3, UInt<8>("h0"), _GEN_179) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_244 = mux(_T, UInt<8>("h0"), _GEN_212) @[alu.scala 158:29 alu.scala 70:23]
    node out8_9 = _GEN_244 @[alu.scala 70:23]
    node _out8_8_T_2 = add(sew_8_b_8, imm_2) @[alu.scala 203:35]
    node _out8_8_T_3 = tail(_out8_8_T_2, 1) @[alu.scala 203:35]
    node _GEN_18 = mux(_T_21, _out8_8_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_48 = mux(_T_18, UInt<8>("h0"), _GEN_18) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_79 = mux(_T_15, UInt<8>("h0"), _GEN_48) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_103 = mux(_T_12, _out8_8_T_1, _GEN_79) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_143 = mux(_T_9, UInt<8>("h0"), _GEN_103) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_178 = mux(_T_6, UInt<8>("h0"), _GEN_143) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_211 = mux(_T_3, UInt<8>("h0"), _GEN_178) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_243 = mux(_T, UInt<8>("h0"), _GEN_211) @[alu.scala 158:29 alu.scala 70:23]
    node out8_8 = _GEN_243 @[alu.scala 70:23]
    node io_v_output_hi_lo_lo = cat(out8_9, out8_8) @[Cat.scala 30:58]
    node _out8_11_T_2 = add(sew_8_b_11, imm_2) @[alu.scala 203:35]
    node _out8_11_T_3 = tail(_out8_11_T_2, 1) @[alu.scala 203:35]
    node _GEN_21 = mux(_T_21, _out8_11_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_51 = mux(_T_18, UInt<8>("h0"), _GEN_21) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_82 = mux(_T_15, UInt<8>("h0"), _GEN_51) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_106 = mux(_T_12, _out8_11_T_1, _GEN_82) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_146 = mux(_T_9, UInt<8>("h0"), _GEN_106) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_181 = mux(_T_6, UInt<8>("h0"), _GEN_146) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_214 = mux(_T_3, UInt<8>("h0"), _GEN_181) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_246 = mux(_T, UInt<8>("h0"), _GEN_214) @[alu.scala 158:29 alu.scala 70:23]
    node out8_11 = _GEN_246 @[alu.scala 70:23]
    node _out8_10_T_2 = add(sew_8_b_10, imm_2) @[alu.scala 203:35]
    node _out8_10_T_3 = tail(_out8_10_T_2, 1) @[alu.scala 203:35]
    node _GEN_20 = mux(_T_21, _out8_10_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_50 = mux(_T_18, UInt<8>("h0"), _GEN_20) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_81 = mux(_T_15, UInt<8>("h0"), _GEN_50) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_105 = mux(_T_12, _out8_10_T_1, _GEN_81) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_145 = mux(_T_9, UInt<8>("h0"), _GEN_105) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_180 = mux(_T_6, UInt<8>("h0"), _GEN_145) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_213 = mux(_T_3, UInt<8>("h0"), _GEN_180) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_245 = mux(_T, UInt<8>("h0"), _GEN_213) @[alu.scala 158:29 alu.scala 70:23]
    node out8_10 = _GEN_245 @[alu.scala 70:23]
    node io_v_output_hi_lo_hi = cat(out8_11, out8_10) @[Cat.scala 30:58]
    node io_v_output_hi_lo_1 = cat(io_v_output_hi_lo_hi, io_v_output_hi_lo_lo) @[Cat.scala 30:58]
    node _out8_13_T_2 = add(sew_8_b_13, imm_2) @[alu.scala 203:35]
    node _out8_13_T_3 = tail(_out8_13_T_2, 1) @[alu.scala 203:35]
    node _GEN_23 = mux(_T_21, _out8_13_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_53 = mux(_T_18, UInt<8>("h0"), _GEN_23) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_84 = mux(_T_15, UInt<8>("h0"), _GEN_53) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_108 = mux(_T_12, _out8_13_T_1, _GEN_84) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_148 = mux(_T_9, UInt<8>("h0"), _GEN_108) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_183 = mux(_T_6, UInt<8>("h0"), _GEN_148) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_216 = mux(_T_3, UInt<8>("h0"), _GEN_183) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_248 = mux(_T, UInt<8>("h0"), _GEN_216) @[alu.scala 158:29 alu.scala 70:23]
    node out8_13 = _GEN_248 @[alu.scala 70:23]
    node _out8_12_T_2 = add(sew_8_b_12, imm_2) @[alu.scala 203:35]
    node _out8_12_T_3 = tail(_out8_12_T_2, 1) @[alu.scala 203:35]
    node _GEN_22 = mux(_T_21, _out8_12_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_52 = mux(_T_18, UInt<8>("h0"), _GEN_22) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_83 = mux(_T_15, UInt<8>("h0"), _GEN_52) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_107 = mux(_T_12, _out8_12_T_1, _GEN_83) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_147 = mux(_T_9, UInt<8>("h0"), _GEN_107) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_182 = mux(_T_6, UInt<8>("h0"), _GEN_147) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_215 = mux(_T_3, UInt<8>("h0"), _GEN_182) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_247 = mux(_T, UInt<8>("h0"), _GEN_215) @[alu.scala 158:29 alu.scala 70:23]
    node out8_12 = _GEN_247 @[alu.scala 70:23]
    node io_v_output_hi_hi_lo = cat(out8_13, out8_12) @[Cat.scala 30:58]
    node _out8_15_T_2 = add(sew_8_b_15, imm_2) @[alu.scala 203:35]
    node _out8_15_T_3 = tail(_out8_15_T_2, 1) @[alu.scala 203:35]
    node _GEN_25 = mux(_T_21, _out8_15_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_55 = mux(_T_18, UInt<8>("h0"), _GEN_25) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_86 = mux(_T_15, UInt<8>("h0"), _GEN_55) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_110 = mux(_T_12, _out8_15_T_1, _GEN_86) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_150 = mux(_T_9, UInt<8>("h0"), _GEN_110) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_185 = mux(_T_6, UInt<8>("h0"), _GEN_150) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_218 = mux(_T_3, UInt<8>("h0"), _GEN_185) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_250 = mux(_T, UInt<8>("h0"), _GEN_218) @[alu.scala 158:29 alu.scala 70:23]
    node out8_15 = _GEN_250 @[alu.scala 70:23]
    node _out8_14_T_2 = add(sew_8_b_14, imm_2) @[alu.scala 203:35]
    node _out8_14_T_3 = tail(_out8_14_T_2, 1) @[alu.scala 203:35]
    node _GEN_24 = mux(_T_21, _out8_14_T_3, UInt<8>("h0")) @[alu.scala 200:58 alu.scala 203:21 alu.scala 70:23]
    node _GEN_54 = mux(_T_18, UInt<8>("h0"), _GEN_24) @[alu.scala 195:58 alu.scala 70:23]
    node _GEN_85 = mux(_T_15, UInt<8>("h0"), _GEN_54) @[alu.scala 190:58 alu.scala 70:23]
    node _GEN_109 = mux(_T_12, _out8_14_T_1, _GEN_85) @[alu.scala 186:62 alu.scala 187:49]
    node _GEN_149 = mux(_T_9, UInt<8>("h0"), _GEN_109) @[alu.scala 182:62 alu.scala 70:23]
    node _GEN_184 = mux(_T_6, UInt<8>("h0"), _GEN_149) @[alu.scala 178:62 alu.scala 70:23]
    node _GEN_217 = mux(_T_3, UInt<8>("h0"), _GEN_184) @[alu.scala 174:56 alu.scala 70:23]
    node _GEN_249 = mux(_T, UInt<8>("h0"), _GEN_217) @[alu.scala 158:29 alu.scala 70:23]
    node out8_14 = _GEN_249 @[alu.scala 70:23]
    node io_v_output_hi_hi_hi = cat(out8_15, out8_14) @[Cat.scala 30:58]
    node io_v_output_hi_hi_1 = cat(io_v_output_hi_hi_hi, io_v_output_hi_hi_lo) @[Cat.scala 30:58]
    node io_v_output_hi_2 = cat(io_v_output_hi_hi_1, io_v_output_hi_lo_1) @[Cat.scala 30:58]
    node _io_v_output_T_3 = cat(io_v_output_hi_2, io_v_output_lo_2) @[Cat.scala 30:58]
    node _io_v_output_T_4 = cat(out64_1, out64_0) @[Cat.scala 30:58]
    node io_v_output_lo_3 = cat(out32_1, out32_0) @[Cat.scala 30:58]
    node io_v_output_hi_3 = cat(out32_3, out32_2) @[Cat.scala 30:58]
    node _io_v_output_T_5 = cat(io_v_output_hi_3, io_v_output_lo_3) @[Cat.scala 30:58]
    node io_v_output_lo_lo_lo_1 = cat(out8_1, out8_0) @[Cat.scala 30:58]
    node io_v_output_lo_lo_hi_1 = cat(out8_3, out8_2) @[Cat.scala 30:58]
    node io_v_output_lo_lo_2 = cat(io_v_output_lo_lo_hi_1, io_v_output_lo_lo_lo_1) @[Cat.scala 30:58]
    node io_v_output_lo_hi_lo_1 = cat(out8_5, out8_4) @[Cat.scala 30:58]
    node io_v_output_lo_hi_hi_1 = cat(out8_7, out8_6) @[Cat.scala 30:58]
    node io_v_output_lo_hi_2 = cat(io_v_output_lo_hi_hi_1, io_v_output_lo_hi_lo_1) @[Cat.scala 30:58]
    node io_v_output_lo_4 = cat(io_v_output_lo_hi_2, io_v_output_lo_lo_2) @[Cat.scala 30:58]
    node io_v_output_hi_lo_lo_1 = cat(out8_9, out8_8) @[Cat.scala 30:58]
    node io_v_output_hi_lo_hi_1 = cat(out8_11, out8_10) @[Cat.scala 30:58]
    node io_v_output_hi_lo_2 = cat(io_v_output_hi_lo_hi_1, io_v_output_hi_lo_lo_1) @[Cat.scala 30:58]
    node io_v_output_hi_hi_lo_1 = cat(out8_13, out8_12) @[Cat.scala 30:58]
    node io_v_output_hi_hi_hi_1 = cat(out8_15, out8_14) @[Cat.scala 30:58]
    node io_v_output_hi_hi_2 = cat(io_v_output_hi_hi_hi_1, io_v_output_hi_hi_lo_1) @[Cat.scala 30:58]
    node io_v_output_hi_4 = cat(io_v_output_hi_hi_2, io_v_output_hi_lo_2) @[Cat.scala 30:58]
    node _io_v_output_T_6 = cat(io_v_output_hi_4, io_v_output_lo_4) @[Cat.scala 30:58]
    node io_v_output_lo_lo_3 = cat(out16_1, out16_0) @[Cat.scala 30:58]
    node io_v_output_lo_hi_3 = cat(out16_3, out16_2) @[Cat.scala 30:58]
    node io_v_output_lo_5 = cat(io_v_output_lo_hi_3, io_v_output_lo_lo_3) @[Cat.scala 30:58]
    node io_v_output_hi_lo_3 = cat(out16_5, out16_4) @[Cat.scala 30:58]
    node io_v_output_hi_hi_3 = cat(out16_7, out16_6) @[Cat.scala 30:58]
    node io_v_output_hi_5 = cat(io_v_output_hi_hi_3, io_v_output_hi_lo_3) @[Cat.scala 30:58]
    node _io_v_output_T_7 = cat(io_v_output_hi_5, io_v_output_lo_5) @[Cat.scala 30:58]
    node _T_25 = eq(io_aluc, UInt<8>("hbc")) @[alu.scala 216:24]
    node io_v_output_lo_6 = asUInt(io_in_A) @[Cat.scala 30:58]
    node _io_v_output_T_8 = cat(UInt<96>("h0"), io_v_output_lo_6) @[Cat.scala 30:58]
    node _GEN_0 = mux(_T_25, _io_v_output_T_8, UInt<1>("h0")) @[alu.scala 216:33 alu.scala 218:17 alu.scala 154:17]
    node _GEN_9 = mux(_T_24, _io_v_output_T_7, _GEN_0) @[alu.scala 207:64 alu.scala 213:29]
    node _GEN_26 = mux(_T_21, _io_v_output_T_6, _GEN_9) @[alu.scala 200:58 alu.scala 205:29]
    node _GEN_39 = mux(_T_18, _io_v_output_T_5, _GEN_26) @[alu.scala 195:58 alu.scala 198:21]
    node _GEN_66 = mux(_T_15, _io_v_output_T_4, _GEN_39) @[alu.scala 190:58 alu.scala 193:29]
    node _GEN_111 = mux(_T_12, _io_v_output_T_3, _GEN_66) @[alu.scala 186:62 alu.scala 188:29]
    node _GEN_134 = mux(_T_9, _io_v_output_T_2, _GEN_111) @[alu.scala 182:62 alu.scala 184:29]
    node _GEN_161 = mux(_T_6, _io_v_output_T_1, _GEN_134) @[alu.scala 178:62 alu.scala 180:21]
    node _GEN_190 = mux(_T_3, _io_v_output_T, _GEN_161) @[alu.scala 174:56 alu.scala 176:17]
    node _GEN_219 = mux(_T, _io_output_T_47, asSInt(UInt<1>("h0"))) @[alu.scala 158:29 alu.scala 159:15 alu.scala 156:14]
    node _GEN_222 = mux(_T, UInt<1>("h0"), _GEN_190) @[alu.scala 158:29 alu.scala 154:17]
    io_output <= asSInt(bits(_GEN_219, 31, 0))
    io_v_output <= _GEN_222

  module Alu_Control :
    input clock : Clock
    input reset : UInt<1>
    input io_func3 : UInt<3>
    input io_func7 : UInt<1>
    input io_aluOp : UInt<3>
    input io_V_inst : UInt<1>
    input io_func6 : UInt<6>
    output io_aluc : UInt<9>
    output io_out_V : UInt<1>

    node _T = eq(io_V_inst, UInt<1>("h0")) @[alucontrol.scala 18:17]
    node _T_1 = eq(io_aluOp, UInt<1>("h0")) @[alucontrol.scala 20:20]
    node io_aluc_hi = cat(UInt<1>("h0"), io_func7) @[Cat.scala 30:58]
    node _io_aluc_T = cat(io_aluc_hi, io_func3) @[Cat.scala 30:58]
    node _T_2 = eq(io_aluOp, UInt<1>("h1")) @[alucontrol.scala 25:26]
    node _io_aluc_T_1 = cat(UInt<1>("h0"), io_func3) @[Cat.scala 30:58]
    node _T_3 = eq(io_aluOp, UInt<2>("h2")) @[alucontrol.scala 30:26]
    node io_aluc_lo = cat(UInt<1>("h0"), io_func3) @[Cat.scala 30:58]
    node io_aluc_hi_1 = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 30:58]
    node _io_aluc_T_2 = cat(io_aluc_hi_1, io_aluc_lo) @[Cat.scala 30:58]
    node _T_4 = eq(io_aluOp, UInt<2>("h3")) @[alucontrol.scala 35:26]
    node _T_5 = eq(io_aluOp, UInt<3>("h4")) @[alucontrol.scala 40:26]
    node _T_6 = eq(io_aluOp, UInt<3>("h5")) @[alucontrol.scala 45:26]
    node _T_7 = eq(io_aluOp, UInt<3>("h6")) @[alucontrol.scala 50:26]
    node _T_8 = eq(io_aluOp, UInt<3>("h7")) @[alucontrol.scala 55:26]
    node _GEN_0 = mux(_T_8, UInt<1>("h0"), UInt<1>("h0")) @[alucontrol.scala 55:35 alucontrol.scala 56:17 alucontrol.scala 60:17]
    node _GEN_1 = mux(_T_7, UInt<1>("h0"), _GEN_0) @[alucontrol.scala 50:35 alucontrol.scala 51:17]
    node _GEN_2 = mux(_T_6, UInt<1>("h0"), _GEN_1) @[alucontrol.scala 45:35 alucontrol.scala 46:17]
    node _GEN_3 = mux(_T_5, UInt<1>("h0"), _GEN_2) @[alucontrol.scala 40:35 alucontrol.scala 41:17]
    node _GEN_4 = mux(_T_4, UInt<5>("h1f"), _GEN_3) @[alucontrol.scala 35:35 alucontrol.scala 36:17]
    node _GEN_5 = mux(_T_4, UInt<1>("h0"), _GEN_3) @[alucontrol.scala 35:35 alucontrol.scala 37:18]
    node _GEN_6 = mux(_T_3, _io_aluc_T_2, _GEN_4) @[alucontrol.scala 30:35 alucontrol.scala 31:17]
    node _GEN_7 = mux(_T_3, UInt<1>("h0"), _GEN_5) @[alucontrol.scala 30:35 alucontrol.scala 32:18]
    node _GEN_8 = mux(_T_2, _io_aluc_T_1, _GEN_6) @[alucontrol.scala 25:35 alucontrol.scala 26:17]
    node _GEN_9 = mux(_T_2, UInt<1>("h0"), _GEN_7) @[alucontrol.scala 25:35 alucontrol.scala 27:18]
    node _GEN_10 = mux(_T_1, _io_aluc_T, _GEN_8) @[alucontrol.scala 20:29 alucontrol.scala 21:17]
    node _GEN_11 = mux(_T_1, UInt<1>("h0"), _GEN_9) @[alucontrol.scala 20:29 alucontrol.scala 22:18]
    node _T_9 = eq(io_V_inst, UInt<1>("h1")) @[alucontrol.scala 64:23]
    node _T_10 = eq(io_aluOp, UInt<1>("h0")) @[alucontrol.scala 66:20]
    node _io_aluc_T_3 = cat(UInt<1>("h0"), io_func3) @[Cat.scala 30:58]
    node _T_11 = eq(io_aluOp, UInt<1>("h1")) @[alucontrol.scala 71:26]
    node _io_aluc_T_4 = cat(io_func6, io_func3) @[Cat.scala 30:58]
    node _T_12 = eq(io_aluOp, UInt<2>("h2")) @[alucontrol.scala 75:26]
    node _io_aluc_T_5 = cat(io_func6, io_func3) @[Cat.scala 30:58]
    node _T_13 = eq(io_aluOp, UInt<2>("h3")) @[alucontrol.scala 79:26]
    node _io_aluc_T_6 = cat(io_func6, io_func3) @[Cat.scala 30:58]
    node _GEN_12 = mux(_T_13, _io_aluc_T_6, UInt<1>("h0")) @[alucontrol.scala 79:35 alucontrol.scala 80:17 alucontrol.scala 84:17]
    node _GEN_13 = mux(_T_13, UInt<1>("h1"), UInt<1>("h0")) @[alucontrol.scala 79:35 alucontrol.scala 81:18 alucontrol.scala 85:18]
    node _GEN_14 = mux(_T_12, _io_aluc_T_5, _GEN_12) @[alucontrol.scala 75:35 alucontrol.scala 76:17]
    node _GEN_15 = mux(_T_12, UInt<1>("h1"), _GEN_13) @[alucontrol.scala 75:35 alucontrol.scala 77:18]
    node _GEN_16 = mux(_T_11, _io_aluc_T_4, _GEN_14) @[alucontrol.scala 71:35 alucontrol.scala 72:17]
    node _GEN_17 = mux(_T_11, UInt<1>("h1"), _GEN_15) @[alucontrol.scala 71:35 alucontrol.scala 73:18]
    node _GEN_18 = mux(_T_10, _io_aluc_T_3, _GEN_16) @[alucontrol.scala 66:29 alucontrol.scala 67:17]
    node _GEN_19 = mux(_T_10, UInt<1>("h1"), _GEN_17) @[alucontrol.scala 66:29 alucontrol.scala 68:18]
    node _GEN_20 = mux(_T_9, _GEN_18, UInt<1>("h0")) @[alucontrol.scala 64:32 alucontrol.scala 89:13]
    node _GEN_21 = mux(_T_9, _GEN_19, UInt<1>("h0")) @[alucontrol.scala 64:32 alucontrol.scala 90:14]
    node _GEN_22 = mux(_T, _GEN_10, _GEN_20) @[alucontrol.scala 18:26]
    node _GEN_23 = mux(_T, _GEN_11, _GEN_21) @[alucontrol.scala 18:26]
    io_aluc <= _GEN_22
    io_out_V <= _GEN_23

  module BranchControl_ :
    input clock : Clock
    input reset : UInt<1>
    input io_aluc : UInt<5>
    input io_branch : UInt<1>
    input io_arg_x : SInt<32>
    input io_arg_y : SInt<32>
    output io_br_taken : UInt<1>

    node _T = eq(UInt<5>("h10"), io_aluc) @[Conditional.scala 37:30]
    node _T_1 = eq(io_arg_x, io_arg_y) @[branchcontrol.scala 29:16]
    node _io_br_taken_T = and(UInt<1>("h1"), io_branch) @[branchcontrol.scala 30:24]
    node _io_br_taken_T_1 = and(UInt<1>("h0"), io_branch) @[branchcontrol.scala 32:20]
    node _GEN_0 = mux(_T_1, _io_br_taken_T, _io_br_taken_T_1) @[branchcontrol.scala 29:29 branchcontrol.scala 30:17 branchcontrol.scala 32:13]
    node _T_2 = eq(UInt<5>("h13"), io_aluc) @[Conditional.scala 37:30]
    node _T_3 = neq(io_arg_x, io_arg_y) @[branchcontrol.scala 35:16]
    node _io_br_taken_T_2 = and(UInt<1>("h1"), io_branch) @[branchcontrol.scala 36:24]
    node _io_br_taken_T_3 = and(UInt<1>("h0"), io_branch) @[branchcontrol.scala 38:20]
    node _GEN_1 = mux(_T_3, _io_br_taken_T_2, _io_br_taken_T_3) @[branchcontrol.scala 35:29 branchcontrol.scala 36:17 branchcontrol.scala 38:13]
    node _T_4 = eq(UInt<5>("h14"), io_aluc) @[Conditional.scala 37:30]
    node _T_5 = lt(io_arg_x, io_arg_y) @[branchcontrol.scala 41:16]
    node _io_br_taken_T_4 = and(UInt<1>("h1"), io_branch) @[branchcontrol.scala 42:24]
    node _io_br_taken_T_5 = and(UInt<1>("h0"), io_branch) @[branchcontrol.scala 44:20]
    node _GEN_2 = mux(_T_5, _io_br_taken_T_4, _io_br_taken_T_5) @[branchcontrol.scala 41:27 branchcontrol.scala 42:17 branchcontrol.scala 44:13]
    node _T_6 = eq(UInt<5>("h15"), io_aluc) @[Conditional.scala 37:30]
    node _T_7 = geq(io_arg_x, io_arg_y) @[branchcontrol.scala 47:16]
    node _io_br_taken_T_6 = and(UInt<1>("h1"), io_branch) @[branchcontrol.scala 48:24]
    node _io_br_taken_T_7 = and(UInt<1>("h0"), io_branch) @[branchcontrol.scala 50:19]
    node _GEN_3 = mux(_T_7, _io_br_taken_T_6, _io_br_taken_T_7) @[branchcontrol.scala 47:28 branchcontrol.scala 48:17 branchcontrol.scala 50:13]
    node _T_8 = eq(UInt<5>("h16"), io_aluc) @[Conditional.scala 37:30]
    node _T_9 = leq(io_arg_x, io_arg_y) @[branchcontrol.scala 53:16]
    node _io_br_taken_T_8 = and(UInt<1>("h1"), io_branch) @[branchcontrol.scala 54:24]
    node _io_br_taken_T_9 = and(UInt<1>("h0"), io_branch) @[branchcontrol.scala 56:20]
    node _GEN_4 = mux(_T_9, _io_br_taken_T_8, _io_br_taken_T_9) @[branchcontrol.scala 53:28 branchcontrol.scala 54:17 branchcontrol.scala 56:13]
    node _T_10 = eq(UInt<5>("h17"), io_aluc) @[Conditional.scala 37:30]
    node _T_11 = geq(io_arg_x, io_arg_y) @[branchcontrol.scala 59:16]
    node _io_br_taken_T_10 = and(UInt<1>("h1"), io_branch) @[branchcontrol.scala 60:24]
    node _io_br_taken_T_11 = and(UInt<1>("h0"), io_branch) @[branchcontrol.scala 62:20]
    node _GEN_5 = mux(_T_11, _io_br_taken_T_10, _io_br_taken_T_11) @[branchcontrol.scala 59:28 branchcontrol.scala 60:17 branchcontrol.scala 62:13]
    node _GEN_6 = mux(_T_10, _GEN_5, UInt<1>("h0")) @[Conditional.scala 39:67 branchcontrol.scala 26:13]
    node _GEN_7 = mux(_T_8, _GEN_4, _GEN_6) @[Conditional.scala 39:67]
    node _GEN_8 = mux(_T_6, _GEN_3, _GEN_7) @[Conditional.scala 39:67]
    node _GEN_9 = mux(_T_4, _GEN_2, _GEN_8) @[Conditional.scala 39:67]
    node _GEN_10 = mux(_T_2, _GEN_1, _GEN_9) @[Conditional.scala 39:67]
    node _GEN_11 = mux(_T, _GEN_0, _GEN_10) @[Conditional.scala 40:58]
    io_br_taken <= _GEN_11

  module controldec :
    input clock : Clock
    input reset : UInt<1>
    input io_Instruction : UInt<32>
    output io_MemWrite : UInt<1>
    output io_Branch : UInt<1>
    output io_MemRead : UInt<1>
    output io_RegWrite : UInt<1>
    output io_Mem2Reg : UInt<1>
    output io_opAsel : UInt<2>
    output io_opBsel : UInt<1>
    output io_Ex_sel : UInt<4>
    output io_nextPCsel : UInt<2>
    output io_aluop : UInt<5>
    output io_vset : UInt<1>
    output io_load : UInt<4>
    output io_v_ins : UInt<1>

    node configtype = bits(io_Instruction, 31, 30) @[controldecoder.scala 36:36]
    node opcode = bits(io_Instruction, 6, 0) @[controldecoder.scala 37:32]
    node func3 = bits(io_Instruction, 14, 12) @[controldecoder.scala 38:31]
    node _T = eq(UInt<6>("h33"), opcode) @[Conditional.scala 37:30]
    node _T_1 = eq(UInt<5>("h13"), opcode) @[Conditional.scala 37:30]
    node _T_2 = eq(UInt<6>("h23"), opcode) @[Conditional.scala 37:30]
    node _T_3 = eq(UInt<2>("h3"), opcode) @[Conditional.scala 37:30]
    node _T_4 = eq(UInt<7>("h63"), opcode) @[Conditional.scala 37:30]
    node _T_5 = eq(UInt<7>("h6f"), opcode) @[Conditional.scala 37:30]
    node _T_6 = eq(UInt<7>("h67"), opcode) @[Conditional.scala 37:30]
    node _T_7 = eq(UInt<6>("h37"), opcode) @[Conditional.scala 37:30]
    node _T_8 = eq(UInt<7>("h57"), opcode) @[Conditional.scala 37:30]
    node _T_9 = eq(func3, UInt<3>("h7")) @[controldecoder.scala 146:25]
    node _T_10 = eq(configtype, UInt<1>("h0")) @[controldecoder.scala 146:52]
    node _T_11 = eq(configtype, UInt<1>("h1")) @[controldecoder.scala 146:77]
    node _T_12 = or(_T_10, _T_11) @[controldecoder.scala 146:63]
    node _T_13 = and(_T_9, _T_12) @[controldecoder.scala 146:37]
    node _T_14 = eq(func3, UInt<3>("h7")) @[controldecoder.scala 158:30]
    node _T_15 = eq(configtype, UInt<2>("h2")) @[controldecoder.scala 158:56]
    node _T_16 = and(_T_14, _T_15) @[controldecoder.scala 158:42]
    node _T_17 = eq(func3, UInt<3>("h7")) @[controldecoder.scala 170:30]
    node _T_18 = eq(configtype, UInt<2>("h3")) @[controldecoder.scala 170:56]
    node _T_19 = and(_T_17, _T_18) @[controldecoder.scala 170:42]
    node _T_20 = eq(func3, UInt<1>("h0")) @[controldecoder.scala 182:31]
    node _T_21 = eq(func3, UInt<3>("h4")) @[controldecoder.scala 195:31]
    node _T_22 = eq(func3, UInt<2>("h3")) @[controldecoder.scala 207:31]
    node _GEN_0 = mux(_T_22, UInt<1>("h1"), UInt<1>("h0")) @[controldecoder.scala 207:45 controldecoder.scala 208:28 controldecoder.scala 25:17]
    node _GEN_1 = mux(_T_22, UInt<1>("h0"), UInt<1>("h0")) @[controldecoder.scala 207:45 controldecoder.scala 209:28 controldecoder.scala 22:17]
    node _GEN_2 = mux(_T_22, UInt<1>("h1"), UInt<3>("h7")) @[controldecoder.scala 207:45 controldecoder.scala 213:25 controldecoder.scala 31:14]
    node _GEN_3 = mux(_T_22, UInt<3>("h4"), UInt<1>("h0")) @[controldecoder.scala 207:45 controldecoder.scala 216:26 controldecoder.scala 29:15]
    node _GEN_4 = mux(_T_22, UInt<1>("h1"), UInt<1>("h1")) @[controldecoder.scala 207:45 controldecoder.scala 218:26 controldecoder.scala 145:22]
    node _GEN_5 = mux(_T_21, UInt<1>("h1"), _GEN_0) @[controldecoder.scala 195:45 controldecoder.scala 196:28]
    node _GEN_6 = mux(_T_21, UInt<1>("h0"), _GEN_1) @[controldecoder.scala 195:45 controldecoder.scala 197:28]
    node _GEN_7 = mux(_T_21, UInt<2>("h3"), _GEN_2) @[controldecoder.scala 195:45 controldecoder.scala 201:25]
    node _GEN_8 = mux(_T_21, UInt<1>("h0"), _GEN_0) @[controldecoder.scala 195:45 controldecoder.scala 203:26]
    node _GEN_9 = mux(_T_21, UInt<3>("h4"), _GEN_3) @[controldecoder.scala 195:45 controldecoder.scala 204:26]
    node _GEN_10 = mux(_T_21, UInt<1>("h1"), _GEN_4) @[controldecoder.scala 195:45 controldecoder.scala 145:22]
    node _GEN_11 = mux(_T_20, UInt<1>("h1"), _GEN_5) @[controldecoder.scala 182:45 controldecoder.scala 183:28]
    node _GEN_12 = mux(_T_20, UInt<1>("h0"), _GEN_6) @[controldecoder.scala 182:45 controldecoder.scala 184:28]
    node _GEN_13 = mux(_T_20, UInt<2>("h2"), _GEN_7) @[controldecoder.scala 182:45 controldecoder.scala 188:25]
    node _GEN_14 = mux(_T_20, UInt<1>("h0"), _GEN_8) @[controldecoder.scala 182:45 controldecoder.scala 190:26]
    node _GEN_15 = mux(_T_20, UInt<3>("h4"), _GEN_9) @[controldecoder.scala 182:45 controldecoder.scala 191:26]
    node _GEN_16 = mux(_T_20, UInt<1>("h1"), _GEN_10) @[controldecoder.scala 182:45 controldecoder.scala 193:26]
    node _GEN_17 = mux(_T_19, UInt<1>("h1"), _GEN_11) @[controldecoder.scala 170:67 controldecoder.scala 171:28]
    node _GEN_18 = mux(_T_19, UInt<1>("h0"), _GEN_12) @[controldecoder.scala 170:67 controldecoder.scala 172:28]
    node _GEN_19 = mux(_T_19, UInt<1>("h0"), _GEN_13) @[controldecoder.scala 170:67 controldecoder.scala 176:25]
    node _GEN_20 = mux(_T_19, UInt<1>("h0"), _GEN_14) @[controldecoder.scala 170:67 controldecoder.scala 178:26]
    node _GEN_21 = mux(_T_19, UInt<2>("h3"), _GEN_15) @[controldecoder.scala 170:67 controldecoder.scala 179:26]
    node _GEN_22 = mux(_T_19, UInt<1>("h1"), _GEN_12) @[controldecoder.scala 170:67 controldecoder.scala 181:25]
    node _GEN_23 = mux(_T_19, UInt<1>("h1"), _GEN_16) @[controldecoder.scala 170:67 controldecoder.scala 145:22]
    node _GEN_24 = mux(_T_16, UInt<1>("h1"), _GEN_17) @[controldecoder.scala 158:67 controldecoder.scala 159:28]
    node _GEN_25 = mux(_T_16, UInt<1>("h1"), _GEN_19) @[controldecoder.scala 158:67 controldecoder.scala 160:25]
    node _GEN_26 = mux(_T_16, UInt<1>("h1"), _GEN_20) @[controldecoder.scala 158:67 controldecoder.scala 161:26]
    node _GEN_27 = mux(_T_16, UInt<1>("h0"), _GEN_18) @[controldecoder.scala 158:67 controldecoder.scala 162:28]
    node _GEN_28 = mux(_T_16, UInt<2>("h3"), _GEN_21) @[controldecoder.scala 158:67 controldecoder.scala 167:26]
    node _GEN_29 = mux(_T_16, UInt<1>("h1"), _GEN_22) @[controldecoder.scala 158:67 controldecoder.scala 169:25]
    node _GEN_30 = mux(_T_16, UInt<1>("h1"), _GEN_23) @[controldecoder.scala 158:67 controldecoder.scala 145:22]
    node _GEN_31 = mux(_T_13, UInt<1>("h1"), _GEN_24) @[controldecoder.scala 146:90 controldecoder.scala 147:28]
    node _GEN_32 = mux(_T_13, UInt<1>("h0"), _GEN_25) @[controldecoder.scala 146:90 controldecoder.scala 148:25]
    node _GEN_33 = mux(_T_13, UInt<1>("h1"), _GEN_26) @[controldecoder.scala 146:90 controldecoder.scala 149:26]
    node _GEN_34 = mux(_T_13, UInt<1>("h0"), _GEN_27) @[controldecoder.scala 146:90 controldecoder.scala 150:28]
    node _GEN_35 = mux(_T_13, UInt<2>("h3"), _GEN_28) @[controldecoder.scala 146:90 controldecoder.scala 155:26]
    node _GEN_36 = mux(_T_13, UInt<1>("h1"), _GEN_29) @[controldecoder.scala 146:90 controldecoder.scala 157:25]
    node _GEN_37 = mux(_T_13, UInt<1>("h1"), _GEN_30) @[controldecoder.scala 146:90 controldecoder.scala 145:22]
    node _T_23 = eq(UInt<3>("h7"), opcode) @[Conditional.scala 37:30]
    node _T_24 = bits(io_Instruction, 27, 26) @[controldecoder.scala 223:33]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[controldecoder.scala 223:41]
    node _T_26 = bits(io_Instruction, 24, 20) @[controldecoder.scala 223:69]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[controldecoder.scala 223:77]
    node _T_28 = and(_T_25, _T_27) @[controldecoder.scala 223:52]
    node _GEN_38 = mux(_T_28, UInt<1>("h1"), UInt<1>("h0")) @[controldecoder.scala 223:92 controldecoder.scala 224:28 controldecoder.scala 25:17]
    node _GEN_39 = mux(_T_28, UInt<1>("h0"), UInt<1>("h0")) @[controldecoder.scala 223:92 controldecoder.scala 225:28 controldecoder.scala 22:17]
    node _GEN_40 = mux(_T_28, UInt<3>("h7"), UInt<3>("h7")) @[controldecoder.scala 223:92 controldecoder.scala 229:25 controldecoder.scala 31:14]
    node _GEN_41 = mux(_T_28, UInt<2>("h3"), UInt<1>("h0")) @[controldecoder.scala 223:92 controldecoder.scala 232:26 controldecoder.scala 29:15]
    node _GEN_42 = mux(_T_23, _GEN_38, UInt<1>("h0")) @[Conditional.scala 39:67 controldecoder.scala 25:17]
    node _GEN_43 = mux(_T_23, _GEN_39, UInt<1>("h0")) @[Conditional.scala 39:67 controldecoder.scala 22:17]
    node _GEN_44 = mux(_T_23, _GEN_40, UInt<3>("h7")) @[Conditional.scala 39:67 controldecoder.scala 31:14]
    node _GEN_45 = mux(_T_23, _GEN_41, UInt<1>("h0")) @[Conditional.scala 39:67 controldecoder.scala 29:15]
    node _GEN_46 = mux(_T_8, _GEN_37, UInt<1>("h0")) @[Conditional.scala 39:67 controldecoder.scala 34:14]
    node _GEN_47 = mux(_T_8, _GEN_31, _GEN_42) @[Conditional.scala 39:67]
    node _GEN_48 = mux(_T_8, _GEN_32, _GEN_44) @[Conditional.scala 39:67]
    node _GEN_49 = mux(_T_8, _GEN_33, _GEN_43) @[Conditional.scala 39:67]
    node _GEN_50 = mux(_T_8, _GEN_34, _GEN_43) @[Conditional.scala 39:67]
    node _GEN_51 = mux(_T_8, _GEN_34, _GEN_42) @[Conditional.scala 39:67]
    node _GEN_52 = mux(_T_8, _GEN_35, _GEN_45) @[Conditional.scala 39:67]
    node _GEN_53 = mux(_T_8, _GEN_36, UInt<1>("h0")) @[Conditional.scala 39:67 controldecoder.scala 32:13]
    node _GEN_54 = mux(_T_8, UInt<1>("h0"), _GEN_42) @[Conditional.scala 39:67 controldecoder.scala 33:13]
    node _GEN_55 = mux(_T_7, UInt<1>("h0"), _GEN_50) @[Conditional.scala 39:67 controldecoder.scala 131:26]
    node _GEN_56 = mux(_T_7, UInt<1>("h0"), _GEN_51) @[Conditional.scala 39:67 controldecoder.scala 133:25]
    node _GEN_57 = mux(_T_7, UInt<1>("h1"), _GEN_47) @[Conditional.scala 39:67 controldecoder.scala 134:26]
    node _GEN_58 = mux(_T_7, UInt<2>("h2"), _GEN_50) @[Conditional.scala 39:67 controldecoder.scala 136:24]
    node _GEN_59 = mux(_T_7, UInt<1>("h1"), _GEN_49) @[Conditional.scala 39:67 controldecoder.scala 137:24]
    node _GEN_60 = mux(_T_7, UInt<2>("h2"), _GEN_52) @[Conditional.scala 39:67 controldecoder.scala 138:24]
    node _GEN_61 = mux(_T_7, UInt<3>("h6"), _GEN_48) @[Conditional.scala 39:67 controldecoder.scala 140:22]
    node _GEN_62 = mux(_T_7, UInt<1>("h0"), _GEN_53) @[Conditional.scala 39:67 controldecoder.scala 141:21]
    node _GEN_63 = mux(_T_7, UInt<1>("h0"), _GEN_46) @[Conditional.scala 39:67 controldecoder.scala 34:14]
    node _GEN_64 = mux(_T_7, UInt<1>("h0"), _GEN_54) @[Conditional.scala 39:67 controldecoder.scala 33:13]
    node _GEN_65 = mux(_T_6, UInt<1>("h0"), _GEN_55) @[Conditional.scala 39:67 controldecoder.scala 118:26]
    node _GEN_66 = mux(_T_6, UInt<1>("h0"), _GEN_56) @[Conditional.scala 39:67 controldecoder.scala 120:25]
    node _GEN_67 = mux(_T_6, UInt<1>("h1"), _GEN_57) @[Conditional.scala 39:67 controldecoder.scala 121:26]
    node _GEN_68 = mux(_T_6, UInt<1>("h1"), _GEN_58) @[Conditional.scala 39:67 controldecoder.scala 123:24]
    node _GEN_69 = mux(_T_6, UInt<1>("h1"), _GEN_59) @[Conditional.scala 39:67 controldecoder.scala 124:24]
    node _GEN_70 = mux(_T_6, UInt<1>("h0"), _GEN_60) @[Conditional.scala 39:67 controldecoder.scala 125:24]
    node _GEN_71 = mux(_T_6, UInt<2>("h3"), _GEN_55) @[Conditional.scala 39:67 controldecoder.scala 126:26]
    node _GEN_72 = mux(_T_6, UInt<2>("h3"), _GEN_61) @[Conditional.scala 39:67 controldecoder.scala 127:22]
    node _GEN_73 = mux(_T_6, UInt<1>("h0"), _GEN_62) @[Conditional.scala 39:67 controldecoder.scala 128:21]
    node _GEN_74 = mux(_T_6, UInt<1>("h0"), _GEN_63) @[Conditional.scala 39:67 controldecoder.scala 34:14]
    node _GEN_75 = mux(_T_6, UInt<1>("h0"), _GEN_64) @[Conditional.scala 39:67 controldecoder.scala 33:13]
    node _GEN_76 = mux(_T_5, UInt<1>("h0"), _GEN_65) @[Conditional.scala 39:67 controldecoder.scala 105:26]
    node _GEN_77 = mux(_T_5, UInt<1>("h0"), _GEN_66) @[Conditional.scala 39:67 controldecoder.scala 107:25]
    node _GEN_78 = mux(_T_5, UInt<1>("h1"), _GEN_67) @[Conditional.scala 39:67 controldecoder.scala 108:26]
    node _GEN_79 = mux(_T_5, UInt<1>("h1"), _GEN_68) @[Conditional.scala 39:67 controldecoder.scala 110:24]
    node _GEN_80 = mux(_T_5, UInt<1>("h0"), _GEN_69) @[Conditional.scala 39:67 controldecoder.scala 111:24]
    node _GEN_81 = mux(_T_5, UInt<1>("h0"), _GEN_70) @[Conditional.scala 39:67 controldecoder.scala 112:24]
    node _GEN_82 = mux(_T_5, UInt<2>("h2"), _GEN_71) @[Conditional.scala 39:67 controldecoder.scala 113:26]
    node _GEN_83 = mux(_T_5, UInt<2>("h3"), _GEN_72) @[Conditional.scala 39:67 controldecoder.scala 114:22]
    node _GEN_84 = mux(_T_5, UInt<1>("h0"), _GEN_73) @[Conditional.scala 39:67 controldecoder.scala 115:21]
    node _GEN_85 = mux(_T_5, UInt<1>("h0"), _GEN_74) @[Conditional.scala 39:67 controldecoder.scala 34:14]
    node _GEN_86 = mux(_T_5, UInt<1>("h0"), _GEN_75) @[Conditional.scala 39:67 controldecoder.scala 33:13]
    node _GEN_87 = mux(_T_4, UInt<1>("h0"), _GEN_76) @[Conditional.scala 39:67 controldecoder.scala 92:26]
    node _GEN_88 = mux(_T_4, UInt<1>("h1"), _GEN_76) @[Conditional.scala 39:67 controldecoder.scala 93:24]
    node _GEN_89 = mux(_T_4, UInt<1>("h0"), _GEN_77) @[Conditional.scala 39:67 controldecoder.scala 94:25]
    node _GEN_90 = mux(_T_4, UInt<1>("h0"), _GEN_78) @[Conditional.scala 39:67 controldecoder.scala 95:26]
    node _GEN_91 = mux(_T_4, UInt<1>("h0"), _GEN_79) @[Conditional.scala 39:67 controldecoder.scala 97:24]
    node _GEN_92 = mux(_T_4, UInt<1>("h0"), _GEN_80) @[Conditional.scala 39:67 controldecoder.scala 98:24]
    node _GEN_93 = mux(_T_4, UInt<1>("h0"), _GEN_81) @[Conditional.scala 39:67 controldecoder.scala 99:24]
    node _GEN_94 = mux(_T_4, UInt<1>("h1"), _GEN_82) @[Conditional.scala 39:67 controldecoder.scala 100:26]
    node _GEN_95 = mux(_T_4, UInt<2>("h2"), _GEN_83) @[Conditional.scala 39:67 controldecoder.scala 101:22]
    node _GEN_96 = mux(_T_4, UInt<1>("h0"), _GEN_84) @[Conditional.scala 39:67 controldecoder.scala 102:21]
    node _GEN_97 = mux(_T_4, UInt<1>("h0"), _GEN_85) @[Conditional.scala 39:67 controldecoder.scala 34:14]
    node _GEN_98 = mux(_T_4, UInt<1>("h0"), _GEN_86) @[Conditional.scala 39:67 controldecoder.scala 33:13]
    node _GEN_99 = mux(_T_3, UInt<1>("h0"), _GEN_87) @[Conditional.scala 39:67 controldecoder.scala 79:26]
    node _GEN_100 = mux(_T_3, UInt<1>("h0"), _GEN_88) @[Conditional.scala 39:67 controldecoder.scala 80:24]
    node _GEN_101 = mux(_T_3, UInt<1>("h1"), _GEN_89) @[Conditional.scala 39:67 controldecoder.scala 81:25]
    node _GEN_102 = mux(_T_3, UInt<1>("h1"), _GEN_90) @[Conditional.scala 39:67 controldecoder.scala 82:26]
    node _GEN_103 = mux(_T_3, UInt<1>("h0"), _GEN_91) @[Conditional.scala 39:67 controldecoder.scala 84:24]
    node _GEN_104 = mux(_T_3, UInt<1>("h1"), _GEN_92) @[Conditional.scala 39:67 controldecoder.scala 85:24]
    node _GEN_105 = mux(_T_3, UInt<1>("h0"), _GEN_93) @[Conditional.scala 39:67 controldecoder.scala 86:24]
    node _GEN_106 = mux(_T_3, UInt<3>("h4"), _GEN_95) @[Conditional.scala 39:67 controldecoder.scala 87:22]
    node _GEN_107 = mux(_T_3, UInt<1>("h0"), _GEN_96) @[Conditional.scala 39:67 controldecoder.scala 88:21]
    node _GEN_108 = mux(_T_3, UInt<1>("h0"), _GEN_94) @[Conditional.scala 39:67 controldecoder.scala 30:18]
    node _GEN_109 = mux(_T_3, UInt<1>("h0"), _GEN_97) @[Conditional.scala 39:67 controldecoder.scala 34:14]
    node _GEN_110 = mux(_T_3, UInt<1>("h0"), _GEN_98) @[Conditional.scala 39:67 controldecoder.scala 33:13]
    node _GEN_111 = mux(_T_2, UInt<1>("h1"), _GEN_99) @[Conditional.scala 39:67 controldecoder.scala 67:26]
    node _GEN_112 = mux(_T_2, UInt<1>("h0"), _GEN_100) @[Conditional.scala 39:67 controldecoder.scala 68:24]
    node _GEN_113 = mux(_T_2, UInt<1>("h0"), _GEN_101) @[Conditional.scala 39:67 controldecoder.scala 69:25]
    node _GEN_114 = mux(_T_2, UInt<1>("h1"), _GEN_102) @[Conditional.scala 39:67 controldecoder.scala 70:26]
    node _GEN_115 = mux(_T_2, UInt<1>("h0"), _GEN_103) @[Conditional.scala 39:67 controldecoder.scala 72:24]
    node _GEN_116 = mux(_T_2, UInt<1>("h1"), _GEN_104) @[Conditional.scala 39:67 controldecoder.scala 73:24]
    node _GEN_117 = mux(_T_2, UInt<1>("h1"), _GEN_105) @[Conditional.scala 39:67 controldecoder.scala 74:24]
    node _GEN_118 = mux(_T_2, UInt<3>("h5"), _GEN_106) @[Conditional.scala 39:67 controldecoder.scala 75:22]
    node _GEN_119 = mux(_T_2, UInt<1>("h0"), _GEN_107) @[Conditional.scala 39:67 controldecoder.scala 76:21]
    node _GEN_120 = mux(_T_2, UInt<1>("h0"), _GEN_108) @[Conditional.scala 39:67 controldecoder.scala 30:18]
    node _GEN_121 = mux(_T_2, UInt<1>("h0"), _GEN_109) @[Conditional.scala 39:67 controldecoder.scala 34:14]
    node _GEN_122 = mux(_T_2, UInt<1>("h0"), _GEN_110) @[Conditional.scala 39:67 controldecoder.scala 33:13]
    node _GEN_123 = mux(_T_1, UInt<1>("h0"), _GEN_111) @[Conditional.scala 39:67 controldecoder.scala 55:26]
    node _GEN_124 = mux(_T_1, UInt<1>("h0"), _GEN_112) @[Conditional.scala 39:67 controldecoder.scala 56:24]
    node _GEN_125 = mux(_T_1, UInt<1>("h0"), _GEN_113) @[Conditional.scala 39:67 controldecoder.scala 57:25]
    node _GEN_126 = mux(_T_1, UInt<1>("h1"), _GEN_114) @[Conditional.scala 39:67 controldecoder.scala 58:26]
    node _GEN_127 = mux(_T_1, UInt<1>("h0"), _GEN_115) @[Conditional.scala 39:67 controldecoder.scala 60:24]
    node _GEN_128 = mux(_T_1, UInt<1>("h1"), _GEN_116) @[Conditional.scala 39:67 controldecoder.scala 61:24]
    node _GEN_129 = mux(_T_1, UInt<1>("h0"), _GEN_117) @[Conditional.scala 39:67 controldecoder.scala 62:24]
    node _GEN_130 = mux(_T_1, UInt<1>("h1"), _GEN_118) @[Conditional.scala 39:67 controldecoder.scala 63:22]
    node _GEN_131 = mux(_T_1, UInt<1>("h0"), _GEN_119) @[Conditional.scala 39:67 controldecoder.scala 64:21]
    node _GEN_132 = mux(_T_1, UInt<1>("h0"), _GEN_120) @[Conditional.scala 39:67 controldecoder.scala 30:18]
    node _GEN_133 = mux(_T_1, UInt<1>("h0"), _GEN_121) @[Conditional.scala 39:67 controldecoder.scala 34:14]
    node _GEN_134 = mux(_T_1, UInt<1>("h0"), _GEN_122) @[Conditional.scala 39:67 controldecoder.scala 33:13]
    node _GEN_135 = mux(_T, UInt<1>("h0"), _GEN_123) @[Conditional.scala 40:58 controldecoder.scala 42:25]
    node _GEN_136 = mux(_T, UInt<1>("h0"), _GEN_124) @[Conditional.scala 40:58 controldecoder.scala 43:24]
    node _GEN_137 = mux(_T, UInt<1>("h0"), _GEN_125) @[Conditional.scala 40:58 controldecoder.scala 44:25]
    node _GEN_138 = mux(_T, UInt<1>("h1"), _GEN_126) @[Conditional.scala 40:58 controldecoder.scala 45:26]
    node _GEN_139 = mux(_T, UInt<1>("h0"), _GEN_127) @[Conditional.scala 40:58 controldecoder.scala 47:24]
    node _GEN_140 = mux(_T, UInt<1>("h0"), _GEN_128) @[Conditional.scala 40:58 controldecoder.scala 48:24]
    node _GEN_141 = mux(_T, UInt<1>("h0"), _GEN_129) @[Conditional.scala 40:58 controldecoder.scala 49:24]
    node _GEN_142 = mux(_T, UInt<1>("h0"), _GEN_130) @[Conditional.scala 40:58 controldecoder.scala 50:22]
    node _GEN_143 = mux(_T, UInt<1>("h0"), _GEN_131) @[Conditional.scala 40:58 controldecoder.scala 51:21]
    node _GEN_144 = mux(_T, UInt<1>("h0"), _GEN_132) @[Conditional.scala 40:58 controldecoder.scala 30:18]
    node _GEN_145 = mux(_T, UInt<1>("h0"), _GEN_133) @[Conditional.scala 40:58 controldecoder.scala 34:14]
    node _GEN_146 = mux(_T, UInt<1>("h0"), _GEN_134) @[Conditional.scala 40:58 controldecoder.scala 33:13]
    io_MemWrite <= _GEN_135
    io_Branch <= _GEN_136
    io_MemRead <= _GEN_137
    io_RegWrite <= _GEN_138
    io_Mem2Reg <= _GEN_137
    io_opAsel <= _GEN_139
    io_opBsel <= _GEN_140
    io_Ex_sel <= _GEN_141
    io_nextPCsel <= _GEN_144
    io_aluop <= _GEN_142
    io_vset <= _GEN_143
    io_load <= _GEN_146
    io_v_ins <= _GEN_145

  module datamem :
    input clock : Clock
    input reset : UInt<1>
    input io_Addr : UInt<8>
    input io_Data : SInt<32>
    input io_MemWrite : UInt<1>
    input io_MemRead : UInt<1>
    output io_out : SInt<32>

    mem mem : @[datamemory.scala 14:22]
      data-type => SInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => io_out_MPORT
      writer => MPORT
      read-under-write => undefined
    node _T = eq(io_MemWrite, UInt<1>("h1")) @[datamemory.scala 15:27]
    node _GEN_0 = validif(_T, io_Addr) @[datamemory.scala 15:35]
    node _GEN_1 = validif(_T, clock) @[datamemory.scala 15:35]
    node _GEN_2 = mux(_T, UInt<1>("h1"), UInt<1>("h0")) @[datamemory.scala 15:35 datamemory.scala 14:22]
    node _GEN_3 = validif(_T, UInt<1>("h1")) @[datamemory.scala 15:35]
    node _GEN_4 = validif(_T, io_Data) @[datamemory.scala 15:35]
    node _T_1 = eq(io_MemRead, UInt<1>("h1")) @[datamemory.scala 18:25]
    node _GEN_5 = validif(_T_1, io_Addr) @[datamemory.scala 18:33 datamemory.scala 19:35]
    node _GEN_6 = validif(_T_1, clock) @[datamemory.scala 18:33 datamemory.scala 19:35]
    node _GEN_7 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0")) @[datamemory.scala 18:33 datamemory.scala 19:35 datamemory.scala 14:22]
    node _GEN_8 = mux(_T_1, mem.io_out_MPORT.data, asSInt(UInt<1>("h0"))) @[datamemory.scala 18:33 datamemory.scala 19:24 datamemory.scala 21:28]
    io_out <= _GEN_8
    mem.io_out_MPORT.addr <= _GEN_5
    mem.io_out_MPORT.en <= _GEN_7
    mem.io_out_MPORT.clk <= _GEN_6
    mem.MPORT.addr <= _GEN_0
    mem.MPORT.en <= _GEN_2
    mem.MPORT.clk <= _GEN_1
    mem.MPORT.data <= _GEN_4
    mem.MPORT.mask <= _GEN_3

  module ImmdValGen1 :
    input clock : Clock
    input reset : UInt<1>
    input io_instruction : UInt<32>
    input io_pc : UInt<32>
    output io_s_imm : SInt<32>
    output io_sb_imm : SInt<32>
    output io_uj_imm : SInt<32>
    output io_u_imm : SInt<32>
    output io_i_imm : SInt<32>
    output io_z_imm : SInt<32>
    output io_addi_imm : SInt<32>

    node s_imm__hi = bits(io_instruction, 31, 25) @[immgen.scala 21:41]
    node s_imm__lo = bits(io_instruction, 11, 7) @[immgen.scala 21:63]
    node s_imm_ = cat(s_imm__hi, s_imm__lo) @[Cat.scala 30:58]
    node _io_s_imm_T = bits(s_imm_, 11, 11) @[immgen.scala 22:40]
    node _io_s_imm_T_1 = bits(_io_s_imm_T, 0, 0) @[Bitwise.scala 72:15]
    node io_s_imm_hi = mux(_io_s_imm_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12]
    node _io_s_imm_T_2 = cat(io_s_imm_hi, s_imm_) @[Cat.scala 30:58]
    node _io_s_imm_T_3 = asSInt(_io_s_imm_T_2) @[immgen.scala 22:55]
    node sb_imm__hi_hi_hi = bits(io_instruction, 31, 31) @[immgen.scala 24:42]
    node sb_imm__hi_hi_lo = bits(io_instruction, 7, 7) @[immgen.scala 24:61]
    node sb_imm__hi_lo = bits(io_instruction, 30, 25) @[immgen.scala 24:79]
    node sb_imm__lo_hi = bits(io_instruction, 11, 8) @[immgen.scala 24:101]
    node sb_imm__lo = cat(sb_imm__lo_hi, UInt<1>("h0")) @[Cat.scala 30:58]
    node sb_imm__hi_hi = cat(sb_imm__hi_hi_hi, sb_imm__hi_hi_lo) @[Cat.scala 30:58]
    node sb_imm__hi = cat(sb_imm__hi_hi, sb_imm__hi_lo) @[Cat.scala 30:58]
    node sb_imm_ = cat(sb_imm__hi, sb_imm__lo) @[Cat.scala 30:58]
    node _io_sb_imm_T = bits(sb_imm_, 12, 12) @[immgen.scala 25:43]
    node _io_sb_imm_T_1 = bits(_io_sb_imm_T, 0, 0) @[Bitwise.scala 72:15]
    node io_sb_imm_hi = mux(_io_sb_imm_T_1, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12]
    node _io_sb_imm_T_2 = cat(io_sb_imm_hi, sb_imm_) @[Cat.scala 30:58]
    node _io_sb_imm_T_3 = add(_io_sb_imm_T_2, io_pc) @[immgen.scala 25:59]
    node _io_sb_imm_T_4 = tail(_io_sb_imm_T_3, 1) @[immgen.scala 25:59]
    node _io_sb_imm_T_5 = asSInt(_io_sb_imm_T_4) @[immgen.scala 25:68]
    node uj_imm__hi_hi_hi = bits(io_instruction, 31, 31) @[immgen.scala 27:42]
    node uj_imm__hi_hi_lo = bits(io_instruction, 19, 12) @[immgen.scala 27:61]
    node uj_imm__hi_lo = bits(io_instruction, 20, 20) @[immgen.scala 27:83]
    node uj_imm__lo_hi = bits(io_instruction, 30, 21) @[immgen.scala 27:102]
    node uj_imm__lo = cat(uj_imm__lo_hi, UInt<1>("h0")) @[Cat.scala 30:58]
    node uj_imm__hi_hi = cat(uj_imm__hi_hi_hi, uj_imm__hi_hi_lo) @[Cat.scala 30:58]
    node uj_imm__hi = cat(uj_imm__hi_hi, uj_imm__hi_lo) @[Cat.scala 30:58]
    node uj_imm_ = cat(uj_imm__hi, uj_imm__lo) @[Cat.scala 30:58]
    node _io_uj_imm_T = bits(uj_imm_, 20, 20) @[immgen.scala 28:43]
    node _io_uj_imm_T_1 = bits(_io_uj_imm_T, 0, 0) @[Bitwise.scala 72:15]
    node io_uj_imm_hi = mux(_io_uj_imm_T_1, UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12]
    node _io_uj_imm_T_2 = cat(io_uj_imm_hi, uj_imm_) @[Cat.scala 30:58]
    node _io_uj_imm_T_3 = add(_io_uj_imm_T_2, io_pc) @[immgen.scala 28:59]
    node _io_uj_imm_T_4 = tail(_io_uj_imm_T_3, 1) @[immgen.scala 28:59]
    node _io_uj_imm_T_5 = asSInt(_io_uj_imm_T_4) @[immgen.scala 28:68]
    node io_u_imm_hi = bits(io_instruction, 31, 12) @[immgen.scala 30:40]
    node io_u_imm_lo = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12]
    node _io_u_imm_T = cat(io_u_imm_hi, io_u_imm_lo) @[Cat.scala 30:58]
    node _io_u_imm_T_1 = asSInt(_io_u_imm_T) @[immgen.scala 30:66]
    node _io_i_imm_T = bits(io_instruction, 31, 31) @[immgen.scala 32:48]
    node _io_i_imm_T_1 = bits(_io_i_imm_T, 0, 0) @[Bitwise.scala 72:15]
    node io_i_imm_hi = mux(_io_i_imm_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12]
    node io_i_imm_lo = bits(io_instruction, 31, 20) @[immgen.scala 32:68]
    node _io_i_imm_T_2 = cat(io_i_imm_hi, io_i_imm_lo) @[Cat.scala 30:58]
    node _io_i_imm_T_3 = asSInt(_io_i_imm_T_2) @[immgen.scala 32:78]
    node _io_z_imm_T = bits(io_instruction, 30, 30) @[immgen.scala 34:47]
    node _io_z_imm_T_1 = bits(_io_z_imm_T, 0, 0) @[Bitwise.scala 72:15]
    node io_z_imm_hi = mux(_io_z_imm_T_1, UInt<21>("h1fffff"), UInt<21>("h0")) @[Bitwise.scala 72:12]
    node io_z_imm_lo = bits(io_instruction, 30, 20) @[immgen.scala 34:67]
    node _io_z_imm_T_2 = cat(io_z_imm_hi, io_z_imm_lo) @[Cat.scala 30:58]
    node _io_z_imm_T_3 = asSInt(_io_z_imm_T_2) @[immgen.scala 34:77]
    node io_addi_imm_hi = mux(UInt<1>("h0"), UInt<27>("h7ffffff"), UInt<27>("h0")) @[Bitwise.scala 72:12]
    node io_addi_imm_lo = bits(io_instruction, 19, 15) @[immgen.scala 35:49]
    node _io_addi_imm_T = cat(io_addi_imm_hi, io_addi_imm_lo) @[Cat.scala 30:58]
    node _io_addi_imm_T_1 = asSInt(_io_addi_imm_T) @[immgen.scala 35:58]
    io_s_imm <= _io_s_imm_T_3 @[immgen.scala 22:18]
    io_sb_imm <= _io_sb_imm_T_5 @[immgen.scala 25:19]
    io_uj_imm <= asSInt(bits(_io_uj_imm_T_5, 31, 0)) @[immgen.scala 28:19]
    io_u_imm <= _io_u_imm_T_1 @[immgen.scala 30:18]
    io_i_imm <= _io_i_imm_T_3 @[immgen.scala 32:18]
    io_z_imm <= _io_z_imm_T_3 @[immgen.scala 34:17]
    io_addi_imm <= _io_addi_imm_T_1 @[immgen.scala 35:13]

  module InstMem :
    input clock : Clock
    input reset : UInt<1>
    input io_addr : UInt<10>
    output io_inst : UInt<32>

    mem imemm : @[instmemory.scala 13:17]
      data-type => UInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => io_inst_MPORT
      read-under-write => undefined
    io_inst <= imemm.io_inst_MPORT.data @[instmemory.scala 16:9]
    imemm.io_inst_MPORT.addr <= io_addr @[instmemory.scala 16:22]
    imemm.io_inst_MPORT.en <= UInt<1>("h1") @[instmemory.scala 16:22]
    imemm.io_inst_MPORT.clk <= clock @[instmemory.scala 16:22]

  module jalr :
    input clock : Clock
    input reset : UInt<1>
    input io_rs1 : SInt<32>
    input io_imm : SInt<32>
    output io_out : SInt<32>

    node _a_T = add(io_rs1, io_imm) @[jalr.scala 11:24]
    node _a_T_1 = tail(_a_T, 1) @[jalr.scala 11:24]
    node a = asSInt(_a_T_1) @[jalr.scala 11:24]
    node _io_out_T = and(a, asSInt(UInt<33>("hfffffffe"))) @[jalr.scala 12:21]
    node _io_out_T_1 = asSInt(_io_out_T) @[jalr.scala 12:21]
    io_out <= asSInt(bits(_io_out_T_1, 31, 0)) @[jalr.scala 12:16]

  module regfile :
    input clock : Clock
    input reset : UInt<1>
    input io_RegWrite : UInt<1>
    input io_rs1 : UInt<5>
    input io_rs2 : UInt<5>
    input io_rd : UInt<5>
    input io_WriteData : SInt<32>
    output io_rdata1 : SInt<32>
    output io_rdata2 : SInt<32>

    reg register_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_0) @[registerfile.scala 16:31]
    reg register_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_1) @[registerfile.scala 16:31]
    reg register_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_2) @[registerfile.scala 16:31]
    reg register_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_3) @[registerfile.scala 16:31]
    reg register_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_4) @[registerfile.scala 16:31]
    reg register_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_5) @[registerfile.scala 16:31]
    reg register_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_6) @[registerfile.scala 16:31]
    reg register_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_7) @[registerfile.scala 16:31]
    reg register_8 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_8) @[registerfile.scala 16:31]
    reg register_9 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_9) @[registerfile.scala 16:31]
    reg register_10 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_10) @[registerfile.scala 16:31]
    reg register_11 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_11) @[registerfile.scala 16:31]
    reg register_12 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_12) @[registerfile.scala 16:31]
    reg register_13 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_13) @[registerfile.scala 16:31]
    reg register_14 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_14) @[registerfile.scala 16:31]
    reg register_15 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_15) @[registerfile.scala 16:31]
    reg register_16 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_16) @[registerfile.scala 16:31]
    reg register_17 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_17) @[registerfile.scala 16:31]
    reg register_18 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_18) @[registerfile.scala 16:31]
    reg register_19 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_19) @[registerfile.scala 16:31]
    reg register_20 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_20) @[registerfile.scala 16:31]
    reg register_21 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_21) @[registerfile.scala 16:31]
    reg register_22 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_22) @[registerfile.scala 16:31]
    reg register_23 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_23) @[registerfile.scala 16:31]
    reg register_24 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_24) @[registerfile.scala 16:31]
    reg register_25 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_25) @[registerfile.scala 16:31]
    reg register_26 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_26) @[registerfile.scala 16:31]
    reg register_27 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_27) @[registerfile.scala 16:31]
    reg register_28 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_28) @[registerfile.scala 16:31]
    reg register_29 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_29) @[registerfile.scala 16:31]
    reg register_30 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_30) @[registerfile.scala 16:31]
    reg register_31 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), register_31) @[registerfile.scala 16:31]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rs1), register_0) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rs1), register_1, _GEN_0) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rs1), register_2, _GEN_1) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rs1), register_3, _GEN_2) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rs1), register_4, _GEN_3) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rs1), register_5, _GEN_4) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rs1), register_6, _GEN_5) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rs1), register_7, _GEN_6) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rs1), register_8, _GEN_7) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rs1), register_9, _GEN_8) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rs1), register_10, _GEN_9) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rs1), register_11, _GEN_10) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rs1), register_12, _GEN_11) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rs1), register_13, _GEN_12) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rs1), register_14, _GEN_13) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rs1), register_15, _GEN_14) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rs1), register_16, _GEN_15) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rs1), register_17, _GEN_16) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rs1), register_18, _GEN_17) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rs1), register_19, _GEN_18) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rs1), register_20, _GEN_19) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rs1), register_21, _GEN_20) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rs1), register_22, _GEN_21) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rs1), register_23, _GEN_22) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rs1), register_24, _GEN_23) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rs1), register_25, _GEN_24) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rs1), register_26, _GEN_25) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rs1), register_27, _GEN_26) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rs1), register_28, _GEN_27) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rs1), register_29, _GEN_28) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rs1), register_30, _GEN_29) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rs1), register_31, _GEN_30) @[registerfile.scala 18:19 registerfile.scala 18:19]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rs2), register_0) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rs2), register_1, _GEN_32) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rs2), register_2, _GEN_33) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rs2), register_3, _GEN_34) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rs2), register_4, _GEN_35) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rs2), register_5, _GEN_36) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rs2), register_6, _GEN_37) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rs2), register_7, _GEN_38) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rs2), register_8, _GEN_39) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rs2), register_9, _GEN_40) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rs2), register_10, _GEN_41) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rs2), register_11, _GEN_42) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rs2), register_12, _GEN_43) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rs2), register_13, _GEN_44) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_rs2), register_14, _GEN_45) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rs2), register_15, _GEN_46) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_rs2), register_16, _GEN_47) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_rs2), register_17, _GEN_48) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_rs2), register_18, _GEN_49) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_rs2), register_19, _GEN_50) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_rs2), register_20, _GEN_51) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_rs2), register_21, _GEN_52) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_rs2), register_22, _GEN_53) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_rs2), register_23, _GEN_54) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_rs2), register_24, _GEN_55) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_rs2), register_25, _GEN_56) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_rs2), register_26, _GEN_57) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_rs2), register_27, _GEN_58) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_rs2), register_28, _GEN_59) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_rs2), register_29, _GEN_60) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_rs2), register_30, _GEN_61) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_rs2), register_31, _GEN_62) @[registerfile.scala 19:19 registerfile.scala 19:19]
    node _T = eq(io_RegWrite, UInt<1>("h1")) @[registerfile.scala 20:26]
    node _T_1 = neq(io_rd, UInt<1>("h0")) @[registerfile.scala 21:28]
    node _register_io_rd = io_WriteData @[registerfile.scala 21:60 registerfile.scala 21:60]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_rd), _register_io_rd, asSInt(UInt<1>("h0"))) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 17:21]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_rd), _register_io_rd, register_1) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_rd), _register_io_rd, register_2) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_rd), _register_io_rd, register_3) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_rd), _register_io_rd, register_4) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_rd), _register_io_rd, register_5) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_rd), _register_io_rd, register_6) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_rd), _register_io_rd, register_7) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_rd), _register_io_rd, register_8) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_rd), _register_io_rd, register_9) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_rd), _register_io_rd, register_10) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_rd), _register_io_rd, register_11) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_rd), _register_io_rd, register_12) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_rd), _register_io_rd, register_13) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_rd), _register_io_rd, register_14) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_rd), _register_io_rd, register_15) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_rd), _register_io_rd, register_16) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_rd), _register_io_rd, register_17) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_rd), _register_io_rd, register_18) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_rd), _register_io_rd, register_19) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_rd), _register_io_rd, register_20) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_rd), _register_io_rd, register_21) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_rd), _register_io_rd, register_22) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_rd), _register_io_rd, register_23) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_rd), _register_io_rd, register_24) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_rd), _register_io_rd, register_25) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_rd), _register_io_rd, register_26) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_rd), _register_io_rd, register_27) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_rd), _register_io_rd, register_28) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_rd), _register_io_rd, register_29) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_rd), _register_io_rd, register_30) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_rd), _register_io_rd, register_31) @[registerfile.scala 21:60 registerfile.scala 21:60 registerfile.scala 16:31]
    node _register_io_rd_0 = pad(asSInt(UInt<1>("h0")), 32) @[registerfile.scala 23:45 registerfile.scala 23:45]
    node _GEN_96 = mux(eq(UInt<1>("h0"), io_rd), _register_io_rd_0, asSInt(UInt<1>("h0"))) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 17:21]
    node _GEN_97 = mux(eq(UInt<1>("h1"), io_rd), _register_io_rd_0, register_1) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_98 = mux(eq(UInt<2>("h2"), io_rd), _register_io_rd_0, register_2) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_99 = mux(eq(UInt<2>("h3"), io_rd), _register_io_rd_0, register_3) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_100 = mux(eq(UInt<3>("h4"), io_rd), _register_io_rd_0, register_4) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_101 = mux(eq(UInt<3>("h5"), io_rd), _register_io_rd_0, register_5) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_102 = mux(eq(UInt<3>("h6"), io_rd), _register_io_rd_0, register_6) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_103 = mux(eq(UInt<3>("h7"), io_rd), _register_io_rd_0, register_7) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_104 = mux(eq(UInt<4>("h8"), io_rd), _register_io_rd_0, register_8) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_105 = mux(eq(UInt<4>("h9"), io_rd), _register_io_rd_0, register_9) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_106 = mux(eq(UInt<4>("ha"), io_rd), _register_io_rd_0, register_10) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_107 = mux(eq(UInt<4>("hb"), io_rd), _register_io_rd_0, register_11) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_108 = mux(eq(UInt<4>("hc"), io_rd), _register_io_rd_0, register_12) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_109 = mux(eq(UInt<4>("hd"), io_rd), _register_io_rd_0, register_13) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_110 = mux(eq(UInt<4>("he"), io_rd), _register_io_rd_0, register_14) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_111 = mux(eq(UInt<4>("hf"), io_rd), _register_io_rd_0, register_15) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_112 = mux(eq(UInt<5>("h10"), io_rd), _register_io_rd_0, register_16) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_113 = mux(eq(UInt<5>("h11"), io_rd), _register_io_rd_0, register_17) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_114 = mux(eq(UInt<5>("h12"), io_rd), _register_io_rd_0, register_18) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_115 = mux(eq(UInt<5>("h13"), io_rd), _register_io_rd_0, register_19) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_116 = mux(eq(UInt<5>("h14"), io_rd), _register_io_rd_0, register_20) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_117 = mux(eq(UInt<5>("h15"), io_rd), _register_io_rd_0, register_21) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_118 = mux(eq(UInt<5>("h16"), io_rd), _register_io_rd_0, register_22) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_119 = mux(eq(UInt<5>("h17"), io_rd), _register_io_rd_0, register_23) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_120 = mux(eq(UInt<5>("h18"), io_rd), _register_io_rd_0, register_24) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_121 = mux(eq(UInt<5>("h19"), io_rd), _register_io_rd_0, register_25) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_122 = mux(eq(UInt<5>("h1a"), io_rd), _register_io_rd_0, register_26) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_123 = mux(eq(UInt<5>("h1b"), io_rd), _register_io_rd_0, register_27) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_124 = mux(eq(UInt<5>("h1c"), io_rd), _register_io_rd_0, register_28) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_125 = mux(eq(UInt<5>("h1d"), io_rd), _register_io_rd_0, register_29) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_126 = mux(eq(UInt<5>("h1e"), io_rd), _register_io_rd_0, register_30) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_127 = mux(eq(UInt<5>("h1f"), io_rd), _register_io_rd_0, register_31) @[registerfile.scala 23:45 registerfile.scala 23:45 registerfile.scala 16:31]
    node _GEN_128 = mux(_T_1, _GEN_64, _GEN_96) @[registerfile.scala 21:43]
    node _GEN_129 = mux(_T_1, _GEN_65, _GEN_97) @[registerfile.scala 21:43]
    node _GEN_130 = mux(_T_1, _GEN_66, _GEN_98) @[registerfile.scala 21:43]
    node _GEN_131 = mux(_T_1, _GEN_67, _GEN_99) @[registerfile.scala 21:43]
    node _GEN_132 = mux(_T_1, _GEN_68, _GEN_100) @[registerfile.scala 21:43]
    node _GEN_133 = mux(_T_1, _GEN_69, _GEN_101) @[registerfile.scala 21:43]
    node _GEN_134 = mux(_T_1, _GEN_70, _GEN_102) @[registerfile.scala 21:43]
    node _GEN_135 = mux(_T_1, _GEN_71, _GEN_103) @[registerfile.scala 21:43]
    node _GEN_136 = mux(_T_1, _GEN_72, _GEN_104) @[registerfile.scala 21:43]
    node _GEN_137 = mux(_T_1, _GEN_73, _GEN_105) @[registerfile.scala 21:43]
    node _GEN_138 = mux(_T_1, _GEN_74, _GEN_106) @[registerfile.scala 21:43]
    node _GEN_139 = mux(_T_1, _GEN_75, _GEN_107) @[registerfile.scala 21:43]
    node _GEN_140 = mux(_T_1, _GEN_76, _GEN_108) @[registerfile.scala 21:43]
    node _GEN_141 = mux(_T_1, _GEN_77, _GEN_109) @[registerfile.scala 21:43]
    node _GEN_142 = mux(_T_1, _GEN_78, _GEN_110) @[registerfile.scala 21:43]
    node _GEN_143 = mux(_T_1, _GEN_79, _GEN_111) @[registerfile.scala 21:43]
    node _GEN_144 = mux(_T_1, _GEN_80, _GEN_112) @[registerfile.scala 21:43]
    node _GEN_145 = mux(_T_1, _GEN_81, _GEN_113) @[registerfile.scala 21:43]
    node _GEN_146 = mux(_T_1, _GEN_82, _GEN_114) @[registerfile.scala 21:43]
    node _GEN_147 = mux(_T_1, _GEN_83, _GEN_115) @[registerfile.scala 21:43]
    node _GEN_148 = mux(_T_1, _GEN_84, _GEN_116) @[registerfile.scala 21:43]
    node _GEN_149 = mux(_T_1, _GEN_85, _GEN_117) @[registerfile.scala 21:43]
    node _GEN_150 = mux(_T_1, _GEN_86, _GEN_118) @[registerfile.scala 21:43]
    node _GEN_151 = mux(_T_1, _GEN_87, _GEN_119) @[registerfile.scala 21:43]
    node _GEN_152 = mux(_T_1, _GEN_88, _GEN_120) @[registerfile.scala 21:43]
    node _GEN_153 = mux(_T_1, _GEN_89, _GEN_121) @[registerfile.scala 21:43]
    node _GEN_154 = mux(_T_1, _GEN_90, _GEN_122) @[registerfile.scala 21:43]
    node _GEN_155 = mux(_T_1, _GEN_91, _GEN_123) @[registerfile.scala 21:43]
    node _GEN_156 = mux(_T_1, _GEN_92, _GEN_124) @[registerfile.scala 21:43]
    node _GEN_157 = mux(_T_1, _GEN_93, _GEN_125) @[registerfile.scala 21:43]
    node _GEN_158 = mux(_T_1, _GEN_94, _GEN_126) @[registerfile.scala 21:43]
    node _GEN_159 = mux(_T_1, _GEN_95, _GEN_127) @[registerfile.scala 21:43]
    node _GEN_160 = mux(_T, _GEN_128, asSInt(UInt<1>("h0"))) @[registerfile.scala 20:34 registerfile.scala 17:21]
    node _GEN_161 = mux(_T, _GEN_129, register_1) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_162 = mux(_T, _GEN_130, register_2) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_163 = mux(_T, _GEN_131, register_3) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_164 = mux(_T, _GEN_132, register_4) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_165 = mux(_T, _GEN_133, register_5) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_166 = mux(_T, _GEN_134, register_6) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_167 = mux(_T, _GEN_135, register_7) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_168 = mux(_T, _GEN_136, register_8) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_169 = mux(_T, _GEN_137, register_9) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_170 = mux(_T, _GEN_138, register_10) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_171 = mux(_T, _GEN_139, register_11) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_172 = mux(_T, _GEN_140, register_12) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_173 = mux(_T, _GEN_141, register_13) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_174 = mux(_T, _GEN_142, register_14) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_175 = mux(_T, _GEN_143, register_15) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_176 = mux(_T, _GEN_144, register_16) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_177 = mux(_T, _GEN_145, register_17) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_178 = mux(_T, _GEN_146, register_18) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_179 = mux(_T, _GEN_147, register_19) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_180 = mux(_T, _GEN_148, register_20) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_181 = mux(_T, _GEN_149, register_21) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_182 = mux(_T, _GEN_150, register_22) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_183 = mux(_T, _GEN_151, register_23) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_184 = mux(_T, _GEN_152, register_24) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_185 = mux(_T, _GEN_153, register_25) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_186 = mux(_T, _GEN_154, register_26) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_187 = mux(_T, _GEN_155, register_27) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_188 = mux(_T, _GEN_156, register_28) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_189 = mux(_T, _GEN_157, register_29) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_190 = mux(_T, _GEN_158, register_30) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _GEN_191 = mux(_T, _GEN_159, register_31) @[registerfile.scala 20:34 registerfile.scala 16:31]
    node _register_WIRE_0 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_1 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_2 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_3 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_4 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_5 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_6 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_7 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_8 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_9 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_10 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_11 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_12 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_13 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_14 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_15 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_16 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_17 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_18 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_19 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_20 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_21 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_22 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_23 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_24 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_25 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_26 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_27 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_28 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_29 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_30 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_WIRE_31 = asSInt(UInt<32>("h0")) @[registerfile.scala 16:39 registerfile.scala 16:39]
    node _register_io_rs1 = _GEN_31 @[registerfile.scala 18:19]
    node _register_io_rs2 = _GEN_63 @[registerfile.scala 19:19]
    io_rdata1 <= _register_io_rs1 @[registerfile.scala 18:19]
    io_rdata2 <= _register_io_rs2 @[registerfile.scala 19:19]
    register_0 <= mux(reset, _register_WIRE_0, _GEN_160) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_1 <= mux(reset, _register_WIRE_1, _GEN_161) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_2 <= mux(reset, _register_WIRE_2, _GEN_162) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_3 <= mux(reset, _register_WIRE_3, _GEN_163) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_4 <= mux(reset, _register_WIRE_4, _GEN_164) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_5 <= mux(reset, _register_WIRE_5, _GEN_165) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_6 <= mux(reset, _register_WIRE_6, _GEN_166) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_7 <= mux(reset, _register_WIRE_7, _GEN_167) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_8 <= mux(reset, _register_WIRE_8, _GEN_168) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_9 <= mux(reset, _register_WIRE_9, _GEN_169) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_10 <= mux(reset, _register_WIRE_10, _GEN_170) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_11 <= mux(reset, _register_WIRE_11, _GEN_171) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_12 <= mux(reset, _register_WIRE_12, _GEN_172) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_13 <= mux(reset, _register_WIRE_13, _GEN_173) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_14 <= mux(reset, _register_WIRE_14, _GEN_174) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_15 <= mux(reset, _register_WIRE_15, _GEN_175) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_16 <= mux(reset, _register_WIRE_16, _GEN_176) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_17 <= mux(reset, _register_WIRE_17, _GEN_177) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_18 <= mux(reset, _register_WIRE_18, _GEN_178) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_19 <= mux(reset, _register_WIRE_19, _GEN_179) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_20 <= mux(reset, _register_WIRE_20, _GEN_180) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_21 <= mux(reset, _register_WIRE_21, _GEN_181) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_22 <= mux(reset, _register_WIRE_22, _GEN_182) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_23 <= mux(reset, _register_WIRE_23, _GEN_183) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_24 <= mux(reset, _register_WIRE_24, _GEN_184) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_25 <= mux(reset, _register_WIRE_25, _GEN_185) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_26 <= mux(reset, _register_WIRE_26, _GEN_186) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_27 <= mux(reset, _register_WIRE_27, _GEN_187) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_28 <= mux(reset, _register_WIRE_28, _GEN_188) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_29 <= mux(reset, _register_WIRE_29, _GEN_189) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_30 <= mux(reset, _register_WIRE_30, _GEN_190) @[registerfile.scala 16:31 registerfile.scala 16:31]
    register_31 <= mux(reset, _register_WIRE_31, _GEN_191) @[registerfile.scala 16:31 registerfile.scala 16:31]

  module configure :
    input clock : Clock
    input reset : UInt<1>
    input io_zimm : UInt<32>
    input io_rs1 : UInt<5>
    input io_rd : UInt<5>
    input io_rs1_readdata : SInt<32>
    input io_current_vl : SInt<32>
    output io_sew : UInt<3>
    output io_lmul : UInt<3>
    output io_vl : SInt<32>
    output io_rd_out : UInt<5>
    output io_avl_o : SInt<32>
    output io_valmax_o : SInt<32>
    output io_zimm_o : UInt<32>

    node vlmul = bits(io_zimm, 2, 0) @[configure.scala 24:24]
    node vsew = bits(io_zimm, 5, 3) @[configure.scala 25:22]
    node _T = eq(vlmul, UInt<3>("h5")) @[configure.scala 31:17]
    node _T_1 = eq(vsew, UInt<1>("h0")) @[configure.scala 33:20]
    node _T_2 = eq(vsew, UInt<1>("h1")) @[configure.scala 35:25]
    node _T_3 = eq(vsew, UInt<2>("h2")) @[configure.scala 37:25]
    node _valmax_T = asSInt(bits(asSInt(UInt<2>("h1")), 1, 1)) @[configure.scala 38:27]
    node _GEN_0 = mux(_T_3, _valmax_T, asSInt(UInt<1>("h0"))) @[configure.scala 37:38 configure.scala 38:20]
    node _GEN_1 = mux(_T_2, asSInt(UInt<2>("h1")), _GEN_0) @[configure.scala 35:38 configure.scala 36:20]
    node _GEN_2 = mux(_T_1, asSInt(UInt<3>("h2")), _GEN_1) @[configure.scala 33:33 configure.scala 34:20]
    node _T_4 = eq(vlmul, UInt<3>("h6")) @[configure.scala 44:22]
    node _T_5 = eq(vsew, UInt<1>("h0")) @[configure.scala 46:20]
    node _T_6 = eq(vsew, UInt<1>("h1")) @[configure.scala 48:25]
    node _T_7 = eq(vsew, UInt<2>("h2")) @[configure.scala 50:25]
    node _GEN_3 = mux(_T_7, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[configure.scala 50:38 configure.scala 51:20]
    node _GEN_4 = mux(_T_6, asSInt(UInt<3>("h2")), _GEN_3) @[configure.scala 48:38 configure.scala 49:20]
    node _GEN_5 = mux(_T_5, asSInt(UInt<4>("h4")), _GEN_4) @[configure.scala 46:33 configure.scala 47:20]
    node _T_8 = eq(vlmul, UInt<3>("h7")) @[configure.scala 56:22]
    node _T_9 = eq(vsew, UInt<1>("h0")) @[configure.scala 58:20]
    node _T_10 = eq(vsew, UInt<1>("h1")) @[configure.scala 60:25]
    node _T_11 = eq(vsew, UInt<2>("h2")) @[configure.scala 62:25]
    node _T_12 = eq(vsew, UInt<2>("h3")) @[configure.scala 64:25]
    node _GEN_6 = mux(_T_12, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[configure.scala 64:37 configure.scala 65:20]
    node _GEN_7 = mux(_T_11, asSInt(UInt<3>("h2")), _GEN_6) @[configure.scala 62:38 configure.scala 63:20]
    node _GEN_8 = mux(_T_10, asSInt(UInt<4>("h4")), _GEN_7) @[configure.scala 60:38 configure.scala 61:20]
    node _GEN_9 = mux(_T_9, asSInt(UInt<5>("h8")), _GEN_8) @[configure.scala 58:33 configure.scala 59:20]
    node _T_13 = eq(vlmul, UInt<1>("h0")) @[configure.scala 68:22]
    node _T_14 = eq(vsew, UInt<1>("h0")) @[configure.scala 69:20]
    node _T_15 = eq(vsew, UInt<1>("h1")) @[configure.scala 71:25]
    node _T_16 = eq(vsew, UInt<2>("h2")) @[configure.scala 73:25]
    node _T_17 = eq(vsew, UInt<2>("h3")) @[configure.scala 75:25]
    node _GEN_10 = mux(_T_17, asSInt(UInt<3>("h2")), asSInt(UInt<1>("h0"))) @[configure.scala 75:37 configure.scala 76:20]
    node _GEN_11 = mux(_T_16, asSInt(UInt<4>("h4")), _GEN_10) @[configure.scala 73:38 configure.scala 74:20]
    node _GEN_12 = mux(_T_15, asSInt(UInt<5>("h8")), _GEN_11) @[configure.scala 71:38 configure.scala 72:20]
    node _GEN_13 = mux(_T_14, asSInt(UInt<6>("h10")), _GEN_12) @[configure.scala 69:33 configure.scala 70:20]
    node _T_18 = eq(vlmul, UInt<1>("h1")) @[configure.scala 78:22]
    node _T_19 = eq(vsew, UInt<1>("h0")) @[configure.scala 79:20]
    node _T_20 = eq(vsew, UInt<1>("h1")) @[configure.scala 81:25]
    node _T_21 = eq(vsew, UInt<2>("h2")) @[configure.scala 83:25]
    node _T_22 = eq(vsew, UInt<2>("h3")) @[configure.scala 85:25]
    node _GEN_14 = mux(_T_22, asSInt(UInt<4>("h4")), asSInt(UInt<1>("h0"))) @[configure.scala 85:37 configure.scala 86:20]
    node _GEN_15 = mux(_T_21, asSInt(UInt<5>("h8")), _GEN_14) @[configure.scala 83:38 configure.scala 84:20]
    node _GEN_16 = mux(_T_20, asSInt(UInt<6>("h10")), _GEN_15) @[configure.scala 81:38 configure.scala 82:20]
    node _GEN_17 = mux(_T_19, asSInt(UInt<7>("h20")), _GEN_16) @[configure.scala 79:33 configure.scala 80:20]
    node _T_23 = eq(vlmul, UInt<2>("h2")) @[configure.scala 88:22]
    node _T_24 = eq(vsew, UInt<1>("h0")) @[configure.scala 89:20]
    node _T_25 = eq(vsew, UInt<1>("h1")) @[configure.scala 91:25]
    node _T_26 = eq(vsew, UInt<2>("h2")) @[configure.scala 93:25]
    node _T_27 = eq(vsew, UInt<2>("h3")) @[configure.scala 95:25]
    node _GEN_18 = mux(_T_27, asSInt(UInt<5>("h8")), asSInt(UInt<1>("h0"))) @[configure.scala 95:37 configure.scala 96:20]
    node _GEN_19 = mux(_T_26, asSInt(UInt<6>("h10")), _GEN_18) @[configure.scala 93:38 configure.scala 94:20]
    node _GEN_20 = mux(_T_25, asSInt(UInt<7>("h20")), _GEN_19) @[configure.scala 91:38 configure.scala 92:20]
    node _GEN_21 = mux(_T_24, asSInt(UInt<8>("h40")), _GEN_20) @[configure.scala 89:33 configure.scala 90:20]
    node _T_28 = eq(vlmul, UInt<2>("h3")) @[configure.scala 98:22]
    node _T_29 = eq(vsew, UInt<1>("h0")) @[configure.scala 99:20]
    node _T_30 = eq(vsew, UInt<1>("h1")) @[configure.scala 101:25]
    node _T_31 = eq(vsew, UInt<2>("h2")) @[configure.scala 103:25]
    node _T_32 = eq(vsew, UInt<2>("h3")) @[configure.scala 105:25]
    node _GEN_22 = mux(_T_32, asSInt(UInt<6>("h10")), asSInt(UInt<1>("h0"))) @[configure.scala 105:37 configure.scala 106:20]
    node _GEN_23 = mux(_T_31, asSInt(UInt<7>("h20")), _GEN_22) @[configure.scala 103:38 configure.scala 104:20]
    node _GEN_24 = mux(_T_30, asSInt(UInt<8>("h40")), _GEN_23) @[configure.scala 101:38 configure.scala 102:20]
    node _GEN_25 = mux(_T_29, asSInt(UInt<9>("h80")), _GEN_24) @[configure.scala 99:33 configure.scala 100:20]
    node _GEN_26 = mux(_T_28, _GEN_25, asSInt(UInt<1>("h0"))) @[configure.scala 98:35]
    node _GEN_27 = mux(_T_23, _GEN_21, _GEN_26) @[configure.scala 88:35]
    node _GEN_28 = mux(_T_18, _GEN_17, _GEN_27) @[configure.scala 78:35]
    node _GEN_29 = mux(_T_13, _GEN_13, _GEN_28) @[configure.scala 68:35]
    node _GEN_30 = mux(_T_8, _GEN_9, _GEN_29) @[configure.scala 56:35]
    node _GEN_31 = mux(_T_4, _GEN_5, _GEN_30) @[configure.scala 44:35]
    node _GEN_32 = mux(_T, _GEN_2, _GEN_31) @[configure.scala 31:30]
    node _avl_T = neq(io_rs1, UInt<1>("h0")) @[configure.scala 111:18]
    node _avl_T_1 = neq(io_rd, UInt<1>("h0")) @[configure.scala 112:15]
    node _avl_T_2 = eq(io_rs1, UInt<1>("h0")) @[configure.scala 112:40]
    node _avl_T_3 = and(_avl_T_1, _avl_T_2) @[configure.scala 112:30]
    node _avl_T_4 = eq(io_rs1, UInt<1>("h0")) @[configure.scala 113:16]
    node _avl_T_5 = eq(io_rd, UInt<1>("h0")) @[configure.scala 113:33]
    node _avl_T_6 = and(_avl_T_4, _avl_T_5) @[configure.scala 113:24]
    node _avl_T_7 = mux(_avl_T_6, io_current_vl, asSInt(UInt<1>("h0"))) @[configure.scala 113:8]
    node valmax = _GEN_32
    node _avl_T_8 = mux(_avl_T_3, valmax, _avl_T_7) @[configure.scala 112:8]
    node _avl_T_9 = mux(_avl_T, io_rs1_readdata, _avl_T_8) @[configure.scala 111:10]
    node avl = _avl_T_9
    node _T_33 = leq(avl, valmax) @[configure.scala 116:15]
    node _GEN_33 = mux(_T_33, avl, valmax) @[configure.scala 116:25 configure.scala 117:14 configure.scala 119:14]
    io_sew <= vsew @[configure.scala 125:7]
    io_lmul <= vlmul @[configure.scala 126:8]
    io_vl <= _GEN_33
    io_rd_out <= io_rd @[configure.scala 122:10]
    io_avl_o <= avl @[configure.scala 124:10]
    io_valmax_o <= valmax @[configure.scala 123:13]
    io_zimm_o <= io_zimm @[configure.scala 127:11]

  module vregfile :
    input clock : Clock
    input reset : UInt<1>
    input io_vs1_addr : UInt<5>
    input io_vs2_addr : UInt<5>
    input io_vd_addr : UInt<5>
    output io_vs0_data : SInt<128>
    output io_vs1_data : SInt<128>
    output io_vs2_data : SInt<128>
    output io_vddata_o : SInt<128>
    input io_vd_data : SInt<128>
    input io_reg_write : UInt<1>

    reg register_0 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_0) @[vectorreg.scala 28:25]
    reg register_1 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_1) @[vectorreg.scala 28:25]
    reg register_2 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_2) @[vectorreg.scala 28:25]
    reg register_3 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_3) @[vectorreg.scala 28:25]
    reg register_4 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_4) @[vectorreg.scala 28:25]
    reg register_5 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_5) @[vectorreg.scala 28:25]
    reg register_6 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_6) @[vectorreg.scala 28:25]
    reg register_7 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_7) @[vectorreg.scala 28:25]
    reg register_8 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_8) @[vectorreg.scala 28:25]
    reg register_9 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_9) @[vectorreg.scala 28:25]
    reg register_10 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_10) @[vectorreg.scala 28:25]
    reg register_11 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_11) @[vectorreg.scala 28:25]
    reg register_12 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_12) @[vectorreg.scala 28:25]
    reg register_13 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_13) @[vectorreg.scala 28:25]
    reg register_14 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_14) @[vectorreg.scala 28:25]
    reg register_15 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_15) @[vectorreg.scala 28:25]
    reg register_16 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_16) @[vectorreg.scala 28:25]
    reg register_17 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_17) @[vectorreg.scala 28:25]
    reg register_18 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_18) @[vectorreg.scala 28:25]
    reg register_19 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_19) @[vectorreg.scala 28:25]
    reg register_20 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_20) @[vectorreg.scala 28:25]
    reg register_21 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_21) @[vectorreg.scala 28:25]
    reg register_22 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_22) @[vectorreg.scala 28:25]
    reg register_23 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_23) @[vectorreg.scala 28:25]
    reg register_24 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_24) @[vectorreg.scala 28:25]
    reg register_25 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_25) @[vectorreg.scala 28:25]
    reg register_26 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_26) @[vectorreg.scala 28:25]
    reg register_27 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_27) @[vectorreg.scala 28:25]
    reg register_28 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_28) @[vectorreg.scala 28:25]
    reg register_29 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_29) @[vectorreg.scala 28:25]
    reg register_30 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_30) @[vectorreg.scala 28:25]
    reg register_31 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_31) @[vectorreg.scala 28:25]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_vs1_addr), register_0) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_vs1_addr), register_1, _GEN_0) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_vs1_addr), register_2, _GEN_1) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_vs1_addr), register_3, _GEN_2) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_vs1_addr), register_4, _GEN_3) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_vs1_addr), register_5, _GEN_4) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_vs1_addr), register_6, _GEN_5) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_vs1_addr), register_7, _GEN_6) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_vs1_addr), register_8, _GEN_7) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_vs1_addr), register_9, _GEN_8) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_vs1_addr), register_10, _GEN_9) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_vs1_addr), register_11, _GEN_10) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_vs1_addr), register_12, _GEN_11) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_vs1_addr), register_13, _GEN_12) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_vs1_addr), register_14, _GEN_13) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_vs1_addr), register_15, _GEN_14) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_vs1_addr), register_16, _GEN_15) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_vs1_addr), register_17, _GEN_16) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_vs1_addr), register_18, _GEN_17) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_vs1_addr), register_19, _GEN_18) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_vs1_addr), register_20, _GEN_19) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_vs1_addr), register_21, _GEN_20) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_vs1_addr), register_22, _GEN_21) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_vs1_addr), register_23, _GEN_22) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_vs1_addr), register_24, _GEN_23) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_vs1_addr), register_25, _GEN_24) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_vs1_addr), register_26, _GEN_25) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_vs1_addr), register_27, _GEN_26) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_vs1_addr), register_28, _GEN_27) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_vs1_addr), register_29, _GEN_28) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_vs1_addr), register_30, _GEN_29) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_vs1_addr), register_31, _GEN_30) @[vectorreg.scala 30:13 vectorreg.scala 30:13]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_vs2_addr), register_0) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_vs2_addr), register_1, _GEN_32) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_vs2_addr), register_2, _GEN_33) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_vs2_addr), register_3, _GEN_34) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_vs2_addr), register_4, _GEN_35) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_vs2_addr), register_5, _GEN_36) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_vs2_addr), register_6, _GEN_37) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_vs2_addr), register_7, _GEN_38) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_vs2_addr), register_8, _GEN_39) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_vs2_addr), register_9, _GEN_40) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_vs2_addr), register_10, _GEN_41) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_vs2_addr), register_11, _GEN_42) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_vs2_addr), register_12, _GEN_43) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_vs2_addr), register_13, _GEN_44) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_vs2_addr), register_14, _GEN_45) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_vs2_addr), register_15, _GEN_46) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_vs2_addr), register_16, _GEN_47) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_vs2_addr), register_17, _GEN_48) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_vs2_addr), register_18, _GEN_49) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_vs2_addr), register_19, _GEN_50) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_vs2_addr), register_20, _GEN_51) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_vs2_addr), register_21, _GEN_52) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_vs2_addr), register_22, _GEN_53) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_vs2_addr), register_23, _GEN_54) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_vs2_addr), register_24, _GEN_55) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_vs2_addr), register_25, _GEN_56) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_vs2_addr), register_26, _GEN_57) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_vs2_addr), register_27, _GEN_58) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_vs2_addr), register_28, _GEN_59) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_vs2_addr), register_29, _GEN_60) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_vs2_addr), register_30, _GEN_61) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_vs2_addr), register_31, _GEN_62) @[vectorreg.scala 31:13 vectorreg.scala 31:13]
    node _GEN_64 = validif(eq(UInt<1>("h0"), io_vd_addr), register_0) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_vd_addr), register_1, _GEN_64) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_vd_addr), register_2, _GEN_65) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_vd_addr), register_3, _GEN_66) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_vd_addr), register_4, _GEN_67) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_vd_addr), register_5, _GEN_68) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_vd_addr), register_6, _GEN_69) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_vd_addr), register_7, _GEN_70) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_vd_addr), register_8, _GEN_71) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_vd_addr), register_9, _GEN_72) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_vd_addr), register_10, _GEN_73) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_vd_addr), register_11, _GEN_74) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_vd_addr), register_12, _GEN_75) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_vd_addr), register_13, _GEN_76) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_vd_addr), register_14, _GEN_77) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_vd_addr), register_15, _GEN_78) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_vd_addr), register_16, _GEN_79) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_vd_addr), register_17, _GEN_80) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_vd_addr), register_18, _GEN_81) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_vd_addr), register_19, _GEN_82) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_vd_addr), register_20, _GEN_83) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_vd_addr), register_21, _GEN_84) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_vd_addr), register_22, _GEN_85) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_vd_addr), register_23, _GEN_86) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_vd_addr), register_24, _GEN_87) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_vd_addr), register_25, _GEN_88) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_vd_addr), register_26, _GEN_89) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_vd_addr), register_27, _GEN_90) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_vd_addr), register_28, _GEN_91) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_vd_addr), register_29, _GEN_92) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_vd_addr), register_30, _GEN_93) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_vd_addr), register_31, _GEN_94) @[vectorreg.scala 33:13 vectorreg.scala 33:13]
    node _register_io_vd_addr_0 = io_vd_data @[vectorreg.scala 36:28 vectorreg.scala 36:28]
    node _GEN_96 = mux(eq(UInt<1>("h0"), io_vd_addr), _register_io_vd_addr_0, register_0) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_97 = mux(eq(UInt<1>("h1"), io_vd_addr), _register_io_vd_addr_0, register_1) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_98 = mux(eq(UInt<2>("h2"), io_vd_addr), _register_io_vd_addr_0, register_2) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_99 = mux(eq(UInt<2>("h3"), io_vd_addr), _register_io_vd_addr_0, register_3) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_100 = mux(eq(UInt<3>("h4"), io_vd_addr), _register_io_vd_addr_0, register_4) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_101 = mux(eq(UInt<3>("h5"), io_vd_addr), _register_io_vd_addr_0, register_5) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_102 = mux(eq(UInt<3>("h6"), io_vd_addr), _register_io_vd_addr_0, register_6) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_103 = mux(eq(UInt<3>("h7"), io_vd_addr), _register_io_vd_addr_0, register_7) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_104 = mux(eq(UInt<4>("h8"), io_vd_addr), _register_io_vd_addr_0, register_8) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_105 = mux(eq(UInt<4>("h9"), io_vd_addr), _register_io_vd_addr_0, register_9) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_106 = mux(eq(UInt<4>("ha"), io_vd_addr), _register_io_vd_addr_0, register_10) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_107 = mux(eq(UInt<4>("hb"), io_vd_addr), _register_io_vd_addr_0, register_11) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_108 = mux(eq(UInt<4>("hc"), io_vd_addr), _register_io_vd_addr_0, register_12) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_109 = mux(eq(UInt<4>("hd"), io_vd_addr), _register_io_vd_addr_0, register_13) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_110 = mux(eq(UInt<4>("he"), io_vd_addr), _register_io_vd_addr_0, register_14) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_111 = mux(eq(UInt<4>("hf"), io_vd_addr), _register_io_vd_addr_0, register_15) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_112 = mux(eq(UInt<5>("h10"), io_vd_addr), _register_io_vd_addr_0, register_16) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_113 = mux(eq(UInt<5>("h11"), io_vd_addr), _register_io_vd_addr_0, register_17) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_114 = mux(eq(UInt<5>("h12"), io_vd_addr), _register_io_vd_addr_0, register_18) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_115 = mux(eq(UInt<5>("h13"), io_vd_addr), _register_io_vd_addr_0, register_19) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_116 = mux(eq(UInt<5>("h14"), io_vd_addr), _register_io_vd_addr_0, register_20) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_117 = mux(eq(UInt<5>("h15"), io_vd_addr), _register_io_vd_addr_0, register_21) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_118 = mux(eq(UInt<5>("h16"), io_vd_addr), _register_io_vd_addr_0, register_22) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_119 = mux(eq(UInt<5>("h17"), io_vd_addr), _register_io_vd_addr_0, register_23) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_120 = mux(eq(UInt<5>("h18"), io_vd_addr), _register_io_vd_addr_0, register_24) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_121 = mux(eq(UInt<5>("h19"), io_vd_addr), _register_io_vd_addr_0, register_25) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_122 = mux(eq(UInt<5>("h1a"), io_vd_addr), _register_io_vd_addr_0, register_26) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_123 = mux(eq(UInt<5>("h1b"), io_vd_addr), _register_io_vd_addr_0, register_27) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_124 = mux(eq(UInt<5>("h1c"), io_vd_addr), _register_io_vd_addr_0, register_28) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_125 = mux(eq(UInt<5>("h1d"), io_vd_addr), _register_io_vd_addr_0, register_29) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_126 = mux(eq(UInt<5>("h1e"), io_vd_addr), _register_io_vd_addr_0, register_30) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_127 = mux(eq(UInt<5>("h1f"), io_vd_addr), _register_io_vd_addr_0, register_31) @[vectorreg.scala 36:28 vectorreg.scala 36:28 vectorreg.scala 28:25]
    node _GEN_128 = mux(io_reg_write, _GEN_96, register_0) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_129 = mux(io_reg_write, _GEN_97, register_1) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_130 = mux(io_reg_write, _GEN_98, register_2) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_131 = mux(io_reg_write, _GEN_99, register_3) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_132 = mux(io_reg_write, _GEN_100, register_4) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_133 = mux(io_reg_write, _GEN_101, register_5) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_134 = mux(io_reg_write, _GEN_102, register_6) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_135 = mux(io_reg_write, _GEN_103, register_7) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_136 = mux(io_reg_write, _GEN_104, register_8) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_137 = mux(io_reg_write, _GEN_105, register_9) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_138 = mux(io_reg_write, _GEN_106, register_10) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_139 = mux(io_reg_write, _GEN_107, register_11) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_140 = mux(io_reg_write, _GEN_108, register_12) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_141 = mux(io_reg_write, _GEN_109, register_13) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_142 = mux(io_reg_write, _GEN_110, register_14) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_143 = mux(io_reg_write, _GEN_111, register_15) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_144 = mux(io_reg_write, _GEN_112, register_16) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_145 = mux(io_reg_write, _GEN_113, register_17) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_146 = mux(io_reg_write, _GEN_114, register_18) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_147 = mux(io_reg_write, _GEN_115, register_19) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_148 = mux(io_reg_write, _GEN_116, register_20) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_149 = mux(io_reg_write, _GEN_117, register_21) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_150 = mux(io_reg_write, _GEN_118, register_22) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_151 = mux(io_reg_write, _GEN_119, register_23) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_152 = mux(io_reg_write, _GEN_120, register_24) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_153 = mux(io_reg_write, _GEN_121, register_25) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_154 = mux(io_reg_write, _GEN_122, register_26) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_155 = mux(io_reg_write, _GEN_123, register_27) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_156 = mux(io_reg_write, _GEN_124, register_28) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_157 = mux(io_reg_write, _GEN_125, register_29) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_158 = mux(io_reg_write, _GEN_126, register_30) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _GEN_159 = mux(io_reg_write, _GEN_127, register_31) @[vectorreg.scala 35:23 vectorreg.scala 28:25]
    node _register_WIRE_0 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_1 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_2 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_3 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_4 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_5 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_6 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_7 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_8 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_9 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_10 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_11 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_12 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_13 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_14 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_15 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_16 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_17 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_18 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_19 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_20 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_21 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_22 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_23 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_24 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_25 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_26 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_27 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_28 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_29 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_30 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_WIRE_31 = asSInt(UInt<128>("h0")) @[vectorreg.scala 28:33 vectorreg.scala 28:33]
    node _register_io_vs1_addr = _GEN_31 @[vectorreg.scala 30:13]
    node _register_io_vs2_addr = _GEN_63 @[vectorreg.scala 31:13]
    node _register_io_vd_addr = _GEN_95 @[vectorreg.scala 33:13]
    io_vs0_data <= register_0 @[vectorreg.scala 32:13]
    io_vs1_data <= _register_io_vs1_addr @[vectorreg.scala 30:13]
    io_vs2_data <= _register_io_vs2_addr @[vectorreg.scala 31:13]
    io_vddata_o <= _register_io_vd_addr @[vectorreg.scala 33:13]
    register_0 <= mux(reset, _register_WIRE_0, _GEN_128) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_1 <= mux(reset, _register_WIRE_1, _GEN_129) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_2 <= mux(reset, _register_WIRE_2, _GEN_130) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_3 <= mux(reset, _register_WIRE_3, _GEN_131) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_4 <= mux(reset, _register_WIRE_4, _GEN_132) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_5 <= mux(reset, _register_WIRE_5, _GEN_133) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_6 <= mux(reset, _register_WIRE_6, _GEN_134) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_7 <= mux(reset, _register_WIRE_7, _GEN_135) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_8 <= mux(reset, _register_WIRE_8, _GEN_136) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_9 <= mux(reset, _register_WIRE_9, _GEN_137) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_10 <= mux(reset, _register_WIRE_10, _GEN_138) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_11 <= mux(reset, _register_WIRE_11, _GEN_139) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_12 <= mux(reset, _register_WIRE_12, _GEN_140) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_13 <= mux(reset, _register_WIRE_13, _GEN_141) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_14 <= mux(reset, _register_WIRE_14, _GEN_142) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_15 <= mux(reset, _register_WIRE_15, _GEN_143) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_16 <= mux(reset, _register_WIRE_16, _GEN_144) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_17 <= mux(reset, _register_WIRE_17, _GEN_145) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_18 <= mux(reset, _register_WIRE_18, _GEN_146) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_19 <= mux(reset, _register_WIRE_19, _GEN_147) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_20 <= mux(reset, _register_WIRE_20, _GEN_148) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_21 <= mux(reset, _register_WIRE_21, _GEN_149) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_22 <= mux(reset, _register_WIRE_22, _GEN_150) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_23 <= mux(reset, _register_WIRE_23, _GEN_151) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_24 <= mux(reset, _register_WIRE_24, _GEN_152) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_25 <= mux(reset, _register_WIRE_25, _GEN_153) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_26 <= mux(reset, _register_WIRE_26, _GEN_154) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_27 <= mux(reset, _register_WIRE_27, _GEN_155) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_28 <= mux(reset, _register_WIRE_28, _GEN_156) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_29 <= mux(reset, _register_WIRE_29, _GEN_157) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_30 <= mux(reset, _register_WIRE_30, _GEN_158) @[vectorreg.scala 28:25 vectorreg.scala 28:25]
    register_31 <= mux(reset, _register_WIRE_31, _GEN_159) @[vectorreg.scala 28:25 vectorreg.scala 28:25]

  module Tail_Mask :
    input clock : Clock
    input reset : UInt<1>
    input io_vl : UInt<32>
    input io_sew : UInt<3>
    input io_vma : UInt<1>
    input io_vta : UInt<1>
    input io_vm : UInt<1>
    input io_vs0 : SInt<128>
    input io_vd : SInt<128>
    input io_vdata : SInt<128>
    output io_v_data_out : UInt<128>

    node _sew_8_vd_0_T = bits(io_vd, 7, 0) @[tailmask.scala 40:25]
    node _sew_8_vd_1_T = bits(io_vd, 15, 8) @[tailmask.scala 41:25]
    node _sew_8_vd_2_T = bits(io_vd, 23, 16) @[tailmask.scala 42:25]
    node _sew_8_vd_3_T = bits(io_vd, 31, 24) @[tailmask.scala 43:25]
    node _sew_8_vd_4_T = bits(io_vd, 39, 32) @[tailmask.scala 44:25]
    node _sew_8_vd_5_T = bits(io_vd, 47, 40) @[tailmask.scala 45:25]
    node _sew_8_vd_6_T = bits(io_vd, 55, 48) @[tailmask.scala 46:25]
    node _sew_8_vd_7_T = bits(io_vd, 63, 56) @[tailmask.scala 47:25]
    node _sew_8_vd_8_T = bits(io_vd, 71, 64) @[tailmask.scala 48:25]
    node _sew_8_vd_9_T = bits(io_vd, 79, 72) @[tailmask.scala 49:25]
    node _sew_8_vd_10_T = bits(io_vd, 87, 80) @[tailmask.scala 50:26]
    node _sew_8_vd_11_T = bits(io_vd, 95, 88) @[tailmask.scala 51:26]
    node _sew_8_vd_12_T = bits(io_vd, 103, 96) @[tailmask.scala 52:26]
    node _sew_8_vd_13_T = bits(io_vd, 111, 104) @[tailmask.scala 53:26]
    node _sew_8_vd_14_T = bits(io_vd, 119, 112) @[tailmask.scala 54:26]
    node _sew_8_vd_15_T = bits(io_vd, 127, 120) @[tailmask.scala 55:26]
    node _sew_16_vd_0_T = bits(io_vd, 15, 0) @[tailmask.scala 59:26]
    node _sew_16_vd_1_T = bits(io_vd, 31, 16) @[tailmask.scala 60:26]
    node _sew_16_vd_2_T = bits(io_vd, 47, 32) @[tailmask.scala 61:26]
    node _sew_16_vd_3_T = bits(io_vd, 63, 48) @[tailmask.scala 62:26]
    node _sew_16_vd_4_T = bits(io_vd, 79, 64) @[tailmask.scala 63:26]
    node _sew_16_vd_5_T = bits(io_vd, 95, 80) @[tailmask.scala 64:26]
    node _sew_16_vd_6_T = bits(io_vd, 111, 96) @[tailmask.scala 65:26]
    node _sew_16_vd_7_T = bits(io_vd, 127, 112) @[tailmask.scala 66:26]
    node _sew_32_vd_0_T = bits(io_vd, 31, 0) @[tailmask.scala 69:26]
    node _sew_32_vd_1_T = bits(io_vd, 63, 32) @[tailmask.scala 70:26]
    node _sew_32_vd_2_T = bits(io_vd, 95, 64) @[tailmask.scala 71:26]
    node _sew_32_vd_3_T = bits(io_vd, 127, 96) @[tailmask.scala 72:26]
    node _sew_64_vd_0_T = bits(io_vd, 63, 0) @[tailmask.scala 75:26]
    node _sew_64_vd_1_T = bits(io_vd, 127, 64) @[tailmask.scala 76:26]
    node _sew_8_vdata_0_T = bits(io_vdata, 7, 0) @[tailmask.scala 80:31]
    node _sew_8_vdata_1_T = bits(io_vdata, 15, 8) @[tailmask.scala 81:31]
    node _sew_8_vdata_2_T = bits(io_vdata, 23, 16) @[tailmask.scala 82:31]
    node _sew_8_vdata_3_T = bits(io_vdata, 31, 24) @[tailmask.scala 83:31]
    node _sew_8_vdata_4_T = bits(io_vdata, 39, 32) @[tailmask.scala 84:31]
    node _sew_8_vdata_5_T = bits(io_vdata, 47, 40) @[tailmask.scala 85:31]
    node _sew_8_vdata_6_T = bits(io_vdata, 55, 48) @[tailmask.scala 86:31]
    node _sew_8_vdata_7_T = bits(io_vdata, 63, 56) @[tailmask.scala 87:31]
    node _sew_8_vdata_8_T = bits(io_vdata, 71, 64) @[tailmask.scala 88:31]
    node _sew_8_vdata_9_T = bits(io_vdata, 79, 72) @[tailmask.scala 89:31]
    node _sew_8_vdata_10_T = bits(io_vdata, 87, 80) @[tailmask.scala 90:32]
    node _sew_8_vdata_11_T = bits(io_vdata, 95, 88) @[tailmask.scala 91:32]
    node _sew_8_vdata_12_T = bits(io_vdata, 103, 96) @[tailmask.scala 92:32]
    node _sew_8_vdata_13_T = bits(io_vdata, 111, 104) @[tailmask.scala 93:32]
    node _sew_8_vdata_14_T = bits(io_vdata, 119, 112) @[tailmask.scala 94:32]
    node _sew_8_vdata_15_T = bits(io_vdata, 127, 120) @[tailmask.scala 95:32]
    node _sew_16_vdata_0_T = bits(io_vdata, 15, 0) @[tailmask.scala 98:32]
    node _sew_16_vdata_1_T = bits(io_vdata, 31, 16) @[tailmask.scala 99:32]
    node _sew_16_vdata_2_T = bits(io_vdata, 47, 32) @[tailmask.scala 100:32]
    node _sew_16_vdata_3_T = bits(io_vdata, 63, 48) @[tailmask.scala 101:32]
    node _sew_16_vdata_4_T = bits(io_vdata, 79, 64) @[tailmask.scala 102:32]
    node _sew_16_vdata_5_T = bits(io_vdata, 95, 80) @[tailmask.scala 103:32]
    node _sew_16_vdata_6_T = bits(io_vdata, 111, 96) @[tailmask.scala 104:32]
    node _sew_16_vdata_7_T = bits(io_vdata, 127, 112) @[tailmask.scala 105:32]
    node _sew_32_vdata_0_T = bits(io_vdata, 31, 0) @[tailmask.scala 108:32]
    node _sew_32_vdata_1_T = bits(io_vdata, 63, 32) @[tailmask.scala 109:32]
    node _sew_32_vdata_2_T = bits(io_vdata, 95, 64) @[tailmask.scala 110:32]
    node _sew_32_vdata_3_T = bits(io_vdata, 127, 96) @[tailmask.scala 111:32]
    node _sew_64_vdata_0_T = bits(io_vdata, 63, 0) @[tailmask.scala 114:32]
    node _sew_64_vdata_1_T = bits(io_vdata, 127, 64) @[tailmask.scala 115:32]
    node _T = eq(io_sew, UInt<2>("h3")) @[tailmask.scala 120:16]
    node _T_1 = lt(UInt<1>("h0"), UInt<1>("h0")) @[tailmask.scala 123:19]
    node _T_2 = geq(UInt<1>("h0"), UInt<1>("h0")) @[tailmask.scala 125:24]
    node _T_3 = leq(UInt<1>("h0"), io_vl) @[tailmask.scala 125:42]
    node _T_4 = and(_T_2, _T_3) @[tailmask.scala 125:35]
    node _T_5 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 126:21]
    node _T_6 = bits(io_vs0, 0, 0) @[tailmask.scala 127:22]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[tailmask.scala 127:26]
    node _T_8 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 127:44]
    node _T_9 = and(_T_7, _T_8) @[tailmask.scala 127:34]
    node _T_10 = bits(io_vs0, 0, 0) @[tailmask.scala 129:29]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[tailmask.scala 129:33]
    node _T_12 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 129:51]
    node _T_13 = and(_T_11, _T_12) @[tailmask.scala 129:41]
    node sew_64_vdata_0 = _sew_64_vdata_0_T @[tailmask.scala 31:31 tailmask.scala 114:21]
    node _GEN_0 = mux(_T_13, UInt<64>("hffffffffffffffff"), sew_64_vdata_0) @[tailmask.scala 129:59 tailmask.scala 130:34 tailmask.scala 132:34]
    node sew_64_vd_0 = _sew_64_vd_0_T @[tailmask.scala 26:28 tailmask.scala 75:18]
    node _GEN_1 = mux(_T_9, sew_64_vd_0, _GEN_0) @[tailmask.scala 127:53 tailmask.scala 128:36]
    node _GEN_2 = mux(_T_5, _GEN_1, sew_64_vdata_0) @[tailmask.scala 126:29 tailmask.scala 135:30]
    node _T_14 = gt(UInt<1>("h0"), io_vl) @[tailmask.scala 138:22]
    node _T_15 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 139:24]
    node _T_16 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 141:30]
    node _GEN_3 = mux(_T_16, UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[tailmask.scala 141:39 tailmask.scala 142:34 tailmask.scala 36:36]
    node _GEN_4 = mux(_T_15, sew_64_vd_0, _GEN_3) @[tailmask.scala 139:31 tailmask.scala 140:34]
    node _GEN_5 = mux(_T_14, _GEN_4, UInt<64>("h0")) @[tailmask.scala 138:31 tailmask.scala 36:36]
    node _GEN_6 = mux(_T_4, _GEN_2, _GEN_5) @[tailmask.scala 125:53]
    node _GEN_7 = mux(_T_1, sew_64_vd_0, _GEN_6) @[tailmask.scala 123:29 tailmask.scala 124:32]
    node _T_17 = lt(UInt<1>("h1"), UInt<1>("h0")) @[tailmask.scala 123:19]
    node _T_18 = geq(UInt<1>("h1"), UInt<1>("h0")) @[tailmask.scala 125:24]
    node _T_19 = leq(UInt<1>("h1"), io_vl) @[tailmask.scala 125:42]
    node _T_20 = and(_T_18, _T_19) @[tailmask.scala 125:35]
    node _T_21 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 126:21]
    node _T_22 = bits(io_vs0, 1, 1) @[tailmask.scala 127:22]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[tailmask.scala 127:26]
    node _T_24 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 127:44]
    node _T_25 = and(_T_23, _T_24) @[tailmask.scala 127:34]
    node _T_26 = bits(io_vs0, 1, 1) @[tailmask.scala 129:29]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[tailmask.scala 129:33]
    node _T_28 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 129:51]
    node _T_29 = and(_T_27, _T_28) @[tailmask.scala 129:41]
    node sew_64_vdata_1 = _sew_64_vdata_1_T @[tailmask.scala 31:31 tailmask.scala 115:21]
    node _GEN_8 = mux(_T_29, UInt<64>("hffffffffffffffff"), sew_64_vdata_1) @[tailmask.scala 129:59 tailmask.scala 130:34 tailmask.scala 132:34]
    node sew_64_vd_1 = _sew_64_vd_1_T @[tailmask.scala 26:28 tailmask.scala 76:18]
    node _GEN_9 = mux(_T_25, sew_64_vd_1, _GEN_8) @[tailmask.scala 127:53 tailmask.scala 128:36]
    node _GEN_10 = mux(_T_21, _GEN_9, sew_64_vdata_1) @[tailmask.scala 126:29 tailmask.scala 135:30]
    node _T_30 = gt(UInt<1>("h1"), io_vl) @[tailmask.scala 138:22]
    node _T_31 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 139:24]
    node _T_32 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 141:30]
    node _GEN_11 = mux(_T_32, UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[tailmask.scala 141:39 tailmask.scala 142:34 tailmask.scala 36:36]
    node _GEN_12 = mux(_T_31, sew_64_vd_1, _GEN_11) @[tailmask.scala 139:31 tailmask.scala 140:34]
    node _GEN_13 = mux(_T_30, _GEN_12, UInt<64>("h0")) @[tailmask.scala 138:31 tailmask.scala 36:36]
    node _GEN_14 = mux(_T_20, _GEN_10, _GEN_13) @[tailmask.scala 125:53]
    node _GEN_15 = mux(_T_17, sew_64_vd_1, _GEN_14) @[tailmask.scala 123:29 tailmask.scala 124:32]
    node _GEN_312 = mux(_T, _GEN_15, UInt<64>("h0")) @[tailmask.scala 120:29 tailmask.scala 36:36]
    node sew_64_v_data_out_1 = _GEN_312 @[tailmask.scala 36:36]
    node _GEN_311 = mux(_T, _GEN_7, UInt<64>("h0")) @[tailmask.scala 120:29 tailmask.scala 36:36]
    node sew_64_v_data_out_0 = _GEN_311 @[tailmask.scala 36:36]
    node _io_v_data_out_T = cat(sew_64_v_data_out_1, sew_64_v_data_out_0) @[Cat.scala 30:58]
    node _T_33 = eq(io_sew, UInt<2>("h2")) @[tailmask.scala 148:21]
    node _T_34 = lt(UInt<1>("h0"), UInt<1>("h0")) @[tailmask.scala 151:19]
    node _T_35 = geq(UInt<1>("h0"), UInt<1>("h0")) @[tailmask.scala 153:24]
    node _T_36 = leq(UInt<1>("h0"), io_vl) @[tailmask.scala 153:42]
    node _T_37 = and(_T_35, _T_36) @[tailmask.scala 153:35]
    node _T_38 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 154:25]
    node _T_39 = bits(io_vs0, 0, 0) @[tailmask.scala 155:26]
    node _T_40 = eq(_T_39, UInt<1>("h0")) @[tailmask.scala 155:30]
    node _T_41 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 155:48]
    node _T_42 = and(_T_40, _T_41) @[tailmask.scala 155:38]
    node _T_43 = bits(io_vs0, 0, 0) @[tailmask.scala 158:33]
    node _T_44 = eq(_T_43, UInt<1>("h0")) @[tailmask.scala 158:37]
    node _T_45 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 158:55]
    node _T_46 = and(_T_44, _T_45) @[tailmask.scala 158:45]
    node sew_32_vdata_0 = _sew_32_vdata_0_T @[tailmask.scala 30:31 tailmask.scala 108:21]
    node _GEN_16 = mux(_T_46, UInt<32>("hffffffff"), sew_32_vdata_0) @[tailmask.scala 158:63 tailmask.scala 159:38 tailmask.scala 162:38]
    node sew_32_vd_0 = _sew_32_vd_0_T @[tailmask.scala 25:28 tailmask.scala 69:18]
    node _GEN_17 = mux(_T_42, sew_32_vd_0, _GEN_16) @[tailmask.scala 155:57 tailmask.scala 156:38]
    node _GEN_18 = mux(_T_38, _GEN_17, sew_32_vdata_0) @[tailmask.scala 154:33 tailmask.scala 166:30]
    node _T_47 = gt(UInt<1>("h0"), io_vl) @[tailmask.scala 169:23]
    node _T_48 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 170:26]
    node _T_49 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 172:32]
    node _GEN_19 = mux(_T_49, UInt<32>("hffffffff"), UInt<32>("h0")) @[tailmask.scala 172:41 tailmask.scala 173:36 tailmask.scala 35:36]
    node _GEN_20 = mux(_T_48, sew_32_vd_0, _GEN_19) @[tailmask.scala 170:33 tailmask.scala 171:36]
    node _GEN_21 = mux(_T_47, _GEN_20, UInt<32>("h0")) @[tailmask.scala 169:31 tailmask.scala 35:36]
    node _GEN_22 = mux(_T_37, _GEN_18, _GEN_21) @[tailmask.scala 153:53]
    node _GEN_23 = mux(_T_34, sew_32_vd_0, _GEN_22) @[tailmask.scala 151:29 tailmask.scala 152:32]
    node _T_50 = lt(UInt<1>("h1"), UInt<1>("h0")) @[tailmask.scala 151:19]
    node _T_51 = geq(UInt<1>("h1"), UInt<1>("h0")) @[tailmask.scala 153:24]
    node _T_52 = leq(UInt<1>("h1"), io_vl) @[tailmask.scala 153:42]
    node _T_53 = and(_T_51, _T_52) @[tailmask.scala 153:35]
    node _T_54 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 154:25]
    node _T_55 = bits(io_vs0, 1, 1) @[tailmask.scala 155:26]
    node _T_56 = eq(_T_55, UInt<1>("h0")) @[tailmask.scala 155:30]
    node _T_57 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 155:48]
    node _T_58 = and(_T_56, _T_57) @[tailmask.scala 155:38]
    node _T_59 = bits(io_vs0, 1, 1) @[tailmask.scala 158:33]
    node _T_60 = eq(_T_59, UInt<1>("h0")) @[tailmask.scala 158:37]
    node _T_61 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 158:55]
    node _T_62 = and(_T_60, _T_61) @[tailmask.scala 158:45]
    node sew_32_vdata_1 = _sew_32_vdata_1_T @[tailmask.scala 30:31 tailmask.scala 109:21]
    node _GEN_24 = mux(_T_62, UInt<32>("hffffffff"), sew_32_vdata_1) @[tailmask.scala 158:63 tailmask.scala 159:38 tailmask.scala 162:38]
    node sew_32_vd_1 = _sew_32_vd_1_T @[tailmask.scala 25:28 tailmask.scala 70:18]
    node _GEN_25 = mux(_T_58, sew_32_vd_1, _GEN_24) @[tailmask.scala 155:57 tailmask.scala 156:38]
    node _GEN_26 = mux(_T_54, _GEN_25, sew_32_vdata_1) @[tailmask.scala 154:33 tailmask.scala 166:30]
    node _T_63 = gt(UInt<1>("h1"), io_vl) @[tailmask.scala 169:23]
    node _T_64 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 170:26]
    node _T_65 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 172:32]
    node _GEN_27 = mux(_T_65, UInt<32>("hffffffff"), UInt<32>("h0")) @[tailmask.scala 172:41 tailmask.scala 173:36 tailmask.scala 35:36]
    node _GEN_28 = mux(_T_64, sew_32_vd_1, _GEN_27) @[tailmask.scala 170:33 tailmask.scala 171:36]
    node _GEN_29 = mux(_T_63, _GEN_28, UInt<32>("h0")) @[tailmask.scala 169:31 tailmask.scala 35:36]
    node _GEN_30 = mux(_T_53, _GEN_26, _GEN_29) @[tailmask.scala 153:53]
    node _GEN_31 = mux(_T_50, sew_32_vd_1, _GEN_30) @[tailmask.scala 151:29 tailmask.scala 152:32]
    node _T_66 = lt(UInt<2>("h2"), UInt<1>("h0")) @[tailmask.scala 151:19]
    node _T_67 = geq(UInt<2>("h2"), UInt<1>("h0")) @[tailmask.scala 153:24]
    node _T_68 = leq(UInt<2>("h2"), io_vl) @[tailmask.scala 153:42]
    node _T_69 = and(_T_67, _T_68) @[tailmask.scala 153:35]
    node _T_70 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 154:25]
    node _T_71 = bits(io_vs0, 2, 2) @[tailmask.scala 155:26]
    node _T_72 = eq(_T_71, UInt<1>("h0")) @[tailmask.scala 155:30]
    node _T_73 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 155:48]
    node _T_74 = and(_T_72, _T_73) @[tailmask.scala 155:38]
    node _T_75 = bits(io_vs0, 2, 2) @[tailmask.scala 158:33]
    node _T_76 = eq(_T_75, UInt<1>("h0")) @[tailmask.scala 158:37]
    node _T_77 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 158:55]
    node _T_78 = and(_T_76, _T_77) @[tailmask.scala 158:45]
    node sew_32_vdata_2 = _sew_32_vdata_2_T @[tailmask.scala 30:31 tailmask.scala 110:21]
    node _GEN_32 = mux(_T_78, UInt<32>("hffffffff"), sew_32_vdata_2) @[tailmask.scala 158:63 tailmask.scala 159:38 tailmask.scala 162:38]
    node sew_32_vd_2 = _sew_32_vd_2_T @[tailmask.scala 25:28 tailmask.scala 71:18]
    node _GEN_33 = mux(_T_74, sew_32_vd_2, _GEN_32) @[tailmask.scala 155:57 tailmask.scala 156:38]
    node _GEN_34 = mux(_T_70, _GEN_33, sew_32_vdata_2) @[tailmask.scala 154:33 tailmask.scala 166:30]
    node _T_79 = gt(UInt<2>("h2"), io_vl) @[tailmask.scala 169:23]
    node _T_80 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 170:26]
    node _T_81 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 172:32]
    node _GEN_35 = mux(_T_81, UInt<32>("hffffffff"), UInt<32>("h0")) @[tailmask.scala 172:41 tailmask.scala 173:36 tailmask.scala 35:36]
    node _GEN_36 = mux(_T_80, sew_32_vd_2, _GEN_35) @[tailmask.scala 170:33 tailmask.scala 171:36]
    node _GEN_37 = mux(_T_79, _GEN_36, UInt<32>("h0")) @[tailmask.scala 169:31 tailmask.scala 35:36]
    node _GEN_38 = mux(_T_69, _GEN_34, _GEN_37) @[tailmask.scala 153:53]
    node _GEN_39 = mux(_T_66, sew_32_vd_2, _GEN_38) @[tailmask.scala 151:29 tailmask.scala 152:32]
    node _T_82 = lt(UInt<2>("h3"), UInt<1>("h0")) @[tailmask.scala 151:19]
    node _T_83 = geq(UInt<2>("h3"), UInt<1>("h0")) @[tailmask.scala 153:24]
    node _T_84 = leq(UInt<2>("h3"), io_vl) @[tailmask.scala 153:42]
    node _T_85 = and(_T_83, _T_84) @[tailmask.scala 153:35]
    node _T_86 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 154:25]
    node _T_87 = bits(io_vs0, 3, 3) @[tailmask.scala 155:26]
    node _T_88 = eq(_T_87, UInt<1>("h0")) @[tailmask.scala 155:30]
    node _T_89 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 155:48]
    node _T_90 = and(_T_88, _T_89) @[tailmask.scala 155:38]
    node _T_91 = bits(io_vs0, 3, 3) @[tailmask.scala 158:33]
    node _T_92 = eq(_T_91, UInt<1>("h0")) @[tailmask.scala 158:37]
    node _T_93 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 158:55]
    node _T_94 = and(_T_92, _T_93) @[tailmask.scala 158:45]
    node sew_32_vdata_3 = _sew_32_vdata_3_T @[tailmask.scala 30:31 tailmask.scala 111:21]
    node _GEN_40 = mux(_T_94, UInt<32>("hffffffff"), sew_32_vdata_3) @[tailmask.scala 158:63 tailmask.scala 159:38 tailmask.scala 162:38]
    node sew_32_vd_3 = _sew_32_vd_3_T @[tailmask.scala 25:28 tailmask.scala 72:18]
    node _GEN_41 = mux(_T_90, sew_32_vd_3, _GEN_40) @[tailmask.scala 155:57 tailmask.scala 156:38]
    node _GEN_42 = mux(_T_86, _GEN_41, sew_32_vdata_3) @[tailmask.scala 154:33 tailmask.scala 166:30]
    node _T_95 = gt(UInt<2>("h3"), io_vl) @[tailmask.scala 169:23]
    node _T_96 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 170:26]
    node _T_97 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 172:32]
    node _GEN_43 = mux(_T_97, UInt<32>("hffffffff"), UInt<32>("h0")) @[tailmask.scala 172:41 tailmask.scala 173:36 tailmask.scala 35:36]
    node _GEN_44 = mux(_T_96, sew_32_vd_3, _GEN_43) @[tailmask.scala 170:33 tailmask.scala 171:36]
    node _GEN_45 = mux(_T_95, _GEN_44, UInt<32>("h0")) @[tailmask.scala 169:31 tailmask.scala 35:36]
    node _GEN_46 = mux(_T_85, _GEN_42, _GEN_45) @[tailmask.scala 153:53]
    node _GEN_47 = mux(_T_82, sew_32_vd_3, _GEN_46) @[tailmask.scala 151:29 tailmask.scala 152:32]
    node _GEN_283 = mux(_T_33, _GEN_31, UInt<32>("h0")) @[tailmask.scala 148:34 tailmask.scala 35:36]
    node _GEN_315 = mux(_T, UInt<32>("h0"), _GEN_283) @[tailmask.scala 120:29 tailmask.scala 35:36]
    node sew_32_v_data_out_1 = _GEN_315 @[tailmask.scala 35:36]
    node _GEN_282 = mux(_T_33, _GEN_23, UInt<32>("h0")) @[tailmask.scala 148:34 tailmask.scala 35:36]
    node _GEN_314 = mux(_T, UInt<32>("h0"), _GEN_282) @[tailmask.scala 120:29 tailmask.scala 35:36]
    node sew_32_v_data_out_0 = _GEN_314 @[tailmask.scala 35:36]
    node io_v_data_out_lo = cat(sew_32_v_data_out_1, sew_32_v_data_out_0) @[Cat.scala 30:58]
    node _GEN_285 = mux(_T_33, _GEN_47, UInt<32>("h0")) @[tailmask.scala 148:34 tailmask.scala 35:36]
    node _GEN_317 = mux(_T, UInt<32>("h0"), _GEN_285) @[tailmask.scala 120:29 tailmask.scala 35:36]
    node sew_32_v_data_out_3 = _GEN_317 @[tailmask.scala 35:36]
    node _GEN_284 = mux(_T_33, _GEN_39, UInt<32>("h0")) @[tailmask.scala 148:34 tailmask.scala 35:36]
    node _GEN_316 = mux(_T, UInt<32>("h0"), _GEN_284) @[tailmask.scala 120:29 tailmask.scala 35:36]
    node sew_32_v_data_out_2 = _GEN_316 @[tailmask.scala 35:36]
    node io_v_data_out_hi = cat(sew_32_v_data_out_3, sew_32_v_data_out_2) @[Cat.scala 30:58]
    node _io_v_data_out_T_1 = cat(io_v_data_out_hi, io_v_data_out_lo) @[Cat.scala 30:58]
    node _T_98 = eq(io_sew, UInt<1>("h1")) @[tailmask.scala 177:21]
    node _T_99 = lt(UInt<1>("h0"), UInt<1>("h0")) @[tailmask.scala 180:17]
    node _T_100 = geq(UInt<1>("h0"), UInt<1>("h0")) @[tailmask.scala 182:22]
    node _T_101 = leq(UInt<1>("h0"), io_vl) @[tailmask.scala 182:39]
    node _T_102 = and(_T_100, _T_101) @[tailmask.scala 182:32]
    node _T_103 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 183:21]
    node _T_104 = bits(io_vs0, 0, 0) @[tailmask.scala 184:22]
    node _T_105 = eq(_T_104, UInt<1>("h0")) @[tailmask.scala 184:26]
    node _T_106 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 184:44]
    node _T_107 = and(_T_105, _T_106) @[tailmask.scala 184:34]
    node _T_108 = bits(io_vs0, 0, 0) @[tailmask.scala 186:29]
    node _T_109 = eq(_T_108, UInt<1>("h0")) @[tailmask.scala 186:33]
    node _T_110 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 186:51]
    node _T_111 = and(_T_109, _T_110) @[tailmask.scala 186:41]
    node sew_16_vdata_0 = _sew_16_vdata_0_T @[tailmask.scala 29:31 tailmask.scala 98:21]
    node _GEN_48 = mux(_T_111, UInt<16>("hffff"), sew_16_vdata_0) @[tailmask.scala 186:59 tailmask.scala 187:34 tailmask.scala 189:34]
    node sew_16_vd_0 = _sew_16_vd_0_T @[tailmask.scala 24:28 tailmask.scala 59:18]
    node _GEN_49 = mux(_T_107, sew_16_vd_0, _GEN_48) @[tailmask.scala 184:53 tailmask.scala 185:34]
    node _GEN_50 = mux(_T_103, _GEN_49, sew_16_vdata_0) @[tailmask.scala 183:29 tailmask.scala 192:32]
    node _T_112 = gt(UInt<1>("h0"), io_vl) @[tailmask.scala 195:22]
    node _T_113 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 196:22]
    node _T_114 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 198:28]
    node _GEN_51 = mux(_T_114, UInt<16>("hffff"), UInt<16>("h0")) @[tailmask.scala 198:37 tailmask.scala 199:32 tailmask.scala 34:36]
    node _GEN_52 = mux(_T_113, sew_16_vd_0, _GEN_51) @[tailmask.scala 196:29 tailmask.scala 197:32]
    node _GEN_53 = mux(_T_112, _GEN_52, UInt<16>("h0")) @[tailmask.scala 195:31 tailmask.scala 34:36]
    node _GEN_54 = mux(_T_102, _GEN_50, _GEN_53) @[tailmask.scala 182:50]
    node _GEN_55 = mux(_T_99, sew_16_vd_0, _GEN_54) @[tailmask.scala 180:26 tailmask.scala 181:30]
    node _T_115 = lt(UInt<1>("h1"), UInt<1>("h0")) @[tailmask.scala 180:17]
    node _T_116 = geq(UInt<1>("h1"), UInt<1>("h0")) @[tailmask.scala 182:22]
    node _T_117 = leq(UInt<1>("h1"), io_vl) @[tailmask.scala 182:39]
    node _T_118 = and(_T_116, _T_117) @[tailmask.scala 182:32]
    node _T_119 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 183:21]
    node _T_120 = bits(io_vs0, 1, 1) @[tailmask.scala 184:22]
    node _T_121 = eq(_T_120, UInt<1>("h0")) @[tailmask.scala 184:26]
    node _T_122 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 184:44]
    node _T_123 = and(_T_121, _T_122) @[tailmask.scala 184:34]
    node _T_124 = bits(io_vs0, 1, 1) @[tailmask.scala 186:29]
    node _T_125 = eq(_T_124, UInt<1>("h0")) @[tailmask.scala 186:33]
    node _T_126 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 186:51]
    node _T_127 = and(_T_125, _T_126) @[tailmask.scala 186:41]
    node sew_16_vdata_1 = _sew_16_vdata_1_T @[tailmask.scala 29:31 tailmask.scala 99:21]
    node _GEN_56 = mux(_T_127, UInt<16>("hffff"), sew_16_vdata_1) @[tailmask.scala 186:59 tailmask.scala 187:34 tailmask.scala 189:34]
    node sew_16_vd_1 = _sew_16_vd_1_T @[tailmask.scala 24:28 tailmask.scala 60:18]
    node _GEN_57 = mux(_T_123, sew_16_vd_1, _GEN_56) @[tailmask.scala 184:53 tailmask.scala 185:34]
    node _GEN_58 = mux(_T_119, _GEN_57, sew_16_vdata_1) @[tailmask.scala 183:29 tailmask.scala 192:32]
    node _T_128 = gt(UInt<1>("h1"), io_vl) @[tailmask.scala 195:22]
    node _T_129 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 196:22]
    node _T_130 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 198:28]
    node _GEN_59 = mux(_T_130, UInt<16>("hffff"), UInt<16>("h0")) @[tailmask.scala 198:37 tailmask.scala 199:32 tailmask.scala 34:36]
    node _GEN_60 = mux(_T_129, sew_16_vd_1, _GEN_59) @[tailmask.scala 196:29 tailmask.scala 197:32]
    node _GEN_61 = mux(_T_128, _GEN_60, UInt<16>("h0")) @[tailmask.scala 195:31 tailmask.scala 34:36]
    node _GEN_62 = mux(_T_118, _GEN_58, _GEN_61) @[tailmask.scala 182:50]
    node _GEN_63 = mux(_T_115, sew_16_vd_1, _GEN_62) @[tailmask.scala 180:26 tailmask.scala 181:30]
    node _T_131 = lt(UInt<2>("h2"), UInt<1>("h0")) @[tailmask.scala 180:17]
    node _T_132 = geq(UInt<2>("h2"), UInt<1>("h0")) @[tailmask.scala 182:22]
    node _T_133 = leq(UInt<2>("h2"), io_vl) @[tailmask.scala 182:39]
    node _T_134 = and(_T_132, _T_133) @[tailmask.scala 182:32]
    node _T_135 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 183:21]
    node _T_136 = bits(io_vs0, 2, 2) @[tailmask.scala 184:22]
    node _T_137 = eq(_T_136, UInt<1>("h0")) @[tailmask.scala 184:26]
    node _T_138 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 184:44]
    node _T_139 = and(_T_137, _T_138) @[tailmask.scala 184:34]
    node _T_140 = bits(io_vs0, 2, 2) @[tailmask.scala 186:29]
    node _T_141 = eq(_T_140, UInt<1>("h0")) @[tailmask.scala 186:33]
    node _T_142 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 186:51]
    node _T_143 = and(_T_141, _T_142) @[tailmask.scala 186:41]
    node sew_16_vdata_2 = _sew_16_vdata_2_T @[tailmask.scala 29:31 tailmask.scala 100:21]
    node _GEN_64 = mux(_T_143, UInt<16>("hffff"), sew_16_vdata_2) @[tailmask.scala 186:59 tailmask.scala 187:34 tailmask.scala 189:34]
    node sew_16_vd_2 = _sew_16_vd_2_T @[tailmask.scala 24:28 tailmask.scala 61:18]
    node _GEN_65 = mux(_T_139, sew_16_vd_2, _GEN_64) @[tailmask.scala 184:53 tailmask.scala 185:34]
    node _GEN_66 = mux(_T_135, _GEN_65, sew_16_vdata_2) @[tailmask.scala 183:29 tailmask.scala 192:32]
    node _T_144 = gt(UInt<2>("h2"), io_vl) @[tailmask.scala 195:22]
    node _T_145 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 196:22]
    node _T_146 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 198:28]
    node _GEN_67 = mux(_T_146, UInt<16>("hffff"), UInt<16>("h0")) @[tailmask.scala 198:37 tailmask.scala 199:32 tailmask.scala 34:36]
    node _GEN_68 = mux(_T_145, sew_16_vd_2, _GEN_67) @[tailmask.scala 196:29 tailmask.scala 197:32]
    node _GEN_69 = mux(_T_144, _GEN_68, UInt<16>("h0")) @[tailmask.scala 195:31 tailmask.scala 34:36]
    node _GEN_70 = mux(_T_134, _GEN_66, _GEN_69) @[tailmask.scala 182:50]
    node _GEN_71 = mux(_T_131, sew_16_vd_2, _GEN_70) @[tailmask.scala 180:26 tailmask.scala 181:30]
    node _T_147 = lt(UInt<2>("h3"), UInt<1>("h0")) @[tailmask.scala 180:17]
    node _T_148 = geq(UInt<2>("h3"), UInt<1>("h0")) @[tailmask.scala 182:22]
    node _T_149 = leq(UInt<2>("h3"), io_vl) @[tailmask.scala 182:39]
    node _T_150 = and(_T_148, _T_149) @[tailmask.scala 182:32]
    node _T_151 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 183:21]
    node _T_152 = bits(io_vs0, 3, 3) @[tailmask.scala 184:22]
    node _T_153 = eq(_T_152, UInt<1>("h0")) @[tailmask.scala 184:26]
    node _T_154 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 184:44]
    node _T_155 = and(_T_153, _T_154) @[tailmask.scala 184:34]
    node _T_156 = bits(io_vs0, 3, 3) @[tailmask.scala 186:29]
    node _T_157 = eq(_T_156, UInt<1>("h0")) @[tailmask.scala 186:33]
    node _T_158 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 186:51]
    node _T_159 = and(_T_157, _T_158) @[tailmask.scala 186:41]
    node sew_16_vdata_3 = _sew_16_vdata_3_T @[tailmask.scala 29:31 tailmask.scala 101:21]
    node _GEN_72 = mux(_T_159, UInt<16>("hffff"), sew_16_vdata_3) @[tailmask.scala 186:59 tailmask.scala 187:34 tailmask.scala 189:34]
    node sew_16_vd_3 = _sew_16_vd_3_T @[tailmask.scala 24:28 tailmask.scala 62:18]
    node _GEN_73 = mux(_T_155, sew_16_vd_3, _GEN_72) @[tailmask.scala 184:53 tailmask.scala 185:34]
    node _GEN_74 = mux(_T_151, _GEN_73, sew_16_vdata_3) @[tailmask.scala 183:29 tailmask.scala 192:32]
    node _T_160 = gt(UInt<2>("h3"), io_vl) @[tailmask.scala 195:22]
    node _T_161 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 196:22]
    node _T_162 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 198:28]
    node _GEN_75 = mux(_T_162, UInt<16>("hffff"), UInt<16>("h0")) @[tailmask.scala 198:37 tailmask.scala 199:32 tailmask.scala 34:36]
    node _GEN_76 = mux(_T_161, sew_16_vd_3, _GEN_75) @[tailmask.scala 196:29 tailmask.scala 197:32]
    node _GEN_77 = mux(_T_160, _GEN_76, UInt<16>("h0")) @[tailmask.scala 195:31 tailmask.scala 34:36]
    node _GEN_78 = mux(_T_150, _GEN_74, _GEN_77) @[tailmask.scala 182:50]
    node _GEN_79 = mux(_T_147, sew_16_vd_3, _GEN_78) @[tailmask.scala 180:26 tailmask.scala 181:30]
    node _T_163 = lt(UInt<3>("h4"), UInt<1>("h0")) @[tailmask.scala 180:17]
    node _T_164 = geq(UInt<3>("h4"), UInt<1>("h0")) @[tailmask.scala 182:22]
    node _T_165 = leq(UInt<3>("h4"), io_vl) @[tailmask.scala 182:39]
    node _T_166 = and(_T_164, _T_165) @[tailmask.scala 182:32]
    node _T_167 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 183:21]
    node _T_168 = bits(io_vs0, 4, 4) @[tailmask.scala 184:22]
    node _T_169 = eq(_T_168, UInt<1>("h0")) @[tailmask.scala 184:26]
    node _T_170 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 184:44]
    node _T_171 = and(_T_169, _T_170) @[tailmask.scala 184:34]
    node _T_172 = bits(io_vs0, 4, 4) @[tailmask.scala 186:29]
    node _T_173 = eq(_T_172, UInt<1>("h0")) @[tailmask.scala 186:33]
    node _T_174 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 186:51]
    node _T_175 = and(_T_173, _T_174) @[tailmask.scala 186:41]
    node sew_16_vdata_4 = _sew_16_vdata_4_T @[tailmask.scala 29:31 tailmask.scala 102:21]
    node _GEN_80 = mux(_T_175, UInt<16>("hffff"), sew_16_vdata_4) @[tailmask.scala 186:59 tailmask.scala 187:34 tailmask.scala 189:34]
    node sew_16_vd_4 = _sew_16_vd_4_T @[tailmask.scala 24:28 tailmask.scala 63:18]
    node _GEN_81 = mux(_T_171, sew_16_vd_4, _GEN_80) @[tailmask.scala 184:53 tailmask.scala 185:34]
    node _GEN_82 = mux(_T_167, _GEN_81, sew_16_vdata_4) @[tailmask.scala 183:29 tailmask.scala 192:32]
    node _T_176 = gt(UInt<3>("h4"), io_vl) @[tailmask.scala 195:22]
    node _T_177 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 196:22]
    node _T_178 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 198:28]
    node _GEN_83 = mux(_T_178, UInt<16>("hffff"), UInt<16>("h0")) @[tailmask.scala 198:37 tailmask.scala 199:32 tailmask.scala 34:36]
    node _GEN_84 = mux(_T_177, sew_16_vd_4, _GEN_83) @[tailmask.scala 196:29 tailmask.scala 197:32]
    node _GEN_85 = mux(_T_176, _GEN_84, UInt<16>("h0")) @[tailmask.scala 195:31 tailmask.scala 34:36]
    node _GEN_86 = mux(_T_166, _GEN_82, _GEN_85) @[tailmask.scala 182:50]
    node _GEN_87 = mux(_T_163, sew_16_vd_4, _GEN_86) @[tailmask.scala 180:26 tailmask.scala 181:30]
    node _T_179 = lt(UInt<3>("h5"), UInt<1>("h0")) @[tailmask.scala 180:17]
    node _T_180 = geq(UInt<3>("h5"), UInt<1>("h0")) @[tailmask.scala 182:22]
    node _T_181 = leq(UInt<3>("h5"), io_vl) @[tailmask.scala 182:39]
    node _T_182 = and(_T_180, _T_181) @[tailmask.scala 182:32]
    node _T_183 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 183:21]
    node _T_184 = bits(io_vs0, 5, 5) @[tailmask.scala 184:22]
    node _T_185 = eq(_T_184, UInt<1>("h0")) @[tailmask.scala 184:26]
    node _T_186 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 184:44]
    node _T_187 = and(_T_185, _T_186) @[tailmask.scala 184:34]
    node _T_188 = bits(io_vs0, 5, 5) @[tailmask.scala 186:29]
    node _T_189 = eq(_T_188, UInt<1>("h0")) @[tailmask.scala 186:33]
    node _T_190 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 186:51]
    node _T_191 = and(_T_189, _T_190) @[tailmask.scala 186:41]
    node sew_16_vdata_5 = _sew_16_vdata_5_T @[tailmask.scala 29:31 tailmask.scala 103:21]
    node _GEN_88 = mux(_T_191, UInt<16>("hffff"), sew_16_vdata_5) @[tailmask.scala 186:59 tailmask.scala 187:34 tailmask.scala 189:34]
    node sew_16_vd_5 = _sew_16_vd_5_T @[tailmask.scala 24:28 tailmask.scala 64:18]
    node _GEN_89 = mux(_T_187, sew_16_vd_5, _GEN_88) @[tailmask.scala 184:53 tailmask.scala 185:34]
    node _GEN_90 = mux(_T_183, _GEN_89, sew_16_vdata_5) @[tailmask.scala 183:29 tailmask.scala 192:32]
    node _T_192 = gt(UInt<3>("h5"), io_vl) @[tailmask.scala 195:22]
    node _T_193 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 196:22]
    node _T_194 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 198:28]
    node _GEN_91 = mux(_T_194, UInt<16>("hffff"), UInt<16>("h0")) @[tailmask.scala 198:37 tailmask.scala 199:32 tailmask.scala 34:36]
    node _GEN_92 = mux(_T_193, sew_16_vd_5, _GEN_91) @[tailmask.scala 196:29 tailmask.scala 197:32]
    node _GEN_93 = mux(_T_192, _GEN_92, UInt<16>("h0")) @[tailmask.scala 195:31 tailmask.scala 34:36]
    node _GEN_94 = mux(_T_182, _GEN_90, _GEN_93) @[tailmask.scala 182:50]
    node _GEN_95 = mux(_T_179, sew_16_vd_5, _GEN_94) @[tailmask.scala 180:26 tailmask.scala 181:30]
    node _T_195 = lt(UInt<3>("h6"), UInt<1>("h0")) @[tailmask.scala 180:17]
    node _T_196 = geq(UInt<3>("h6"), UInt<1>("h0")) @[tailmask.scala 182:22]
    node _T_197 = leq(UInt<3>("h6"), io_vl) @[tailmask.scala 182:39]
    node _T_198 = and(_T_196, _T_197) @[tailmask.scala 182:32]
    node _T_199 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 183:21]
    node _T_200 = bits(io_vs0, 6, 6) @[tailmask.scala 184:22]
    node _T_201 = eq(_T_200, UInt<1>("h0")) @[tailmask.scala 184:26]
    node _T_202 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 184:44]
    node _T_203 = and(_T_201, _T_202) @[tailmask.scala 184:34]
    node _T_204 = bits(io_vs0, 6, 6) @[tailmask.scala 186:29]
    node _T_205 = eq(_T_204, UInt<1>("h0")) @[tailmask.scala 186:33]
    node _T_206 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 186:51]
    node _T_207 = and(_T_205, _T_206) @[tailmask.scala 186:41]
    node sew_16_vdata_6 = _sew_16_vdata_6_T @[tailmask.scala 29:31 tailmask.scala 104:21]
    node _GEN_96 = mux(_T_207, UInt<16>("hffff"), sew_16_vdata_6) @[tailmask.scala 186:59 tailmask.scala 187:34 tailmask.scala 189:34]
    node sew_16_vd_6 = _sew_16_vd_6_T @[tailmask.scala 24:28 tailmask.scala 65:18]
    node _GEN_97 = mux(_T_203, sew_16_vd_6, _GEN_96) @[tailmask.scala 184:53 tailmask.scala 185:34]
    node _GEN_98 = mux(_T_199, _GEN_97, sew_16_vdata_6) @[tailmask.scala 183:29 tailmask.scala 192:32]
    node _T_208 = gt(UInt<3>("h6"), io_vl) @[tailmask.scala 195:22]
    node _T_209 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 196:22]
    node _T_210 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 198:28]
    node _GEN_99 = mux(_T_210, UInt<16>("hffff"), UInt<16>("h0")) @[tailmask.scala 198:37 tailmask.scala 199:32 tailmask.scala 34:36]
    node _GEN_100 = mux(_T_209, sew_16_vd_6, _GEN_99) @[tailmask.scala 196:29 tailmask.scala 197:32]
    node _GEN_101 = mux(_T_208, _GEN_100, UInt<16>("h0")) @[tailmask.scala 195:31 tailmask.scala 34:36]
    node _GEN_102 = mux(_T_198, _GEN_98, _GEN_101) @[tailmask.scala 182:50]
    node _GEN_103 = mux(_T_195, sew_16_vd_6, _GEN_102) @[tailmask.scala 180:26 tailmask.scala 181:30]
    node _T_211 = lt(UInt<3>("h7"), UInt<1>("h0")) @[tailmask.scala 180:17]
    node _T_212 = geq(UInt<3>("h7"), UInt<1>("h0")) @[tailmask.scala 182:22]
    node _T_213 = leq(UInt<3>("h7"), io_vl) @[tailmask.scala 182:39]
    node _T_214 = and(_T_212, _T_213) @[tailmask.scala 182:32]
    node _T_215 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 183:21]
    node _T_216 = bits(io_vs0, 7, 7) @[tailmask.scala 184:22]
    node _T_217 = eq(_T_216, UInt<1>("h0")) @[tailmask.scala 184:26]
    node _T_218 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 184:44]
    node _T_219 = and(_T_217, _T_218) @[tailmask.scala 184:34]
    node _T_220 = bits(io_vs0, 7, 7) @[tailmask.scala 186:29]
    node _T_221 = eq(_T_220, UInt<1>("h0")) @[tailmask.scala 186:33]
    node _T_222 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 186:51]
    node _T_223 = and(_T_221, _T_222) @[tailmask.scala 186:41]
    node sew_16_vdata_7 = _sew_16_vdata_7_T @[tailmask.scala 29:31 tailmask.scala 105:21]
    node _GEN_104 = mux(_T_223, UInt<16>("hffff"), sew_16_vdata_7) @[tailmask.scala 186:59 tailmask.scala 187:34 tailmask.scala 189:34]
    node sew_16_vd_7 = _sew_16_vd_7_T @[tailmask.scala 24:28 tailmask.scala 66:18]
    node _GEN_105 = mux(_T_219, sew_16_vd_7, _GEN_104) @[tailmask.scala 184:53 tailmask.scala 185:34]
    node _GEN_106 = mux(_T_215, _GEN_105, sew_16_vdata_7) @[tailmask.scala 183:29 tailmask.scala 192:32]
    node _T_224 = gt(UInt<3>("h7"), io_vl) @[tailmask.scala 195:22]
    node _T_225 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 196:22]
    node _T_226 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 198:28]
    node _GEN_107 = mux(_T_226, UInt<16>("hffff"), UInt<16>("h0")) @[tailmask.scala 198:37 tailmask.scala 199:32 tailmask.scala 34:36]
    node _GEN_108 = mux(_T_225, sew_16_vd_7, _GEN_107) @[tailmask.scala 196:29 tailmask.scala 197:32]
    node _GEN_109 = mux(_T_224, _GEN_108, UInt<16>("h0")) @[tailmask.scala 195:31 tailmask.scala 34:36]
    node _GEN_110 = mux(_T_214, _GEN_106, _GEN_109) @[tailmask.scala 182:50]
    node _GEN_111 = mux(_T_211, sew_16_vd_7, _GEN_110) @[tailmask.scala 180:26 tailmask.scala 181:30]
    node _GEN_258 = mux(_T_98, _GEN_63, UInt<16>("h0")) @[tailmask.scala 177:34 tailmask.scala 34:36]
    node _GEN_288 = mux(_T_33, UInt<16>("h0"), _GEN_258) @[tailmask.scala 148:34 tailmask.scala 34:36]
    node _GEN_319 = mux(_T, UInt<16>("h0"), _GEN_288) @[tailmask.scala 120:29 tailmask.scala 34:36]
    node sew_16_v_data_out_1 = _GEN_319 @[tailmask.scala 34:36]
    node _GEN_257 = mux(_T_98, _GEN_55, UInt<16>("h0")) @[tailmask.scala 177:34 tailmask.scala 34:36]
    node _GEN_287 = mux(_T_33, UInt<16>("h0"), _GEN_257) @[tailmask.scala 148:34 tailmask.scala 34:36]
    node _GEN_318 = mux(_T, UInt<16>("h0"), _GEN_287) @[tailmask.scala 120:29 tailmask.scala 34:36]
    node sew_16_v_data_out_0 = _GEN_318 @[tailmask.scala 34:36]
    node io_v_data_out_lo_lo = cat(sew_16_v_data_out_1, sew_16_v_data_out_0) @[Cat.scala 30:58]
    node _GEN_260 = mux(_T_98, _GEN_79, UInt<16>("h0")) @[tailmask.scala 177:34 tailmask.scala 34:36]
    node _GEN_290 = mux(_T_33, UInt<16>("h0"), _GEN_260) @[tailmask.scala 148:34 tailmask.scala 34:36]
    node _GEN_321 = mux(_T, UInt<16>("h0"), _GEN_290) @[tailmask.scala 120:29 tailmask.scala 34:36]
    node sew_16_v_data_out_3 = _GEN_321 @[tailmask.scala 34:36]
    node _GEN_259 = mux(_T_98, _GEN_71, UInt<16>("h0")) @[tailmask.scala 177:34 tailmask.scala 34:36]
    node _GEN_289 = mux(_T_33, UInt<16>("h0"), _GEN_259) @[tailmask.scala 148:34 tailmask.scala 34:36]
    node _GEN_320 = mux(_T, UInt<16>("h0"), _GEN_289) @[tailmask.scala 120:29 tailmask.scala 34:36]
    node sew_16_v_data_out_2 = _GEN_320 @[tailmask.scala 34:36]
    node io_v_data_out_lo_hi = cat(sew_16_v_data_out_3, sew_16_v_data_out_2) @[Cat.scala 30:58]
    node io_v_data_out_lo_1 = cat(io_v_data_out_lo_hi, io_v_data_out_lo_lo) @[Cat.scala 30:58]
    node _GEN_262 = mux(_T_98, _GEN_95, UInt<16>("h0")) @[tailmask.scala 177:34 tailmask.scala 34:36]
    node _GEN_292 = mux(_T_33, UInt<16>("h0"), _GEN_262) @[tailmask.scala 148:34 tailmask.scala 34:36]
    node _GEN_323 = mux(_T, UInt<16>("h0"), _GEN_292) @[tailmask.scala 120:29 tailmask.scala 34:36]
    node sew_16_v_data_out_5 = _GEN_323 @[tailmask.scala 34:36]
    node _GEN_261 = mux(_T_98, _GEN_87, UInt<16>("h0")) @[tailmask.scala 177:34 tailmask.scala 34:36]
    node _GEN_291 = mux(_T_33, UInt<16>("h0"), _GEN_261) @[tailmask.scala 148:34 tailmask.scala 34:36]
    node _GEN_322 = mux(_T, UInt<16>("h0"), _GEN_291) @[tailmask.scala 120:29 tailmask.scala 34:36]
    node sew_16_v_data_out_4 = _GEN_322 @[tailmask.scala 34:36]
    node io_v_data_out_hi_lo = cat(sew_16_v_data_out_5, sew_16_v_data_out_4) @[Cat.scala 30:58]
    node _GEN_264 = mux(_T_98, _GEN_111, UInt<16>("h0")) @[tailmask.scala 177:34 tailmask.scala 34:36]
    node _GEN_294 = mux(_T_33, UInt<16>("h0"), _GEN_264) @[tailmask.scala 148:34 tailmask.scala 34:36]
    node _GEN_325 = mux(_T, UInt<16>("h0"), _GEN_294) @[tailmask.scala 120:29 tailmask.scala 34:36]
    node sew_16_v_data_out_7 = _GEN_325 @[tailmask.scala 34:36]
    node _GEN_263 = mux(_T_98, _GEN_103, UInt<16>("h0")) @[tailmask.scala 177:34 tailmask.scala 34:36]
    node _GEN_293 = mux(_T_33, UInt<16>("h0"), _GEN_263) @[tailmask.scala 148:34 tailmask.scala 34:36]
    node _GEN_324 = mux(_T, UInt<16>("h0"), _GEN_293) @[tailmask.scala 120:29 tailmask.scala 34:36]
    node sew_16_v_data_out_6 = _GEN_324 @[tailmask.scala 34:36]
    node io_v_data_out_hi_hi = cat(sew_16_v_data_out_7, sew_16_v_data_out_6) @[Cat.scala 30:58]
    node io_v_data_out_hi_1 = cat(io_v_data_out_hi_hi, io_v_data_out_hi_lo) @[Cat.scala 30:58]
    node _io_v_data_out_T_2 = cat(io_v_data_out_hi_1, io_v_data_out_lo_1) @[Cat.scala 30:58]
    node _T_227 = eq(io_sew, UInt<1>("h0")) @[tailmask.scala 204:21]
    node _T_228 = lt(UInt<1>("h0"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_229 = geq(UInt<1>("h0"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_230 = leq(UInt<1>("h0"), io_vl) @[tailmask.scala 209:40]
    node _T_231 = and(_T_229, _T_230) @[tailmask.scala 209:33]
    node _T_232 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_233 = bits(io_vs0, 0, 0) @[tailmask.scala 212:22]
    node _T_234 = eq(_T_233, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_235 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_236 = and(_T_234, _T_235) @[tailmask.scala 212:34]
    node _T_237 = bits(io_vs0, 0, 0) @[tailmask.scala 215:29]
    node _T_238 = eq(_T_237, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_239 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_240 = and(_T_238, _T_239) @[tailmask.scala 215:41]
    node sew_8_vdata_0 = _sew_8_vdata_0_T @[tailmask.scala 28:30 tailmask.scala 80:20]
    node _GEN_112 = mux(_T_240, UInt<8>("hff"), sew_8_vdata_0) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_0 = _sew_8_vd_0_T @[tailmask.scala 23:27 tailmask.scala 40:17]
    node _GEN_113 = mux(_T_236, sew_8_vd_0, _GEN_112) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_114 = mux(_T_232, _GEN_113, sew_8_vdata_0) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_241 = gt(UInt<1>("h0"), io_vl) @[tailmask.scala 225:22]
    node _T_242 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_243 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_115 = mux(_T_243, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_116 = mux(_T_242, sew_8_vd_0, _GEN_115) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_117 = mux(_T_241, _GEN_116, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_118 = mux(_T_231, _GEN_114, _GEN_117) @[tailmask.scala 209:51]
    node _GEN_119 = mux(_T_228, sew_8_vd_0, _GEN_118) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_244 = lt(UInt<1>("h1"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_245 = geq(UInt<1>("h1"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_246 = leq(UInt<1>("h1"), io_vl) @[tailmask.scala 209:40]
    node _T_247 = and(_T_245, _T_246) @[tailmask.scala 209:33]
    node _T_248 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_249 = bits(io_vs0, 1, 1) @[tailmask.scala 212:22]
    node _T_250 = eq(_T_249, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_251 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_252 = and(_T_250, _T_251) @[tailmask.scala 212:34]
    node _T_253 = bits(io_vs0, 1, 1) @[tailmask.scala 215:29]
    node _T_254 = eq(_T_253, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_255 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_256 = and(_T_254, _T_255) @[tailmask.scala 215:41]
    node sew_8_vdata_1 = _sew_8_vdata_1_T @[tailmask.scala 28:30 tailmask.scala 81:20]
    node _GEN_120 = mux(_T_256, UInt<8>("hff"), sew_8_vdata_1) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_1 = _sew_8_vd_1_T @[tailmask.scala 23:27 tailmask.scala 41:17]
    node _GEN_121 = mux(_T_252, sew_8_vd_1, _GEN_120) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_122 = mux(_T_248, _GEN_121, sew_8_vdata_1) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_257 = gt(UInt<1>("h1"), io_vl) @[tailmask.scala 225:22]
    node _T_258 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_259 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_123 = mux(_T_259, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_124 = mux(_T_258, sew_8_vd_1, _GEN_123) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_125 = mux(_T_257, _GEN_124, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_126 = mux(_T_247, _GEN_122, _GEN_125) @[tailmask.scala 209:51]
    node _GEN_127 = mux(_T_244, sew_8_vd_1, _GEN_126) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_260 = lt(UInt<2>("h2"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_261 = geq(UInt<2>("h2"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_262 = leq(UInt<2>("h2"), io_vl) @[tailmask.scala 209:40]
    node _T_263 = and(_T_261, _T_262) @[tailmask.scala 209:33]
    node _T_264 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_265 = bits(io_vs0, 2, 2) @[tailmask.scala 212:22]
    node _T_266 = eq(_T_265, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_267 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_268 = and(_T_266, _T_267) @[tailmask.scala 212:34]
    node _T_269 = bits(io_vs0, 2, 2) @[tailmask.scala 215:29]
    node _T_270 = eq(_T_269, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_271 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_272 = and(_T_270, _T_271) @[tailmask.scala 215:41]
    node sew_8_vdata_2 = _sew_8_vdata_2_T @[tailmask.scala 28:30 tailmask.scala 82:20]
    node _GEN_128 = mux(_T_272, UInt<8>("hff"), sew_8_vdata_2) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_2 = _sew_8_vd_2_T @[tailmask.scala 23:27 tailmask.scala 42:17]
    node _GEN_129 = mux(_T_268, sew_8_vd_2, _GEN_128) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_130 = mux(_T_264, _GEN_129, sew_8_vdata_2) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_273 = gt(UInt<2>("h2"), io_vl) @[tailmask.scala 225:22]
    node _T_274 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_275 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_131 = mux(_T_275, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_132 = mux(_T_274, sew_8_vd_2, _GEN_131) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_133 = mux(_T_273, _GEN_132, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_134 = mux(_T_263, _GEN_130, _GEN_133) @[tailmask.scala 209:51]
    node _GEN_135 = mux(_T_260, sew_8_vd_2, _GEN_134) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_276 = lt(UInt<2>("h3"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_277 = geq(UInt<2>("h3"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_278 = leq(UInt<2>("h3"), io_vl) @[tailmask.scala 209:40]
    node _T_279 = and(_T_277, _T_278) @[tailmask.scala 209:33]
    node _T_280 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_281 = bits(io_vs0, 3, 3) @[tailmask.scala 212:22]
    node _T_282 = eq(_T_281, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_283 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_284 = and(_T_282, _T_283) @[tailmask.scala 212:34]
    node _T_285 = bits(io_vs0, 3, 3) @[tailmask.scala 215:29]
    node _T_286 = eq(_T_285, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_287 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_288 = and(_T_286, _T_287) @[tailmask.scala 215:41]
    node sew_8_vdata_3 = _sew_8_vdata_3_T @[tailmask.scala 28:30 tailmask.scala 83:20]
    node _GEN_136 = mux(_T_288, UInt<8>("hff"), sew_8_vdata_3) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_3 = _sew_8_vd_3_T @[tailmask.scala 23:27 tailmask.scala 43:17]
    node _GEN_137 = mux(_T_284, sew_8_vd_3, _GEN_136) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_138 = mux(_T_280, _GEN_137, sew_8_vdata_3) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_289 = gt(UInt<2>("h3"), io_vl) @[tailmask.scala 225:22]
    node _T_290 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_291 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_139 = mux(_T_291, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_140 = mux(_T_290, sew_8_vd_3, _GEN_139) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_141 = mux(_T_289, _GEN_140, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_142 = mux(_T_279, _GEN_138, _GEN_141) @[tailmask.scala 209:51]
    node _GEN_143 = mux(_T_276, sew_8_vd_3, _GEN_142) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_292 = lt(UInt<3>("h4"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_293 = geq(UInt<3>("h4"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_294 = leq(UInt<3>("h4"), io_vl) @[tailmask.scala 209:40]
    node _T_295 = and(_T_293, _T_294) @[tailmask.scala 209:33]
    node _T_296 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_297 = bits(io_vs0, 4, 4) @[tailmask.scala 212:22]
    node _T_298 = eq(_T_297, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_299 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_300 = and(_T_298, _T_299) @[tailmask.scala 212:34]
    node _T_301 = bits(io_vs0, 4, 4) @[tailmask.scala 215:29]
    node _T_302 = eq(_T_301, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_303 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_304 = and(_T_302, _T_303) @[tailmask.scala 215:41]
    node sew_8_vdata_4 = _sew_8_vdata_4_T @[tailmask.scala 28:30 tailmask.scala 84:20]
    node _GEN_144 = mux(_T_304, UInt<8>("hff"), sew_8_vdata_4) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_4 = _sew_8_vd_4_T @[tailmask.scala 23:27 tailmask.scala 44:17]
    node _GEN_145 = mux(_T_300, sew_8_vd_4, _GEN_144) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_146 = mux(_T_296, _GEN_145, sew_8_vdata_4) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_305 = gt(UInt<3>("h4"), io_vl) @[tailmask.scala 225:22]
    node _T_306 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_307 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_147 = mux(_T_307, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_148 = mux(_T_306, sew_8_vd_4, _GEN_147) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_149 = mux(_T_305, _GEN_148, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_150 = mux(_T_295, _GEN_146, _GEN_149) @[tailmask.scala 209:51]
    node _GEN_151 = mux(_T_292, sew_8_vd_4, _GEN_150) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_308 = lt(UInt<3>("h5"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_309 = geq(UInt<3>("h5"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_310 = leq(UInt<3>("h5"), io_vl) @[tailmask.scala 209:40]
    node _T_311 = and(_T_309, _T_310) @[tailmask.scala 209:33]
    node _T_312 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_313 = bits(io_vs0, 5, 5) @[tailmask.scala 212:22]
    node _T_314 = eq(_T_313, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_315 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_316 = and(_T_314, _T_315) @[tailmask.scala 212:34]
    node _T_317 = bits(io_vs0, 5, 5) @[tailmask.scala 215:29]
    node _T_318 = eq(_T_317, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_319 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_320 = and(_T_318, _T_319) @[tailmask.scala 215:41]
    node sew_8_vdata_5 = _sew_8_vdata_5_T @[tailmask.scala 28:30 tailmask.scala 85:20]
    node _GEN_152 = mux(_T_320, UInt<8>("hff"), sew_8_vdata_5) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_5 = _sew_8_vd_5_T @[tailmask.scala 23:27 tailmask.scala 45:17]
    node _GEN_153 = mux(_T_316, sew_8_vd_5, _GEN_152) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_154 = mux(_T_312, _GEN_153, sew_8_vdata_5) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_321 = gt(UInt<3>("h5"), io_vl) @[tailmask.scala 225:22]
    node _T_322 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_323 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_155 = mux(_T_323, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_156 = mux(_T_322, sew_8_vd_5, _GEN_155) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_157 = mux(_T_321, _GEN_156, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_158 = mux(_T_311, _GEN_154, _GEN_157) @[tailmask.scala 209:51]
    node _GEN_159 = mux(_T_308, sew_8_vd_5, _GEN_158) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_324 = lt(UInt<3>("h6"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_325 = geq(UInt<3>("h6"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_326 = leq(UInt<3>("h6"), io_vl) @[tailmask.scala 209:40]
    node _T_327 = and(_T_325, _T_326) @[tailmask.scala 209:33]
    node _T_328 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_329 = bits(io_vs0, 6, 6) @[tailmask.scala 212:22]
    node _T_330 = eq(_T_329, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_331 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_332 = and(_T_330, _T_331) @[tailmask.scala 212:34]
    node _T_333 = bits(io_vs0, 6, 6) @[tailmask.scala 215:29]
    node _T_334 = eq(_T_333, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_335 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_336 = and(_T_334, _T_335) @[tailmask.scala 215:41]
    node sew_8_vdata_6 = _sew_8_vdata_6_T @[tailmask.scala 28:30 tailmask.scala 86:20]
    node _GEN_160 = mux(_T_336, UInt<8>("hff"), sew_8_vdata_6) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_6 = _sew_8_vd_6_T @[tailmask.scala 23:27 tailmask.scala 46:17]
    node _GEN_161 = mux(_T_332, sew_8_vd_6, _GEN_160) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_162 = mux(_T_328, _GEN_161, sew_8_vdata_6) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_337 = gt(UInt<3>("h6"), io_vl) @[tailmask.scala 225:22]
    node _T_338 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_339 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_163 = mux(_T_339, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_164 = mux(_T_338, sew_8_vd_6, _GEN_163) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_165 = mux(_T_337, _GEN_164, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_166 = mux(_T_327, _GEN_162, _GEN_165) @[tailmask.scala 209:51]
    node _GEN_167 = mux(_T_324, sew_8_vd_6, _GEN_166) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_340 = lt(UInt<3>("h7"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_341 = geq(UInt<3>("h7"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_342 = leq(UInt<3>("h7"), io_vl) @[tailmask.scala 209:40]
    node _T_343 = and(_T_341, _T_342) @[tailmask.scala 209:33]
    node _T_344 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_345 = bits(io_vs0, 7, 7) @[tailmask.scala 212:22]
    node _T_346 = eq(_T_345, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_347 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_348 = and(_T_346, _T_347) @[tailmask.scala 212:34]
    node _T_349 = bits(io_vs0, 7, 7) @[tailmask.scala 215:29]
    node _T_350 = eq(_T_349, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_351 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_352 = and(_T_350, _T_351) @[tailmask.scala 215:41]
    node sew_8_vdata_7 = _sew_8_vdata_7_T @[tailmask.scala 28:30 tailmask.scala 87:20]
    node _GEN_168 = mux(_T_352, UInt<8>("hff"), sew_8_vdata_7) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_7 = _sew_8_vd_7_T @[tailmask.scala 23:27 tailmask.scala 47:17]
    node _GEN_169 = mux(_T_348, sew_8_vd_7, _GEN_168) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_170 = mux(_T_344, _GEN_169, sew_8_vdata_7) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_353 = gt(UInt<3>("h7"), io_vl) @[tailmask.scala 225:22]
    node _T_354 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_355 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_171 = mux(_T_355, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_172 = mux(_T_354, sew_8_vd_7, _GEN_171) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_173 = mux(_T_353, _GEN_172, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_174 = mux(_T_343, _GEN_170, _GEN_173) @[tailmask.scala 209:51]
    node _GEN_175 = mux(_T_340, sew_8_vd_7, _GEN_174) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_356 = lt(UInt<4>("h8"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_357 = geq(UInt<4>("h8"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_358 = leq(UInt<4>("h8"), io_vl) @[tailmask.scala 209:40]
    node _T_359 = and(_T_357, _T_358) @[tailmask.scala 209:33]
    node _T_360 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_361 = bits(io_vs0, 8, 8) @[tailmask.scala 212:22]
    node _T_362 = eq(_T_361, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_363 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_364 = and(_T_362, _T_363) @[tailmask.scala 212:34]
    node _T_365 = bits(io_vs0, 8, 8) @[tailmask.scala 215:29]
    node _T_366 = eq(_T_365, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_367 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_368 = and(_T_366, _T_367) @[tailmask.scala 215:41]
    node sew_8_vdata_8 = _sew_8_vdata_8_T @[tailmask.scala 28:30 tailmask.scala 88:20]
    node _GEN_176 = mux(_T_368, UInt<8>("hff"), sew_8_vdata_8) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_8 = _sew_8_vd_8_T @[tailmask.scala 23:27 tailmask.scala 48:17]
    node _GEN_177 = mux(_T_364, sew_8_vd_8, _GEN_176) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_178 = mux(_T_360, _GEN_177, sew_8_vdata_8) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_369 = gt(UInt<4>("h8"), io_vl) @[tailmask.scala 225:22]
    node _T_370 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_371 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_179 = mux(_T_371, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_180 = mux(_T_370, sew_8_vd_8, _GEN_179) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_181 = mux(_T_369, _GEN_180, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_182 = mux(_T_359, _GEN_178, _GEN_181) @[tailmask.scala 209:51]
    node _GEN_183 = mux(_T_356, sew_8_vd_8, _GEN_182) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_372 = lt(UInt<4>("h9"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_373 = geq(UInt<4>("h9"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_374 = leq(UInt<4>("h9"), io_vl) @[tailmask.scala 209:40]
    node _T_375 = and(_T_373, _T_374) @[tailmask.scala 209:33]
    node _T_376 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_377 = bits(io_vs0, 9, 9) @[tailmask.scala 212:22]
    node _T_378 = eq(_T_377, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_379 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_380 = and(_T_378, _T_379) @[tailmask.scala 212:34]
    node _T_381 = bits(io_vs0, 9, 9) @[tailmask.scala 215:29]
    node _T_382 = eq(_T_381, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_383 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_384 = and(_T_382, _T_383) @[tailmask.scala 215:41]
    node sew_8_vdata_9 = _sew_8_vdata_9_T @[tailmask.scala 28:30 tailmask.scala 89:20]
    node _GEN_184 = mux(_T_384, UInt<8>("hff"), sew_8_vdata_9) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_9 = _sew_8_vd_9_T @[tailmask.scala 23:27 tailmask.scala 49:17]
    node _GEN_185 = mux(_T_380, sew_8_vd_9, _GEN_184) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_186 = mux(_T_376, _GEN_185, sew_8_vdata_9) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_385 = gt(UInt<4>("h9"), io_vl) @[tailmask.scala 225:22]
    node _T_386 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_387 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_187 = mux(_T_387, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_188 = mux(_T_386, sew_8_vd_9, _GEN_187) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_189 = mux(_T_385, _GEN_188, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_190 = mux(_T_375, _GEN_186, _GEN_189) @[tailmask.scala 209:51]
    node _GEN_191 = mux(_T_372, sew_8_vd_9, _GEN_190) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_388 = lt(UInt<4>("ha"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_389 = geq(UInt<4>("ha"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_390 = leq(UInt<4>("ha"), io_vl) @[tailmask.scala 209:40]
    node _T_391 = and(_T_389, _T_390) @[tailmask.scala 209:33]
    node _T_392 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_393 = bits(io_vs0, 10, 10) @[tailmask.scala 212:22]
    node _T_394 = eq(_T_393, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_395 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_396 = and(_T_394, _T_395) @[tailmask.scala 212:34]
    node _T_397 = bits(io_vs0, 10, 10) @[tailmask.scala 215:29]
    node _T_398 = eq(_T_397, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_399 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_400 = and(_T_398, _T_399) @[tailmask.scala 215:41]
    node sew_8_vdata_10 = _sew_8_vdata_10_T @[tailmask.scala 28:30 tailmask.scala 90:21]
    node _GEN_192 = mux(_T_400, UInt<8>("hff"), sew_8_vdata_10) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_10 = _sew_8_vd_10_T @[tailmask.scala 23:27 tailmask.scala 50:18]
    node _GEN_193 = mux(_T_396, sew_8_vd_10, _GEN_192) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_194 = mux(_T_392, _GEN_193, sew_8_vdata_10) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_401 = gt(UInt<4>("ha"), io_vl) @[tailmask.scala 225:22]
    node _T_402 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_403 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_195 = mux(_T_403, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_196 = mux(_T_402, sew_8_vd_10, _GEN_195) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_197 = mux(_T_401, _GEN_196, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_198 = mux(_T_391, _GEN_194, _GEN_197) @[tailmask.scala 209:51]
    node _GEN_199 = mux(_T_388, sew_8_vd_10, _GEN_198) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_404 = lt(UInt<4>("hb"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_405 = geq(UInt<4>("hb"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_406 = leq(UInt<4>("hb"), io_vl) @[tailmask.scala 209:40]
    node _T_407 = and(_T_405, _T_406) @[tailmask.scala 209:33]
    node _T_408 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_409 = bits(io_vs0, 11, 11) @[tailmask.scala 212:22]
    node _T_410 = eq(_T_409, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_411 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_412 = and(_T_410, _T_411) @[tailmask.scala 212:34]
    node _T_413 = bits(io_vs0, 11, 11) @[tailmask.scala 215:29]
    node _T_414 = eq(_T_413, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_415 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_416 = and(_T_414, _T_415) @[tailmask.scala 215:41]
    node sew_8_vdata_11 = _sew_8_vdata_11_T @[tailmask.scala 28:30 tailmask.scala 91:21]
    node _GEN_200 = mux(_T_416, UInt<8>("hff"), sew_8_vdata_11) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_11 = _sew_8_vd_11_T @[tailmask.scala 23:27 tailmask.scala 51:18]
    node _GEN_201 = mux(_T_412, sew_8_vd_11, _GEN_200) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_202 = mux(_T_408, _GEN_201, sew_8_vdata_11) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_417 = gt(UInt<4>("hb"), io_vl) @[tailmask.scala 225:22]
    node _T_418 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_419 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_203 = mux(_T_419, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_204 = mux(_T_418, sew_8_vd_11, _GEN_203) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_205 = mux(_T_417, _GEN_204, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_206 = mux(_T_407, _GEN_202, _GEN_205) @[tailmask.scala 209:51]
    node _GEN_207 = mux(_T_404, sew_8_vd_11, _GEN_206) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_420 = lt(UInt<4>("hc"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_421 = geq(UInt<4>("hc"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_422 = leq(UInt<4>("hc"), io_vl) @[tailmask.scala 209:40]
    node _T_423 = and(_T_421, _T_422) @[tailmask.scala 209:33]
    node _T_424 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_425 = bits(io_vs0, 12, 12) @[tailmask.scala 212:22]
    node _T_426 = eq(_T_425, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_427 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_428 = and(_T_426, _T_427) @[tailmask.scala 212:34]
    node _T_429 = bits(io_vs0, 12, 12) @[tailmask.scala 215:29]
    node _T_430 = eq(_T_429, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_431 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_432 = and(_T_430, _T_431) @[tailmask.scala 215:41]
    node sew_8_vdata_12 = _sew_8_vdata_12_T @[tailmask.scala 28:30 tailmask.scala 92:21]
    node _GEN_208 = mux(_T_432, UInt<8>("hff"), sew_8_vdata_12) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_12 = _sew_8_vd_12_T @[tailmask.scala 23:27 tailmask.scala 52:18]
    node _GEN_209 = mux(_T_428, sew_8_vd_12, _GEN_208) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_210 = mux(_T_424, _GEN_209, sew_8_vdata_12) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_433 = gt(UInt<4>("hc"), io_vl) @[tailmask.scala 225:22]
    node _T_434 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_435 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_211 = mux(_T_435, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_212 = mux(_T_434, sew_8_vd_12, _GEN_211) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_213 = mux(_T_433, _GEN_212, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_214 = mux(_T_423, _GEN_210, _GEN_213) @[tailmask.scala 209:51]
    node _GEN_215 = mux(_T_420, sew_8_vd_12, _GEN_214) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_436 = lt(UInt<4>("hd"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_437 = geq(UInt<4>("hd"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_438 = leq(UInt<4>("hd"), io_vl) @[tailmask.scala 209:40]
    node _T_439 = and(_T_437, _T_438) @[tailmask.scala 209:33]
    node _T_440 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_441 = bits(io_vs0, 13, 13) @[tailmask.scala 212:22]
    node _T_442 = eq(_T_441, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_443 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_444 = and(_T_442, _T_443) @[tailmask.scala 212:34]
    node _T_445 = bits(io_vs0, 13, 13) @[tailmask.scala 215:29]
    node _T_446 = eq(_T_445, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_447 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_448 = and(_T_446, _T_447) @[tailmask.scala 215:41]
    node sew_8_vdata_13 = _sew_8_vdata_13_T @[tailmask.scala 28:30 tailmask.scala 93:21]
    node _GEN_216 = mux(_T_448, UInt<8>("hff"), sew_8_vdata_13) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_13 = _sew_8_vd_13_T @[tailmask.scala 23:27 tailmask.scala 53:18]
    node _GEN_217 = mux(_T_444, sew_8_vd_13, _GEN_216) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_218 = mux(_T_440, _GEN_217, sew_8_vdata_13) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_449 = gt(UInt<4>("hd"), io_vl) @[tailmask.scala 225:22]
    node _T_450 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_451 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_219 = mux(_T_451, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_220 = mux(_T_450, sew_8_vd_13, _GEN_219) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_221 = mux(_T_449, _GEN_220, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_222 = mux(_T_439, _GEN_218, _GEN_221) @[tailmask.scala 209:51]
    node _GEN_223 = mux(_T_436, sew_8_vd_13, _GEN_222) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_452 = lt(UInt<4>("he"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_453 = geq(UInt<4>("he"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_454 = leq(UInt<4>("he"), io_vl) @[tailmask.scala 209:40]
    node _T_455 = and(_T_453, _T_454) @[tailmask.scala 209:33]
    node _T_456 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_457 = bits(io_vs0, 14, 14) @[tailmask.scala 212:22]
    node _T_458 = eq(_T_457, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_459 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_460 = and(_T_458, _T_459) @[tailmask.scala 212:34]
    node _T_461 = bits(io_vs0, 14, 14) @[tailmask.scala 215:29]
    node _T_462 = eq(_T_461, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_463 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_464 = and(_T_462, _T_463) @[tailmask.scala 215:41]
    node sew_8_vdata_14 = _sew_8_vdata_14_T @[tailmask.scala 28:30 tailmask.scala 94:21]
    node _GEN_224 = mux(_T_464, UInt<8>("hff"), sew_8_vdata_14) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_14 = _sew_8_vd_14_T @[tailmask.scala 23:27 tailmask.scala 54:18]
    node _GEN_225 = mux(_T_460, sew_8_vd_14, _GEN_224) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_226 = mux(_T_456, _GEN_225, sew_8_vdata_14) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_465 = gt(UInt<4>("he"), io_vl) @[tailmask.scala 225:22]
    node _T_466 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_467 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_227 = mux(_T_467, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_228 = mux(_T_466, sew_8_vd_14, _GEN_227) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_229 = mux(_T_465, _GEN_228, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_230 = mux(_T_455, _GEN_226, _GEN_229) @[tailmask.scala 209:51]
    node _GEN_231 = mux(_T_452, sew_8_vd_14, _GEN_230) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _T_468 = lt(UInt<4>("hf"), UInt<1>("h0")) @[tailmask.scala 207:18]
    node _T_469 = geq(UInt<4>("hf"), UInt<1>("h0")) @[tailmask.scala 209:22]
    node _T_470 = leq(UInt<4>("hf"), io_vl) @[tailmask.scala 209:40]
    node _T_471 = and(_T_469, _T_470) @[tailmask.scala 209:33]
    node _T_472 = eq(io_vm, UInt<1>("h0")) @[tailmask.scala 210:19]
    node _T_473 = bits(io_vs0, 15, 15) @[tailmask.scala 212:22]
    node _T_474 = eq(_T_473, UInt<1>("h0")) @[tailmask.scala 212:26]
    node _T_475 = eq(io_vma, UInt<1>("h0")) @[tailmask.scala 212:44]
    node _T_476 = and(_T_474, _T_475) @[tailmask.scala 212:34]
    node _T_477 = bits(io_vs0, 15, 15) @[tailmask.scala 215:29]
    node _T_478 = eq(_T_477, UInt<1>("h0")) @[tailmask.scala 215:33]
    node _T_479 = eq(io_vma, UInt<1>("h1")) @[tailmask.scala 215:51]
    node _T_480 = and(_T_478, _T_479) @[tailmask.scala 215:41]
    node sew_8_vdata_15 = _sew_8_vdata_15_T @[tailmask.scala 28:30 tailmask.scala 95:21]
    node _GEN_232 = mux(_T_480, UInt<8>("hff"), sew_8_vdata_15) @[tailmask.scala 215:59 tailmask.scala 216:33 tailmask.scala 219:33]
    node sew_8_vd_15 = _sew_8_vd_15_T @[tailmask.scala 23:27 tailmask.scala 55:18]
    node _GEN_233 = mux(_T_476, sew_8_vd_15, _GEN_232) @[tailmask.scala 212:53 tailmask.scala 213:35]
    node _GEN_234 = mux(_T_472, _GEN_233, sew_8_vdata_15) @[tailmask.scala 210:27 tailmask.scala 223:29]
    node _T_481 = gt(UInt<4>("hf"), io_vl) @[tailmask.scala 225:22]
    node _T_482 = eq(io_vta, UInt<1>("h0")) @[tailmask.scala 226:22]
    node _T_483 = eq(io_vta, UInt<1>("h1")) @[tailmask.scala 228:28]
    node _GEN_235 = mux(_T_483, UInt<8>("hff"), UInt<8>("h0")) @[tailmask.scala 228:37 tailmask.scala 229:31 tailmask.scala 33:35]
    node _GEN_236 = mux(_T_482, sew_8_vd_15, _GEN_235) @[tailmask.scala 226:29 tailmask.scala 227:31]
    node _GEN_237 = mux(_T_481, _GEN_236, UInt<8>("h0")) @[tailmask.scala 225:31 tailmask.scala 33:35]
    node _GEN_238 = mux(_T_471, _GEN_234, _GEN_237) @[tailmask.scala 209:51]
    node _GEN_239 = mux(_T_468, sew_8_vd_15, _GEN_238) @[tailmask.scala 207:28 tailmask.scala 208:29]
    node _GEN_241 = mux(_T_227, _GEN_127, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_267 = mux(_T_98, UInt<8>("h0"), _GEN_241) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_296 = mux(_T_33, UInt<8>("h0"), _GEN_267) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_327 = mux(_T, UInt<8>("h0"), _GEN_296) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_1 = _GEN_327 @[tailmask.scala 33:35]
    node _GEN_240 = mux(_T_227, _GEN_119, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_266 = mux(_T_98, UInt<8>("h0"), _GEN_240) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_295 = mux(_T_33, UInt<8>("h0"), _GEN_266) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_326 = mux(_T, UInt<8>("h0"), _GEN_295) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_0 = _GEN_326 @[tailmask.scala 33:35]
    node io_v_data_out_lo_lo_lo = cat(sew_8_v_data_out_1, sew_8_v_data_out_0) @[Cat.scala 30:58]
    node _GEN_243 = mux(_T_227, _GEN_143, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_269 = mux(_T_98, UInt<8>("h0"), _GEN_243) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_298 = mux(_T_33, UInt<8>("h0"), _GEN_269) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_329 = mux(_T, UInt<8>("h0"), _GEN_298) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_3 = _GEN_329 @[tailmask.scala 33:35]
    node _GEN_242 = mux(_T_227, _GEN_135, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_268 = mux(_T_98, UInt<8>("h0"), _GEN_242) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_297 = mux(_T_33, UInt<8>("h0"), _GEN_268) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_328 = mux(_T, UInt<8>("h0"), _GEN_297) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_2 = _GEN_328 @[tailmask.scala 33:35]
    node io_v_data_out_lo_lo_hi = cat(sew_8_v_data_out_3, sew_8_v_data_out_2) @[Cat.scala 30:58]
    node io_v_data_out_lo_lo_1 = cat(io_v_data_out_lo_lo_hi, io_v_data_out_lo_lo_lo) @[Cat.scala 30:58]
    node _GEN_245 = mux(_T_227, _GEN_159, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_271 = mux(_T_98, UInt<8>("h0"), _GEN_245) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_300 = mux(_T_33, UInt<8>("h0"), _GEN_271) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_331 = mux(_T, UInt<8>("h0"), _GEN_300) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_5 = _GEN_331 @[tailmask.scala 33:35]
    node _GEN_244 = mux(_T_227, _GEN_151, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_270 = mux(_T_98, UInt<8>("h0"), _GEN_244) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_299 = mux(_T_33, UInt<8>("h0"), _GEN_270) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_330 = mux(_T, UInt<8>("h0"), _GEN_299) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_4 = _GEN_330 @[tailmask.scala 33:35]
    node io_v_data_out_lo_hi_lo = cat(sew_8_v_data_out_5, sew_8_v_data_out_4) @[Cat.scala 30:58]
    node _GEN_247 = mux(_T_227, _GEN_175, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_273 = mux(_T_98, UInt<8>("h0"), _GEN_247) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_302 = mux(_T_33, UInt<8>("h0"), _GEN_273) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_333 = mux(_T, UInt<8>("h0"), _GEN_302) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_7 = _GEN_333 @[tailmask.scala 33:35]
    node _GEN_246 = mux(_T_227, _GEN_167, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_272 = mux(_T_98, UInt<8>("h0"), _GEN_246) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_301 = mux(_T_33, UInt<8>("h0"), _GEN_272) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_332 = mux(_T, UInt<8>("h0"), _GEN_301) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_6 = _GEN_332 @[tailmask.scala 33:35]
    node io_v_data_out_lo_hi_hi = cat(sew_8_v_data_out_7, sew_8_v_data_out_6) @[Cat.scala 30:58]
    node io_v_data_out_lo_hi_1 = cat(io_v_data_out_lo_hi_hi, io_v_data_out_lo_hi_lo) @[Cat.scala 30:58]
    node io_v_data_out_lo_2 = cat(io_v_data_out_lo_hi_1, io_v_data_out_lo_lo_1) @[Cat.scala 30:58]
    node _GEN_249 = mux(_T_227, _GEN_191, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_275 = mux(_T_98, UInt<8>("h0"), _GEN_249) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_304 = mux(_T_33, UInt<8>("h0"), _GEN_275) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_335 = mux(_T, UInt<8>("h0"), _GEN_304) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_9 = _GEN_335 @[tailmask.scala 33:35]
    node _GEN_248 = mux(_T_227, _GEN_183, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_274 = mux(_T_98, UInt<8>("h0"), _GEN_248) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_303 = mux(_T_33, UInt<8>("h0"), _GEN_274) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_334 = mux(_T, UInt<8>("h0"), _GEN_303) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_8 = _GEN_334 @[tailmask.scala 33:35]
    node io_v_data_out_hi_lo_lo = cat(sew_8_v_data_out_9, sew_8_v_data_out_8) @[Cat.scala 30:58]
    node _GEN_251 = mux(_T_227, _GEN_207, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_277 = mux(_T_98, UInt<8>("h0"), _GEN_251) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_306 = mux(_T_33, UInt<8>("h0"), _GEN_277) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_337 = mux(_T, UInt<8>("h0"), _GEN_306) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_11 = _GEN_337 @[tailmask.scala 33:35]
    node _GEN_250 = mux(_T_227, _GEN_199, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_276 = mux(_T_98, UInt<8>("h0"), _GEN_250) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_305 = mux(_T_33, UInt<8>("h0"), _GEN_276) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_336 = mux(_T, UInt<8>("h0"), _GEN_305) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_10 = _GEN_336 @[tailmask.scala 33:35]
    node io_v_data_out_hi_lo_hi = cat(sew_8_v_data_out_11, sew_8_v_data_out_10) @[Cat.scala 30:58]
    node io_v_data_out_hi_lo_1 = cat(io_v_data_out_hi_lo_hi, io_v_data_out_hi_lo_lo) @[Cat.scala 30:58]
    node _GEN_253 = mux(_T_227, _GEN_223, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_279 = mux(_T_98, UInt<8>("h0"), _GEN_253) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_308 = mux(_T_33, UInt<8>("h0"), _GEN_279) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_339 = mux(_T, UInt<8>("h0"), _GEN_308) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_13 = _GEN_339 @[tailmask.scala 33:35]
    node _GEN_252 = mux(_T_227, _GEN_215, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_278 = mux(_T_98, UInt<8>("h0"), _GEN_252) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_307 = mux(_T_33, UInt<8>("h0"), _GEN_278) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_338 = mux(_T, UInt<8>("h0"), _GEN_307) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_12 = _GEN_338 @[tailmask.scala 33:35]
    node io_v_data_out_hi_hi_lo = cat(sew_8_v_data_out_13, sew_8_v_data_out_12) @[Cat.scala 30:58]
    node _GEN_255 = mux(_T_227, _GEN_239, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_281 = mux(_T_98, UInt<8>("h0"), _GEN_255) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_310 = mux(_T_33, UInt<8>("h0"), _GEN_281) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_341 = mux(_T, UInt<8>("h0"), _GEN_310) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_15 = _GEN_341 @[tailmask.scala 33:35]
    node _GEN_254 = mux(_T_227, _GEN_231, UInt<8>("h0")) @[tailmask.scala 204:32 tailmask.scala 33:35]
    node _GEN_280 = mux(_T_98, UInt<8>("h0"), _GEN_254) @[tailmask.scala 177:34 tailmask.scala 33:35]
    node _GEN_309 = mux(_T_33, UInt<8>("h0"), _GEN_280) @[tailmask.scala 148:34 tailmask.scala 33:35]
    node _GEN_340 = mux(_T, UInt<8>("h0"), _GEN_309) @[tailmask.scala 120:29 tailmask.scala 33:35]
    node sew_8_v_data_out_14 = _GEN_340 @[tailmask.scala 33:35]
    node io_v_data_out_hi_hi_hi = cat(sew_8_v_data_out_15, sew_8_v_data_out_14) @[Cat.scala 30:58]
    node io_v_data_out_hi_hi_1 = cat(io_v_data_out_hi_hi_hi, io_v_data_out_hi_hi_lo) @[Cat.scala 30:58]
    node io_v_data_out_hi_2 = cat(io_v_data_out_hi_hi_1, io_v_data_out_hi_lo_1) @[Cat.scala 30:58]
    node _io_v_data_out_T_3 = cat(io_v_data_out_hi_2, io_v_data_out_lo_2) @[Cat.scala 30:58]
    node _io_v_data_out_T_4 = asUInt(io_vdata) @[tailmask.scala 235:31]
    node _GEN_256 = mux(_T_227, _io_v_data_out_T_3, _io_v_data_out_T_4) @[tailmask.scala 204:32 tailmask.scala 233:21 tailmask.scala 235:19]
    node _GEN_265 = mux(_T_98, _io_v_data_out_T_2, _GEN_256) @[tailmask.scala 177:34 tailmask.scala 203:19]
    node _GEN_286 = mux(_T_33, _io_v_data_out_T_1, _GEN_265) @[tailmask.scala 148:34 tailmask.scala 176:21]
    node _GEN_313 = mux(_T, _io_v_data_out_T, _GEN_286) @[tailmask.scala 120:29 tailmask.scala 146:21]
    io_v_data_out <= _GEN_313

  module Top :
    input clock : Clock
    input reset : UInt<1>
    output io_out : UInt<32>
    output io_addr : UInt<10>
    output io_test1 : UInt<5>
    output io_test2 : UInt<5>
    output io_v_type : SInt<32>

    inst PCMod of pc @[top.scala 15:19]
    inst ALUMod of ALU_ @[top.scala 16:20]
    inst ALUcMod of Alu_Control @[top.scala 17:22]
    inst BrcntrlMod of BranchControl_ @[top.scala 18:25]
    inst CntrlDecMod of controldec @[top.scala 19:26]
    inst datamemMod of datamem @[top.scala 20:25]
    inst ImmgenMod of ImmdValGen1 @[top.scala 21:23]
    inst instmemMod of InstMem @[top.scala 22:25]
    inst jalrCompMod of jalr @[top.scala 23:26]
    inst regfileMod of regfile @[top.scala 24:25]
    inst config of configure @[top.scala 25:19]
    inst vreg of vregfile @[top.scala 26:19]
    inst tail_mask of Tail_Mask @[top.scala 27:23]
    node _instmemMod_io_addr_T = bits(PCMod.io_pc, 11, 2) @[top.scala 33:34]
    node _regfileMod_io_rs1_T = bits(instmemMod.io_inst, 19, 15) @[top.scala 39:39]
    node _regfileMod_io_rs2_T = bits(instmemMod.io_inst, 24, 20) @[top.scala 40:40]
    node _regfileMod_io_rd_T = bits(instmemMod.io_inst, 11, 7) @[top.scala 41:37]
    node _vreg_io_vs1_addr_T = bits(instmemMod.io_inst, 19, 15) @[top.scala 45:38]
    node _vreg_io_vs2_addr_T = bits(instmemMod.io_inst, 24, 20) @[top.scala 46:39]
    node _vreg_io_vd_addr_T = bits(instmemMod.io_inst, 11, 7) @[top.scala 47:36]
    node _ALUcMod_io_func3_T = bits(instmemMod.io_inst, 14, 12) @[top.scala 55:39]
    node _ALUcMod_io_func7_T = bits(instmemMod.io_inst, 30, 30) @[top.scala 56:39]
    node _ALUcMod_io_func6_T = bits(instmemMod.io_inst, 31, 26) @[top.scala 57:39]
    reg vtype : SInt<32>, clock with :
      reset => (UInt<1>("h0"), vtype) @[top.scala 61:20]
    reg vl : SInt<32>, clock with :
      reset => (UInt<1>("h0"), vl) @[top.scala 62:17]
    node _T = eq(CntrlDecMod.io_vset, UInt<1>("h1")) @[top.scala 65:27]
    node _GEN_0 = mux(_T, ImmgenMod.io_z_imm, vtype) @[top.scala 65:35 top.scala 66:14 top.scala 61:20]
    node _GEN_1 = mux(_T, config.io_vl, vl) @[top.scala 65:35 top.scala 67:12 top.scala 62:17]
    node _config_io_rs1_T = bits(instmemMod.io_inst, 19, 15) @[top.scala 71:35]
    node _config_io_rd_T = bits(instmemMod.io_inst, 11, 7) @[top.scala 72:35]
    node _config_io_zimm_T = bits(instmemMod.io_inst, 30, 20) @[top.scala 74:37]
    node _ALUMod_io_in_A_T = eq(CntrlDecMod.io_opAsel, UInt<1>("h0")) @[top.scala 80:24]
    node _ALUMod_io_in_A_T_1 = eq(CntrlDecMod.io_opAsel, UInt<2>("h3")) @[top.scala 80:60]
    node _ALUMod_io_in_A_T_2 = or(_ALUMod_io_in_A_T, _ALUMod_io_in_A_T_1) @[top.scala 80:35]
    node _ALUMod_io_in_A_T_3 = eq(CntrlDecMod.io_opAsel, UInt<1>("h1")) @[top.scala 81:24]
    node _ALUMod_io_in_A_T_4 = asSInt(PCMod.io_pc4) @[top.scala 81:52]
    node _ALUMod_io_in_A_T_5 = eq(CntrlDecMod.io_opAsel, UInt<2>("h2")) @[top.scala 82:24]
    node _ALUMod_io_in_A_T_6 = asSInt(PCMod.io_pc) @[top.scala 82:51]
    node _ALUMod_io_in_A_T_7 = mux(_ALUMod_io_in_A_T_5, _ALUMod_io_in_A_T_6, asSInt(UInt<1>("h0"))) @[Mux.scala 98:16]
    node _ALUMod_io_in_A_T_8 = mux(_ALUMod_io_in_A_T_3, _ALUMod_io_in_A_T_4, _ALUMod_io_in_A_T_7) @[Mux.scala 98:16]
    node _ALUMod_io_in_A_T_9 = mux(_ALUMod_io_in_A_T_2, regfileMod.io_rdata1, _ALUMod_io_in_A_T_8) @[Mux.scala 98:16]
    node _T_1 = eq(CntrlDecMod.io_Ex_sel, UInt<1>("h0")) @[top.scala 86:28]
    node _T_2 = eq(CntrlDecMod.io_opBsel, UInt<1>("h1")) @[top.scala 86:67]
    node _T_3 = and(_T_1, _T_2) @[top.scala 86:42]
    node _T_4 = eq(CntrlDecMod.io_Ex_sel, UInt<1>("h1")) @[top.scala 88:42]
    node _T_5 = eq(CntrlDecMod.io_opBsel, UInt<1>("h1")) @[top.scala 88:81]
    node _T_6 = and(_T_4, _T_5) @[top.scala 88:56]
    node _T_7 = eq(CntrlDecMod.io_Ex_sel, UInt<2>("h2")) @[top.scala 90:42]
    node _T_8 = eq(CntrlDecMod.io_opBsel, UInt<1>("h1")) @[top.scala 90:81]
    node _T_9 = and(_T_7, _T_8) @[top.scala 90:56]
    node _T_10 = eq(CntrlDecMod.io_Ex_sel, UInt<2>("h3")) @[top.scala 92:42]
    node _T_11 = eq(CntrlDecMod.io_opBsel, UInt<1>("h1")) @[top.scala 92:81]
    node _T_12 = and(_T_10, _T_11) @[top.scala 92:56]
    node _T_13 = eq(CntrlDecMod.io_Ex_sel, UInt<3>("h4")) @[top.scala 94:42]
    node _T_14 = eq(CntrlDecMod.io_opBsel, UInt<1>("h1")) @[top.scala 94:81]
    node _T_15 = and(_T_13, _T_14) @[top.scala 94:56]
    node _GEN_2 = mux(_T_15, ImmgenMod.io_addi_imm, regfileMod.io_rdata2) @[top.scala 94:89 top.scala 95:32 top.scala 97:32]
    node _GEN_3 = mux(_T_12, ImmgenMod.io_z_imm, _GEN_2) @[top.scala 92:89 top.scala 93:32]
    node _GEN_4 = mux(_T_9, ImmgenMod.io_u_imm, _GEN_3) @[top.scala 90:89 top.scala 91:32]
    node _GEN_5 = mux(_T_6, ImmgenMod.io_s_imm, _GEN_4) @[top.scala 88:89 top.scala 89:32]
    node _GEN_6 = mux(_T_3, ImmgenMod.io_i_imm, _GEN_5) @[top.scala 86:75 top.scala 87:32]
    node _ALUMod_io_vs1_T = asUInt(vreg.io_vs1_data) @[top.scala 99:35]
    node _ALUMod_io_vs2_T = asUInt(vreg.io_vs2_data) @[top.scala 100:35]
    node _ALUMod_io_sew_T = bits(vtype, 5, 3) @[top.scala 102:23]
    node _tail_mask_io_vta_T = bits(vtype, 6, 6) @[top.scala 109:26]
    node _tail_mask_io_vma_T = bits(vtype, 7, 7) @[top.scala 110:26]
    node _tail_mask_io_sew_T = bits(vtype, 5, 3) @[top.scala 111:26]
    node _tail_mask_io_vm_T = bits(instmemMod.io_inst, 25, 25) @[top.scala 112:38]
    node _tail_mask_io_vdata_T = asSInt(ALUMod.io_v_output) @[top.scala 115:42]
    node _T_16 = eq(BrcntrlMod.io_branch, UInt<1>("h1")) @[top.scala 126:28]
    node _BrcntrlMod_io_arg_x_T = eq(CntrlDecMod.io_opAsel, UInt<1>("h0")) @[top.scala 128:24]
    node _BrcntrlMod_io_arg_x_T_1 = eq(CntrlDecMod.io_opAsel, UInt<1>("h1")) @[top.scala 129:24]
    node _BrcntrlMod_io_arg_x_T_2 = asSInt(PCMod.io_pc4) @[top.scala 129:54]
    node _BrcntrlMod_io_arg_x_T_3 = eq(CntrlDecMod.io_opAsel, UInt<2>("h2")) @[top.scala 130:24]
    node _BrcntrlMod_io_arg_x_T_4 = asSInt(PCMod.io_pc) @[top.scala 130:54]
    node _BrcntrlMod_io_arg_x_T_5 = eq(CntrlDecMod.io_opAsel, UInt<2>("h3")) @[top.scala 131:24]
    node _BrcntrlMod_io_arg_x_T_6 = mux(_BrcntrlMod_io_arg_x_T_5, regfileMod.io_rdata1, asSInt(UInt<1>("h0"))) @[Mux.scala 98:16]
    node _BrcntrlMod_io_arg_x_T_7 = mux(_BrcntrlMod_io_arg_x_T_3, _BrcntrlMod_io_arg_x_T_4, _BrcntrlMod_io_arg_x_T_6) @[Mux.scala 98:16]
    node _BrcntrlMod_io_arg_x_T_8 = mux(_BrcntrlMod_io_arg_x_T_1, _BrcntrlMod_io_arg_x_T_2, _BrcntrlMod_io_arg_x_T_7) @[Mux.scala 98:16]
    node _BrcntrlMod_io_arg_x_T_9 = mux(_BrcntrlMod_io_arg_x_T, regfileMod.io_rdata1, _BrcntrlMod_io_arg_x_T_8) @[Mux.scala 98:16]
    node _T_17 = eq(CntrlDecMod.io_Ex_sel, UInt<1>("h0")) @[top.scala 135:29]
    node _T_18 = eq(CntrlDecMod.io_opBsel, UInt<1>("h1")) @[top.scala 135:66]
    node _T_19 = and(_T_17, _T_18) @[top.scala 135:41]
    node _T_20 = eq(CntrlDecMod.io_Ex_sel, UInt<1>("h1")) @[top.scala 137:42]
    node _T_21 = eq(CntrlDecMod.io_opBsel, UInt<1>("h1")) @[top.scala 137:79]
    node _T_22 = and(_T_20, _T_21) @[top.scala 137:54]
    node _T_23 = eq(CntrlDecMod.io_Ex_sel, UInt<2>("h2")) @[top.scala 139:42]
    node _T_24 = eq(CntrlDecMod.io_opBsel, UInt<1>("h1")) @[top.scala 139:79]
    node _T_25 = and(_T_23, _T_24) @[top.scala 139:54]
    node _GEN_7 = mux(_T_25, ImmgenMod.io_u_imm, regfileMod.io_rdata2) @[top.scala 139:87 top.scala 140:37 top.scala 142:37]
    node _GEN_8 = mux(_T_22, ImmgenMod.io_s_imm, _GEN_7) @[top.scala 137:87 top.scala 138:37]
    node _GEN_9 = mux(_T_19, ImmgenMod.io_i_imm, _GEN_8) @[top.scala 135:74 top.scala 136:37]
    node _GEN_10 = mux(_T_16, _BrcntrlMod_io_arg_x_T_9, asSInt(UInt<1>("h0"))) @[top.scala 126:36 top.scala 127:25 top.scala 121:21]
    node _GEN_11 = mux(_T_16, _GEN_9, asSInt(UInt<1>("h0"))) @[top.scala 126:36 top.scala 122:21]
    node _PCMod_io_input_T = eq(CntrlDecMod.io_nextPCsel, UInt<1>("h0")) @[top.scala 159:27]
    node _PCMod_io_input_T_1 = eq(CntrlDecMod.io_nextPCsel, UInt<1>("h1")) @[top.scala 160:27]
    node _PCMod_io_input_T_2 = asUInt(ImmgenMod.io_sb_imm) @[top.scala 160:92]
    node _PCMod_io_input_T_3 = mux(BrcntrlMod.io_br_taken, _PCMod_io_input_T_2, PCMod.io_pc4) @[top.scala 160:46]
    node _PCMod_io_input_T_4 = eq(CntrlDecMod.io_nextPCsel, UInt<2>("h2")) @[top.scala 161:27]
    node _PCMod_io_input_T_5 = asUInt(ImmgenMod.io_uj_imm) @[top.scala 161:65]
    node _PCMod_io_input_T_6 = eq(CntrlDecMod.io_nextPCsel, UInt<2>("h3")) @[top.scala 162:27]
    node _PCMod_io_input_T_7 = asUInt(jalrCompMod.io_out) @[top.scala 162:64]
    node _PCMod_io_input_T_8 = mux(_PCMod_io_input_T_6, _PCMod_io_input_T_7, UInt<1>("h0")) @[Mux.scala 98:16]
    node _PCMod_io_input_T_9 = mux(_PCMod_io_input_T_4, _PCMod_io_input_T_5, _PCMod_io_input_T_8) @[Mux.scala 98:16]
    node _PCMod_io_input_T_10 = mux(_PCMod_io_input_T_1, _PCMod_io_input_T_3, _PCMod_io_input_T_9) @[Mux.scala 98:16]
    node _PCMod_io_input_T_11 = mux(_PCMod_io_input_T, PCMod.io_pc4, _PCMod_io_input_T_10) @[Mux.scala 98:16]
    node _datamemMod_io_Addr_T = bits(ALUMod.io_output, 9, 2) @[top.scala 166:40]
    node _regfileMod_io_WriteData_T = eq(CntrlDecMod.io_Mem2Reg, UInt<1>("h0")) @[top.scala 173:25]
    node _regfileMod_io_WriteData_T_1 = mux(CntrlDecMod.io_vset, config.io_vl, ALUMod.io_output) @[top.scala 173:41]
    node _regfileMod_io_WriteData_T_2 = eq(CntrlDecMod.io_Mem2Reg, UInt<1>("h1")) @[top.scala 174:25]
    node _regfileMod_io_WriteData_T_3 = mux(_regfileMod_io_WriteData_T_2, datamemMod.io_out, asSInt(UInt<1>("h0"))) @[Mux.scala 98:16]
    node _regfileMod_io_WriteData_T_4 = mux(_regfileMod_io_WriteData_T, _regfileMod_io_WriteData_T_1, _regfileMod_io_WriteData_T_3) @[Mux.scala 98:16]
    node _vreg_io_vd_data_T = asSInt(tail_mask.io_v_data_out) @[top.scala 177:44]
    node _io_test1_T = bits(instmemMod.io_inst, 19, 15) @[top.scala 179:31]
    node _io_test2_T = bits(instmemMod.io_inst, 11, 7) @[top.scala 180:31]
    io_out <= UInt<1>("h0") @[top.scala 178:8]
    io_addr <= instmemMod.io_addr @[top.scala 35:9]
    io_test1 <= _io_test1_T @[top.scala 179:10]
    io_test2 <= _io_test2_T @[top.scala 180:10]
    io_v_type <= vtype @[top.scala 181:11]
    PCMod.clock <= clock
    PCMod.reset <= reset
    PCMod.io_input <= _PCMod_io_input_T_11 @[top.scala 158:16]
    ALUMod.clock <= clock
    ALUMod.reset <= reset
    ALUMod.io_in_A <= _ALUMod_io_in_A_T_9 @[top.scala 79:16]
    ALUMod.io_in_B <= _GEN_6
    ALUMod.io_vs1 <= _ALUMod_io_vs1_T @[top.scala 99:15]
    ALUMod.io_vs2 <= _ALUMod_io_vs2_T @[top.scala 100:15]
    ALUMod.io_aluc <= ALUcMod.io_aluc @[top.scala 101:16]
    ALUMod.io_sew <= _ALUMod_io_sew_T @[top.scala 102:15]
    ALUMod.io_v_ins <= CntrlDecMod.io_v_ins @[top.scala 104:17]
    ALUcMod.clock <= clock
    ALUcMod.reset <= reset
    ALUcMod.io_func3 <= _ALUcMod_io_func3_T @[top.scala 55:18]
    ALUcMod.io_func7 <= _ALUcMod_io_func7_T @[top.scala 56:18]
    ALUcMod.io_aluOp <= bits(CntrlDecMod.io_aluop, 2, 0) @[top.scala 54:18]
    ALUcMod.io_V_inst <= UInt<1>("h1") @[top.scala 58:19]
    ALUcMod.io_func6 <= _ALUcMod_io_func6_T @[top.scala 57:18]
    BrcntrlMod.clock <= clock
    BrcntrlMod.reset <= reset
    BrcntrlMod.io_aluc <= CntrlDecMod.io_aluop @[top.scala 146:20]
    BrcntrlMod.io_branch <= CntrlDecMod.io_Branch @[top.scala 120:22]
    BrcntrlMod.io_arg_x <= _GEN_10
    BrcntrlMod.io_arg_y <= _GEN_11
    CntrlDecMod.clock <= clock
    CntrlDecMod.reset <= reset
    CntrlDecMod.io_Instruction <= instmemMod.io_inst @[top.scala 34:28]
    datamemMod.clock <= clock
    datamemMod.reset <= reset
    datamemMod.io_Addr <= _datamemMod_io_Addr_T @[top.scala 166:20]
    datamemMod.io_Data <= regfileMod.io_rdata2 @[top.scala 167:20]
    datamemMod.io_MemWrite <= CntrlDecMod.io_MemWrite @[top.scala 168:24]
    datamemMod.io_MemRead <= CntrlDecMod.io_MemRead @[top.scala 169:23]
    ImmgenMod.clock <= clock
    ImmgenMod.reset <= reset
    ImmgenMod.io_instruction <= instmemMod.io_inst @[top.scala 50:26]
    ImmgenMod.io_pc <= PCMod.io_pc @[top.scala 51:17]
    instmemMod.clock <= clock
    instmemMod.reset <= reset
    instmemMod.io_addr <= _instmemMod_io_addr_T @[top.scala 33:20]
    jalrCompMod.clock <= clock
    jalrCompMod.reset <= reset
    jalrCompMod.io_rs1 <= regfileMod.io_rdata1 @[top.scala 149:20]
    jalrCompMod.io_imm <= ImmgenMod.io_i_imm @[top.scala 150:20]
    regfileMod.clock <= clock
    regfileMod.reset <= reset
    regfileMod.io_RegWrite <= CntrlDecMod.io_RegWrite @[top.scala 38:24]
    regfileMod.io_rs1 <= _regfileMod_io_rs1_T @[top.scala 39:18]
    regfileMod.io_rs2 <= _regfileMod_io_rs2_T @[top.scala 40:19]
    regfileMod.io_rd <= _regfileMod_io_rd_T @[top.scala 41:17]
    regfileMod.io_WriteData <= _regfileMod_io_WriteData_T_4 @[top.scala 172:25]
    config.clock <= clock
    config.reset <= reset
    config.io_zimm <= _config_io_zimm_T @[top.scala 74:16]
    config.io_rs1 <= _config_io_rs1_T @[top.scala 71:15]
    config.io_rd <= _config_io_rd_T @[top.scala 72:14]
    config.io_rs1_readdata <= regfileMod.io_rdata1 @[top.scala 73:25]
    config.io_current_vl <= asSInt(UInt<3>("h2")) @[top.scala 75:22]
    vreg.clock <= clock
    vreg.reset <= reset
    vreg.io_vs1_addr <= _vreg_io_vs1_addr_T @[top.scala 45:17]
    vreg.io_vs2_addr <= _vreg_io_vs2_addr_T @[top.scala 46:18]
    vreg.io_vd_addr <= _vreg_io_vd_addr_T @[top.scala 47:16]
    vreg.io_vd_data <= _vreg_io_vd_data_T @[top.scala 177:17]
    vreg.io_reg_write <= CntrlDecMod.io_RegWrite @[top.scala 44:20]
    tail_mask.clock <= clock
    tail_mask.reset <= reset
    tail_mask.io_vl <= UInt<3>("h6") @[top.scala 108:17]
    tail_mask.io_sew <= _tail_mask_io_sew_T @[top.scala 111:18]
    tail_mask.io_vma <= _tail_mask_io_vma_T @[top.scala 110:18]
    tail_mask.io_vta <= _tail_mask_io_vta_T @[top.scala 109:18]
    tail_mask.io_vm <= _tail_mask_io_vm_T @[top.scala 112:17]
    tail_mask.io_vs0 <= vreg.io_vs0_data @[top.scala 113:18]
    tail_mask.io_vd <= vreg.io_vddata_o @[top.scala 114:17]
    tail_mask.io_vdata <= _tail_mask_io_vdata_T @[top.scala 115:20]
    vtype <= mux(reset, asSInt(UInt<32>("h0")), _GEN_0) @[top.scala 61:20 top.scala 61:20]
    vl <= mux(reset, asSInt(UInt<32>("h0")), _GEN_1) @[top.scala 62:17 top.scala 62:17]
