var searchData=
[
  ['i2c1_0',['I2C1',['../group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc',1,'stm32l476xx.h']]],
  ['i2c1_5fbase_1',['I2C1_BASE',['../group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3',1,'stm32l476xx.h']]],
  ['i2c1_5fer_5firqn_2',['I2C1_ER_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34',1,'stm32l476xx.h']]],
  ['i2c1_5fev_5firqn_3',['I2C1_EV_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751',1,'stm32l476xx.h']]],
  ['i2c2_4',['I2C2',['../group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16',1,'stm32l476xx.h']]],
  ['i2c2_5fbase_5',['I2C2_BASE',['../group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d',1,'stm32l476xx.h']]],
  ['i2c2_5fer_5firqn_6',['I2C2_ER_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7',1,'stm32l476xx.h']]],
  ['i2c2_5fev_5firqn_7',['I2C2_EV_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804',1,'stm32l476xx.h']]],
  ['i2c3_8',['I2C3',['../group___peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda',1,'stm32l476xx.h']]],
  ['i2c3_5fbase_9',['I2C3_BASE',['../group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b',1,'stm32l476xx.h']]],
  ['i2c3_5fer_5firqn_10',['I2C3_ER_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e',1,'stm32l476xx.h']]],
  ['i2c3_5fev_5firqn_11',['I2C3_EV_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5faddrie_12',['I2C_CR1_ADDRIE',['../group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5faddrie_5fmsk_13',['I2C_CR1_ADDRIE_Msk',['../group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5faddrie_5fpos_14',['I2C_CR1_ADDRIE_Pos',['../group___peripheral___registers___bits___definition.html#ga7a96e487d4a9ece218e3ebbb805a0491',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5falerten_15',['I2C_CR1_ALERTEN',['../group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5falerten_5fmsk_16',['I2C_CR1_ALERTEN_Msk',['../group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5falerten_5fpos_17',['I2C_CR1_ALERTEN_Pos',['../group___peripheral___registers___bits___definition.html#gaf9ac4b2a3abdba26286c5a097d25055d',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fanfoff_18',['I2C_CR1_ANFOFF',['../group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fanfoff_5fmsk_19',['I2C_CR1_ANFOFF_Msk',['../group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fanfoff_5fpos_20',['I2C_CR1_ANFOFF_Pos',['../group___peripheral___registers___bits___definition.html#ga05ac4fd3b4e54f94b3060b72df13b168',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fdnf_21',['I2C_CR1_DNF',['../group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fdnf_5fmsk_22',['I2C_CR1_DNF_Msk',['../group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fdnf_5fpos_23',['I2C_CR1_DNF_Pos',['../group___peripheral___registers___bits___definition.html#gad6e1d618bee79c5c11437517409ce1ab',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ferrie_24',['I2C_CR1_ERRIE',['../group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ferrie_5fmsk_25',['I2C_CR1_ERRIE_Msk',['../group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ferrie_5fpos_26',['I2C_CR1_ERRIE_Pos',['../group___peripheral___registers___bits___definition.html#ga3d50d5bde73807289d1e0995cf78fd5d',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fgcen_27',['I2C_CR1_GCEN',['../group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fgcen_5fmsk_28',['I2C_CR1_GCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fgcen_5fpos_29',['I2C_CR1_GCEN_Pos',['../group___peripheral___registers___bits___definition.html#gab724dbc59e49c500bf7ae1d5aae10e2a',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fnackie_30',['I2C_CR1_NACKIE',['../group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fnackie_5fmsk_31',['I2C_CR1_NACKIE_Msk',['../group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fnackie_5fpos_32',['I2C_CR1_NACKIE_Pos',['../group___peripheral___registers___bits___definition.html#ga658618a45a681d786f458a90e292d3e9',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fnostretch_33',['I2C_CR1_NOSTRETCH',['../group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fnostretch_5fmsk_34',['I2C_CR1_NOSTRETCH_Msk',['../group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fnostretch_5fpos_35',['I2C_CR1_NOSTRETCH_Pos',['../group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fpe_36',['I2C_CR1_PE',['../group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fpe_5fmsk_37',['I2C_CR1_PE_Msk',['../group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fpe_5fpos_38',['I2C_CR1_PE_Pos',['../group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fpecen_39',['I2C_CR1_PECEN',['../group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fpecen_5fmsk_40',['I2C_CR1_PECEN_Msk',['../group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fpecen_5fpos_41',['I2C_CR1_PECEN_Pos',['../group___peripheral___registers___bits___definition.html#ga51dc1b71239d8c29a557adcbe01e9d8a',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5frxdmaen_42',['I2C_CR1_RXDMAEN',['../group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5frxdmaen_5fmsk_43',['I2C_CR1_RXDMAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5frxdmaen_5fpos_44',['I2C_CR1_RXDMAEN_Pos',['../group___peripheral___registers___bits___definition.html#ga104ff6658fd793e162a156b2517c2181',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5frxie_45',['I2C_CR1_RXIE',['../group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5frxie_5fmsk_46',['I2C_CR1_RXIE_Msk',['../group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5frxie_5fpos_47',['I2C_CR1_RXIE_Pos',['../group___peripheral___registers___bits___definition.html#ga22c11e015740a9c541983171469cf858',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsbc_48',['I2C_CR1_SBC',['../group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsbc_5fmsk_49',['I2C_CR1_SBC_Msk',['../group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsbc_5fpos_50',['I2C_CR1_SBC_Pos',['../group___peripheral___registers___bits___definition.html#gaf5d1ada16ff415341e018fcb28ae3a5f',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsmbden_51',['I2C_CR1_SMBDEN',['../group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsmbden_5fmsk_52',['I2C_CR1_SMBDEN_Msk',['../group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsmbden_5fpos_53',['I2C_CR1_SMBDEN_Pos',['../group___peripheral___registers___bits___definition.html#gaed5a423076644a3c84a2850d3e1c8bb9',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsmbhen_54',['I2C_CR1_SMBHEN',['../group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsmbhen_5fmsk_55',['I2C_CR1_SMBHEN_Msk',['../group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsmbhen_5fpos_56',['I2C_CR1_SMBHEN_Pos',['../group___peripheral___registers___bits___definition.html#ga6c36c967ddfe1c5e9b0adfa943703eab',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fstopie_57',['I2C_CR1_STOPIE',['../group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fstopie_5fmsk_58',['I2C_CR1_STOPIE_Msk',['../group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fstopie_5fpos_59',['I2C_CR1_STOPIE_Pos',['../group___peripheral___registers___bits___definition.html#ga78d523fe80ade14583f592b7c210ba77',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fswrst_60',['I2C_CR1_SWRST',['../group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fswrst_5fmsk_61',['I2C_CR1_SWRST_Msk',['../group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fswrst_5fpos_62',['I2C_CR1_SWRST_Pos',['../group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftcie_63',['I2C_CR1_TCIE',['../group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftcie_5fmsk_64',['I2C_CR1_TCIE_Msk',['../group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftcie_5fpos_65',['I2C_CR1_TCIE_Pos',['../group___peripheral___registers___bits___definition.html#ga4c0630dea37366c87269b46e58b7a32b',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftxdmaen_66',['I2C_CR1_TXDMAEN',['../group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftxdmaen_5fmsk_67',['I2C_CR1_TXDMAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftxdmaen_5fpos_68',['I2C_CR1_TXDMAEN_Pos',['../group___peripheral___registers___bits___definition.html#gae98f66350195b4d9e12028a92418d0bf',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftxie_69',['I2C_CR1_TXIE',['../group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftxie_5fmsk_70',['I2C_CR1_TXIE_Msk',['../group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftxie_5fpos_71',['I2C_CR1_TXIE_Pos',['../group___peripheral___registers___bits___definition.html#ga5709c819485012d8a25da27532ca5682',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fwupen_72',['I2C_CR1_WUPEN',['../group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fwupen_5fmsk_73',['I2C_CR1_WUPEN_Msk',['../group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fwupen_5fpos_74',['I2C_CR1_WUPEN_Pos',['../group___peripheral___registers___bits___definition.html#ga7266529618030580952f062b4996649d',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fadd10_75',['I2C_CR2_ADD10',['../group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fadd10_5fmsk_76',['I2C_CR2_ADD10_Msk',['../group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fadd10_5fpos_77',['I2C_CR2_ADD10_Pos',['../group___peripheral___registers___bits___definition.html#ga6727029dc8d7d75240f89ad9b6f20efa',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fautoend_78',['I2C_CR2_AUTOEND',['../group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fautoend_5fmsk_79',['I2C_CR2_AUTOEND_Msk',['../group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fautoend_5fpos_80',['I2C_CR2_AUTOEND_Pos',['../group___peripheral___registers___bits___definition.html#ga40a52e70fef6b2511cf4abf851f3de35',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fhead10r_81',['I2C_CR2_HEAD10R',['../group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fhead10r_5fmsk_82',['I2C_CR2_HEAD10R_Msk',['../group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fhead10r_5fpos_83',['I2C_CR2_HEAD10R_Pos',['../group___peripheral___registers___bits___definition.html#ga62fa6bb2f4f0e8abdec315854b82fadf',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fnack_84',['I2C_CR2_NACK',['../group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fnack_5fmsk_85',['I2C_CR2_NACK_Msk',['../group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fnack_5fpos_86',['I2C_CR2_NACK_Pos',['../group___peripheral___registers___bits___definition.html#gaa111bdbf7119c6016d079f11e056e2b3',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fnbytes_87',['I2C_CR2_NBYTES',['../group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fnbytes_5fmsk_88',['I2C_CR2_NBYTES_Msk',['../group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fnbytes_5fpos_89',['I2C_CR2_NBYTES_Pos',['../group___peripheral___registers___bits___definition.html#ga543bf3506a45a9d3bd2f07a7381a27d0',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fpecbyte_90',['I2C_CR2_PECBYTE',['../group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fpecbyte_5fmsk_91',['I2C_CR2_PECBYTE_Msk',['../group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fpecbyte_5fpos_92',['I2C_CR2_PECBYTE_Pos',['../group___peripheral___registers___bits___definition.html#gae64def9753ec76fce7f32c36cff0fc8a',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5frd_5fwrn_93',['I2C_CR2_RD_WRN',['../group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5frd_5fwrn_5fmsk_94',['I2C_CR2_RD_WRN_Msk',['../group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5frd_5fwrn_5fpos_95',['I2C_CR2_RD_WRN_Pos',['../group___peripheral___registers___bits___definition.html#ga163b3a97f88712d6315c82a9bf90bb9a',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5freload_96',['I2C_CR2_RELOAD',['../group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5freload_5fmsk_97',['I2C_CR2_RELOAD_Msk',['../group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5freload_5fpos_98',['I2C_CR2_RELOAD_Pos',['../group___peripheral___registers___bits___definition.html#ga4d609383e8211f61b5156c96fc893fde',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fsadd_99',['I2C_CR2_SADD',['../group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fsadd_5fmsk_100',['I2C_CR2_SADD_Msk',['../group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fsadd_5fpos_101',['I2C_CR2_SADD_Pos',['../group___peripheral___registers___bits___definition.html#ga345042d0c459945eeb995572d09d7eb8',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fstart_102',['I2C_CR2_START',['../group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fstart_5fmsk_103',['I2C_CR2_START_Msk',['../group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fstart_5fpos_104',['I2C_CR2_START_Pos',['../group___peripheral___registers___bits___definition.html#ga2275a40bdbf9fb2d79479145dac82b40',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fstop_105',['I2C_CR2_STOP',['../group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fstop_5fmsk_106',['I2C_CR2_STOP_Msk',['../group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fstop_5fpos_107',['I2C_CR2_STOP_Pos',['../group___peripheral___registers___bits___definition.html#ga281936f6a82953273129d4b49c3fa18b',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5faddrcf_108',['I2C_ICR_ADDRCF',['../group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5faddrcf_5fmsk_109',['I2C_ICR_ADDRCF_Msk',['../group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5faddrcf_5fpos_110',['I2C_ICR_ADDRCF_Pos',['../group___peripheral___registers___bits___definition.html#gab129239058f702e7f5d09e908818fce2',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5falertcf_111',['I2C_ICR_ALERTCF',['../group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5falertcf_5fmsk_112',['I2C_ICR_ALERTCF_Msk',['../group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5falertcf_5fpos_113',['I2C_ICR_ALERTCF_Pos',['../group___peripheral___registers___bits___definition.html#gae8fc03c41ac87ab9194dcbc24a9a0cc6',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5farlocf_114',['I2C_ICR_ARLOCF',['../group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5farlocf_5fmsk_115',['I2C_ICR_ARLOCF_Msk',['../group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5farlocf_5fpos_116',['I2C_ICR_ARLOCF_Pos',['../group___peripheral___registers___bits___definition.html#ga118063279b7e54a6842bf411c15019a4',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fberrcf_117',['I2C_ICR_BERRCF',['../group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fberrcf_5fmsk_118',['I2C_ICR_BERRCF_Msk',['../group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fberrcf_5fpos_119',['I2C_ICR_BERRCF_Pos',['../group___peripheral___registers___bits___definition.html#ga0852a41941609bf61e426d49e0918e5b',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fnackcf_120',['I2C_ICR_NACKCF',['../group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fnackcf_5fmsk_121',['I2C_ICR_NACKCF_Msk',['../group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fnackcf_5fpos_122',['I2C_ICR_NACKCF_Pos',['../group___peripheral___registers___bits___definition.html#gaee92451db537602ee8e474003979350c',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fovrcf_123',['I2C_ICR_OVRCF',['../group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fovrcf_5fmsk_124',['I2C_ICR_OVRCF_Msk',['../group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fovrcf_5fpos_125',['I2C_ICR_OVRCF_Pos',['../group___peripheral___registers___bits___definition.html#gaf1cfbc8eb9a81dd42f0df9a3fa5292c8',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fpeccf_126',['I2C_ICR_PECCF',['../group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fpeccf_5fmsk_127',['I2C_ICR_PECCF_Msk',['../group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fpeccf_5fpos_128',['I2C_ICR_PECCF_Pos',['../group___peripheral___registers___bits___definition.html#gaa003c1a5e54eb65f3e95c8337657f8fb',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fstopcf_129',['I2C_ICR_STOPCF',['../group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fstopcf_5fmsk_130',['I2C_ICR_STOPCF_Msk',['../group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fstopcf_5fpos_131',['I2C_ICR_STOPCF_Pos',['../group___peripheral___registers___bits___definition.html#ga843a4a9e565f4cfdfd2e493f2077b4e1',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5ftimoutcf_132',['I2C_ICR_TIMOUTCF',['../group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5ftimoutcf_5fmsk_133',['I2C_ICR_TIMOUTCF_Msk',['../group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5ftimoutcf_5fpos_134',['I2C_ICR_TIMOUTCF_Pos',['../group___peripheral___registers___bits___definition.html#gaf6838048cdfcde822e12ab95b17396c3',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5faddcode_135',['I2C_ISR_ADDCODE',['../group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5faddcode_5fmsk_136',['I2C_ISR_ADDCODE_Msk',['../group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5faddcode_5fpos_137',['I2C_ISR_ADDCODE_Pos',['../group___peripheral___registers___bits___definition.html#ga276e6692440e4c8afeafc013e56fa2bb',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5faddr_138',['I2C_ISR_ADDR',['../group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5faddr_5fmsk_139',['I2C_ISR_ADDR_Msk',['../group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5faddr_5fpos_140',['I2C_ISR_ADDR_Pos',['../group___peripheral___registers___bits___definition.html#gaa70d48ac9eb5511d487beea822c90ff0',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5falert_141',['I2C_ISR_ALERT',['../group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5falert_5fmsk_142',['I2C_ISR_ALERT_Msk',['../group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5falert_5fpos_143',['I2C_ISR_ALERT_Pos',['../group___peripheral___registers___bits___definition.html#ga5a2a6c5a1a734ffd4721225862ce4216',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5farlo_144',['I2C_ISR_ARLO',['../group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5farlo_5fmsk_145',['I2C_ISR_ARLO_Msk',['../group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5farlo_5fpos_146',['I2C_ISR_ARLO_Pos',['../group___peripheral___registers___bits___definition.html#ga265ab05a2e4da2a90a67c45951d5bcf5',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fberr_147',['I2C_ISR_BERR',['../group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fberr_5fmsk_148',['I2C_ISR_BERR_Msk',['../group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fberr_5fpos_149',['I2C_ISR_BERR_Pos',['../group___peripheral___registers___bits___definition.html#gae0a6bc21622903130514a30c1d379491',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fbusy_150',['I2C_ISR_BUSY',['../group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fbusy_5fmsk_151',['I2C_ISR_BUSY_Msk',['../group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fbusy_5fpos_152',['I2C_ISR_BUSY_Pos',['../group___peripheral___registers___bits___definition.html#ga985490b4fc13a6741e2a56f4cb0a8dc6',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fdir_153',['I2C_ISR_DIR',['../group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fdir_5fmsk_154',['I2C_ISR_DIR_Msk',['../group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fdir_5fpos_155',['I2C_ISR_DIR_Pos',['../group___peripheral___registers___bits___definition.html#ga993072971fbd0407698aca55c6d22ad7',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fnackf_156',['I2C_ISR_NACKF',['../group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fnackf_5fmsk_157',['I2C_ISR_NACKF_Msk',['../group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fnackf_5fpos_158',['I2C_ISR_NACKF_Pos',['../group___peripheral___registers___bits___definition.html#gaca2cb2a1182484457c4f36df7689fa2d',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fovr_159',['I2C_ISR_OVR',['../group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fovr_5fmsk_160',['I2C_ISR_OVR_Msk',['../group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fovr_5fpos_161',['I2C_ISR_OVR_Pos',['../group___peripheral___registers___bits___definition.html#gadee97d76c661455b9abbe4e722d9659e',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fpecerr_162',['I2C_ISR_PECERR',['../group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fpecerr_5fmsk_163',['I2C_ISR_PECERR_Msk',['../group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fpecerr_5fpos_164',['I2C_ISR_PECERR_Pos',['../group___peripheral___registers___bits___definition.html#gafcf07263f18f4aa830949c0c08ec8d79',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5frxne_165',['I2C_ISR_RXNE',['../group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5frxne_5fmsk_166',['I2C_ISR_RXNE_Msk',['../group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5frxne_5fpos_167',['I2C_ISR_RXNE_Pos',['../group___peripheral___registers___bits___definition.html#gaea0670926d93f117848dd6d0ba0305b3',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fstopf_168',['I2C_ISR_STOPF',['../group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fstopf_5fmsk_169',['I2C_ISR_STOPF_Msk',['../group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fstopf_5fpos_170',['I2C_ISR_STOPF_Pos',['../group___peripheral___registers___bits___definition.html#gac7fecaffd6b9412766724e78b6f5636f',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftc_171',['I2C_ISR_TC',['../group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftc_5fmsk_172',['I2C_ISR_TC_Msk',['../group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftc_5fpos_173',['I2C_ISR_TC_Pos',['../group___peripheral___registers___bits___definition.html#ga5dbc14227b3e6166444fb20b688ca88d',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftcr_174',['I2C_ISR_TCR',['../group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftcr_5fmsk_175',['I2C_ISR_TCR_Msk',['../group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftcr_5fpos_176',['I2C_ISR_TCR_Pos',['../group___peripheral___registers___bits___definition.html#ga449c7f963e50ef2197ba6b4368d1ce5f',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftimeout_177',['I2C_ISR_TIMEOUT',['../group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftimeout_5fmsk_178',['I2C_ISR_TIMEOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftimeout_5fpos_179',['I2C_ISR_TIMEOUT_Pos',['../group___peripheral___registers___bits___definition.html#ga52d9983842806eee20110d73be4c9671',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftxe_180',['I2C_ISR_TXE',['../group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftxe_5fmsk_181',['I2C_ISR_TXE_Msk',['../group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftxe_5fpos_182',['I2C_ISR_TXE_Pos',['../group___peripheral___registers___bits___definition.html#gae0009385c4ff0c3e9959b870b9e7ace8',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftxis_183',['I2C_ISR_TXIS',['../group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftxis_5fmsk_184',['I2C_ISR_TXIS_Msk',['../group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftxis_5fpos_185',['I2C_ISR_TXIS_Pos',['../group___peripheral___registers___bits___definition.html#ga69d68fcf5699e9efac110d08866c1c05',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1_186',['I2C_OAR1_OA1',['../group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1_5fmsk_187',['I2C_OAR1_OA1_Msk',['../group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1_5fpos_188',['I2C_OAR1_OA1_Pos',['../group___peripheral___registers___bits___definition.html#ga3f23a5d38cdfb657316843f2eb593779',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1en_189',['I2C_OAR1_OA1EN',['../group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1en_5fmsk_190',['I2C_OAR1_OA1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1en_5fpos_191',['I2C_OAR1_OA1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga1d8494e091aa7d42612bd6405080b591',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1mode_192',['I2C_OAR1_OA1MODE',['../group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1mode_5fmsk_193',['I2C_OAR1_OA1MODE_Msk',['../group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1mode_5fpos_194',['I2C_OAR1_OA1MODE_Pos',['../group___peripheral___registers___bits___definition.html#ga131fb64dd60dc481c8f08653bbb1cf0a',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2_195',['I2C_OAR2_OA2',['../group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2_5fmsk_196',['I2C_OAR2_OA2_Msk',['../group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2_5fpos_197',['I2C_OAR2_OA2_Pos',['../group___peripheral___registers___bits___definition.html#ga42e2cc2537de174ba963e10465839429',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2en_198',['I2C_OAR2_OA2EN',['../group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2en_5fmsk_199',['I2C_OAR2_OA2EN_Msk',['../group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2en_5fpos_200',['I2C_OAR2_OA2EN_Pos',['../group___peripheral___registers___bits___definition.html#gaa4ad64522f818be53e2296d7935b3aa4',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask01_201',['I2C_OAR2_OA2MASK01',['../group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask01_5fmsk_202',['I2C_OAR2_OA2MASK01_Msk',['../group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask01_5fpos_203',['I2C_OAR2_OA2MASK01_Pos',['../group___peripheral___registers___bits___definition.html#ga57d97d3acf2bd80942e357f3f475b014',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask02_204',['I2C_OAR2_OA2MASK02',['../group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask02_5fmsk_205',['I2C_OAR2_OA2MASK02_Msk',['../group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask02_5fpos_206',['I2C_OAR2_OA2MASK02_Pos',['../group___peripheral___registers___bits___definition.html#ga12b324eb77eca7f482335a4c487baea2',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask03_207',['I2C_OAR2_OA2MASK03',['../group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask03_5fmsk_208',['I2C_OAR2_OA2MASK03_Msk',['../group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask03_5fpos_209',['I2C_OAR2_OA2MASK03_Pos',['../group___peripheral___registers___bits___definition.html#gaf376675c38ba759a190b4622f07f28ca',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask04_210',['I2C_OAR2_OA2MASK04',['../group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask04_5fmsk_211',['I2C_OAR2_OA2MASK04_Msk',['../group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask04_5fpos_212',['I2C_OAR2_OA2MASK04_Pos',['../group___peripheral___registers___bits___definition.html#ga710efe1da20e12551125232f7bec0692',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask05_213',['I2C_OAR2_OA2MASK05',['../group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask05_5fmsk_214',['I2C_OAR2_OA2MASK05_Msk',['../group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask05_5fpos_215',['I2C_OAR2_OA2MASK05_Pos',['../group___peripheral___registers___bits___definition.html#ga6e7f6ac5e62c1d502500e70539bdac9e',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask06_216',['I2C_OAR2_OA2MASK06',['../group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask06_5fmsk_217',['I2C_OAR2_OA2MASK06_Msk',['../group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask06_5fpos_218',['I2C_OAR2_OA2MASK06_Pos',['../group___peripheral___registers___bits___definition.html#gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask07_219',['I2C_OAR2_OA2MASK07',['../group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask07_5fmsk_220',['I2C_OAR2_OA2MASK07_Msk',['../group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask07_5fpos_221',['I2C_OAR2_OA2MASK07_Pos',['../group___peripheral___registers___bits___definition.html#ga6ec5df2a98928a3a49e21b16e2ab38a0',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2msk_222',['I2C_OAR2_OA2MSK',['../group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2msk_5fmsk_223',['I2C_OAR2_OA2MSK_Msk',['../group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2msk_5fpos_224',['I2C_OAR2_OA2MSK_Pos',['../group___peripheral___registers___bits___definition.html#ga174c52a1a52ea230c1df9deaaeb225a6',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2nomask_225',['I2C_OAR2_OA2NOMASK',['../group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6',1,'stm32l476xx.h']]],
  ['i2c_5fpecr_5fpec_226',['I2C_PECR_PEC',['../group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89',1,'stm32l476xx.h']]],
  ['i2c_5fpecr_5fpec_5fmsk_227',['I2C_PECR_PEC_Msk',['../group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b',1,'stm32l476xx.h']]],
  ['i2c_5fpecr_5fpec_5fpos_228',['I2C_PECR_PEC_Pos',['../group___peripheral___registers___bits___definition.html#ga5158d6e1bd0cd0436d01bacda80c52eb',1,'stm32l476xx.h']]],
  ['i2c_5frxdr_5frxdata_229',['I2C_RXDR_RXDATA',['../group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff',1,'stm32l476xx.h']]],
  ['i2c_5frxdr_5frxdata_5fmsk_230',['I2C_RXDR_RXDATA_Msk',['../group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27',1,'stm32l476xx.h']]],
  ['i2c_5frxdr_5frxdata_5fpos_231',['I2C_RXDR_RXDATA_Pos',['../group___peripheral___registers___bits___definition.html#ga2fea8788580dee5f72df6ced4f43314a',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftexten_232',['I2C_TIMEOUTR_TEXTEN',['../group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftexten_5fmsk_233',['I2C_TIMEOUTR_TEXTEN_Msk',['../group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftexten_5fpos_234',['I2C_TIMEOUTR_TEXTEN_Pos',['../group___peripheral___registers___bits___definition.html#gafcfb74e08645d90f4cd0a9794443ab6d',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftidle_235',['I2C_TIMEOUTR_TIDLE',['../group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftidle_5fmsk_236',['I2C_TIMEOUTR_TIDLE_Msk',['../group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftidle_5fpos_237',['I2C_TIMEOUTR_TIDLE_Pos',['../group___peripheral___registers___bits___definition.html#gaa4ce8be1057bbab05b36f95f9f1f3e93',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimeouta_238',['I2C_TIMEOUTR_TIMEOUTA',['../group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimeouta_5fmsk_239',['I2C_TIMEOUTR_TIMEOUTA_Msk',['../group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimeouta_5fpos_240',['I2C_TIMEOUTR_TIMEOUTA_Pos',['../group___peripheral___registers___bits___definition.html#ga8b8106d20526ae7331a81e6f55befd4b',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimeoutb_241',['I2C_TIMEOUTR_TIMEOUTB',['../group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimeoutb_5fmsk_242',['I2C_TIMEOUTR_TIMEOUTB_Msk',['../group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimeoutb_5fpos_243',['I2C_TIMEOUTR_TIMEOUTB_Pos',['../group___peripheral___registers___bits___definition.html#ga2b7f58db7b232337697e4eb77a6c3506',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimouten_244',['I2C_TIMEOUTR_TIMOUTEN',['../group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimouten_5fmsk_245',['I2C_TIMEOUTR_TIMOUTEN_Msk',['../group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimouten_5fpos_246',['I2C_TIMEOUTR_TIMOUTEN_Pos',['../group___peripheral___registers___bits___definition.html#ga2ff5f73dc497548fc6d1f007a092e2a7',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fpresc_247',['I2C_TIMINGR_PRESC',['../group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fpresc_5fmsk_248',['I2C_TIMINGR_PRESC_Msk',['../group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fpresc_5fpos_249',['I2C_TIMINGR_PRESC_Pos',['../group___peripheral___registers___bits___definition.html#ga1331841a70ef826b762e9d96df38703b',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fscldel_250',['I2C_TIMINGR_SCLDEL',['../group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fscldel_5fmsk_251',['I2C_TIMINGR_SCLDEL_Msk',['../group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fscldel_5fpos_252',['I2C_TIMINGR_SCLDEL_Pos',['../group___peripheral___registers___bits___definition.html#ga161f0eb0b81cabc49a410634c104269e',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fsclh_253',['I2C_TIMINGR_SCLH',['../group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fsclh_5fmsk_254',['I2C_TIMINGR_SCLH_Msk',['../group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fsclh_5fpos_255',['I2C_TIMINGR_SCLH_Pos',['../group___peripheral___registers___bits___definition.html#ga76876f2b0ee371ae51c7edaf49b7908e',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fscll_256',['I2C_TIMINGR_SCLL',['../group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fscll_5fmsk_257',['I2C_TIMINGR_SCLL_Msk',['../group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fscll_5fpos_258',['I2C_TIMINGR_SCLL_Pos',['../group___peripheral___registers___bits___definition.html#ga30e63a7bc531a8a74283dd0db04d82f8',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fsdadel_259',['I2C_TIMINGR_SDADEL',['../group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fsdadel_5fmsk_260',['I2C_TIMINGR_SDADEL_Msk',['../group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fsdadel_5fpos_261',['I2C_TIMINGR_SDADEL_Pos',['../group___peripheral___registers___bits___definition.html#ga6bb99d8fff5aaa5694f8f73dd80ca911',1,'stm32l476xx.h']]],
  ['i2c_5ftxdr_5ftxdata_262',['I2C_TXDR_TXDATA',['../group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787',1,'stm32l476xx.h']]],
  ['i2c_5ftxdr_5ftxdata_5fmsk_263',['I2C_TXDR_TXDATA_Msk',['../group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae',1,'stm32l476xx.h']]],
  ['i2c_5ftxdr_5ftxdata_5fpos_264',['I2C_TXDR_TXDATA_Pos',['../group___peripheral___registers___bits___definition.html#gab77ec5257c4f0f54f2836ca6bcfd0943',1,'stm32l476xx.h']]],
  ['i2c_5ftypedef_265',['I2C_TypeDef',['../struct_i2_c___type_def.html',1,'']]],
  ['iabr_266',['IABR',['../group___c_m_s_i_s__core___debug_functions.html#ga55efb38ee86027a5e0b92bd40dba46c4',1,'NVIC_Type']]],
  ['icer_267',['ICER',['../group___c_m_s_i_s__core___debug_functions.html#gad30ec76aa0be02aa9a56ff4bdc401180',1,'NVIC_Type']]],
  ['ici_5fit_5f1_268',['ICI_IT_1',['../group___c_m_s_i_s__core___debug_functions.html#gaa57a08ddc8ac3ee066e88dfddc3aa72a',1,'xPSR_Type::ICI_IT_1()'],['../group___c_m_s_i_s__core___debug_functions.html#gaf9701715573a4cee00515ffd6417dfb5',1,'xPSR_Type::@2::ICI_IT_1()']]],
  ['ici_5fit_5f2_269',['ICI_IT_2',['../group___c_m_s_i_s__core___debug_functions.html#gadf3639bb7c6e54e5712f2ddef46a702e',1,'xPSR_Type::ICI_IT_2()'],['../group___c_m_s_i_s__core___debug_functions.html#gacee219c3378fce61099252a4ec4e974c',1,'xPSR_Type::@2::ICI_IT_2()']]],
  ['icpr_270',['ICPR',['../group___c_m_s_i_s__core___debug_functions.html#gae3c409719774e839b092bf3ea73c0545',1,'NVIC_Type']]],
  ['icr_271',['ICR',['../struct_i2_c___type_def.html#a790a1957ec69244915a9637f7d925cf7',1,'I2C_TypeDef::ICR()'],['../struct_l_p_t_i_m___type_def.html#a09774178fdd5412dd8f4539f431b15c9',1,'LPTIM_TypeDef::ICR()'],['../struct_s_d_m_m_c___type_def.html#a99775edb5f62c67e26fa0aa00293d51c',1,'SDMMC_TypeDef::ICR()'],['../struct_s_w_p_m_i___type_def.html#af29489661b1cc547d5a61c7798a89f69',1,'SWPMI_TypeDef::ICR()'],['../struct_t_s_c___type_def.html#a447b91de2a50d7ebde5716a8e7eda3ee',1,'TSC_TypeDef::ICR()'],['../struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf',1,'USART_TypeDef::ICR()']]],
  ['icscr_272',['ICSCR',['../struct_r_c_c___type_def.html#a5aa77c68f2409fff241e949f3d6129b5',1,'RCC_TypeDef']]],
  ['icsr_273',['ICSR',['../group___c_m_s_i_s__core___debug_functions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a',1,'SCB_Type']]],
  ['ictr_274',['ICTR',['../group___c_m_s_i_s__core___debug_functions.html#ga34ec1d771245eb9bd0e3ec9336949762',1,'SCnSCB_Type']]],
  ['idcode_275',['IDCODE',['../struct_d_b_g_m_c_u___type_def.html#a0cc3561c124d06bb57dfa855e43ed99f',1,'DBGMCU_TypeDef']]],
  ['idr_276',['IDR',['../struct_c_r_c___type_def.html#ad84e8694cd4b5375ee533c2d875c3b5a',1,'CRC_TypeDef::IDR()'],['../struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96',1,'GPIO_TypeDef::IDR()']]],
  ['ier_277',['IER',['../struct_l_p_t_i_m___type_def.html#a58d1ea360d85b8d4f13e4f6bba594ea7',1,'LPTIM_TypeDef::IER()'],['../struct_t_s_c___type_def.html#a6d83a90d85e3b545cf29e98eac11765e',1,'TSC_TypeDef::IER()'],['../struct_s_w_p_m_i___type_def.html#acf541fac1b5a52320d3d4306f5e81dd8',1,'SWPMI_TypeDef::IER()'],['../struct_c_a_n___type_def.html#a530babbc4b9584c93a1bf87d6ce8b8dc',1,'CAN_TypeDef::IER()'],['../struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934',1,'ADC_TypeDef::IER()']]],
  ['ifcr_278',['IFCR',['../struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e',1,'DMA_TypeDef']]],
  ['imr_279',['IMR',['../struct_s_a_i___block___type_def.html#aefcc864961c2bb0465e2ced3bd8b4a14',1,'SAI_Block_TypeDef']]],
  ['imr1_280',['IMR1',['../struct_e_x_t_i___type_def.html#a6cf1565b24de1454ab65ed4fe87ca5aa',1,'EXTI_TypeDef']]],
  ['imr2_281',['IMR2',['../struct_e_x_t_i___type_def.html#a0d6bf1df9ad8ca71ac21d19a1a9c9375',1,'EXTI_TypeDef']]],
  ['imu_5faddr_282',['IMU_ADDR',['../main_8c.html#ae98ccb48a054fa01c6d69ca72f0fc894',1,'main.c']]],
  ['imu_5ffs_5f1000_5fdps_283',['IMU_FS_1000_dps',['../main_8c.html#aaca2605ad5eb01dd9bb9ada00a318b6c',1,'main.c']]],
  ['imu_5ffs_5f125_5fdps_284',['IMU_FS_125_dps',['../main_8c.html#a064b42fbd0c838e2f2bcfdf4b062e2c3',1,'main.c']]],
  ['imu_5ffs_5f16_5fg_285',['IMU_FS_16_g',['../main_8c.html#a67a801dbcc2c22b2a44b80c6129c5c39',1,'main.c']]],
  ['imu_5ffs_5f2000_5fdps_286',['IMU_FS_2000_dps',['../main_8c.html#a6bbd86f51e89f69beaf54fc40a431979',1,'main.c']]],
  ['imu_5ffs_5f250_5fdps_287',['IMU_FS_250_dps',['../main_8c.html#ab439e20c9e23fa4c7f255af27663ed64',1,'main.c']]],
  ['imu_5ffs_5f2_5fg_288',['IMU_FS_2_g',['../main_8c.html#aef6e2d505db5517b568efce8cb05879d',1,'main.c']]],
  ['imu_5ffs_5f4000_5fdps_289',['IMU_FS_4000_dps',['../main_8c.html#a3fb973ec378c1c7911befeba0edf6cef',1,'main.c']]],
  ['imu_5ffs_5f4_5fg_290',['IMU_FS_4_g',['../main_8c.html#a94b396ea3736a8fa58fc86daf93f9551',1,'main.c']]],
  ['imu_5ffs_5f500_5fdps_291',['IMU_FS_500_dps',['../main_8c.html#ad1763f428e8da3ce1241589ecc460afe',1,'main.c']]],
  ['imu_5ffs_5f8_5fg_292',['IMU_FS_8_g',['../main_8c.html#af7c7ecad498a71d5bc8300a48768a87d',1,'main.c']]],
  ['imu_5fodr_5f104_5fhz_293',['IMU_ODR_104_Hz',['../main_8c.html#af8818517bb4387d11c1aa351986daa13',1,'main.c']]],
  ['imu_5fodr_5f12_5f5_5fhz_294',['IMU_ODR_12_5_Hz',['../main_8c.html#ac4c71591d92b7af29c4fb58a76a6da76',1,'main.c']]],
  ['imu_5fodr_5f1667_5fhz_295',['IMU_ODR_1667_Hz',['../main_8c.html#aeaeaab02bdcb7b7987e15605f51e5788',1,'main.c']]],
  ['imu_5fodr_5f208_5fhz_296',['IMU_ODR_208_Hz',['../main_8c.html#a8c4f0f82a100b5ab1239a42d0b2f3486',1,'main.c']]],
  ['imu_5fodr_5f26_5fhz_297',['IMU_ODR_26_Hz',['../main_8c.html#aad0fbf3bbe3ffad1fd868a89ced7dc77',1,'main.c']]],
  ['imu_5fodr_5f3333_5fhz_298',['IMU_ODR_3333_Hz',['../main_8c.html#a38286cf0f566da9c34862cb10bd409f8',1,'main.c']]],
  ['imu_5fodr_5f417_5fhz_299',['IMU_ODR_417_Hz',['../main_8c.html#ad41e9fe2524a7bf94622b699d6de2ed9',1,'main.c']]],
  ['imu_5fodr_5f52_5fhz_300',['IMU_ODR_52_Hz',['../main_8c.html#a797eddcf748fd9b4b6f7b9560cc5427e',1,'main.c']]],
  ['imu_5fodr_5f6667_5fhz_301',['IMU_ODR_6667_Hz',['../main_8c.html#a3e8500237c4e8d675fbb2dec0004d9ce',1,'main.c']]],
  ['imu_5fodr_5f833_5fhz_302',['IMU_ODR_833_Hz',['../main_8c.html#a463470fff48ff52644c83e00acaf7055',1,'main.c']]],
  ['imu_5fodr_5foff_303',['IMU_ODR_OFF',['../main_8c.html#ae0f0ce3654f7ea46b4792192a6beaa1d',1,'main.c']]],
  ['init_304',['INIT',['../struct_c_r_c___type_def.html#a13639f272f5093e184d726ed5a8945a3',1,'CRC_TypeDef']]],
  ['init_5fadc_305',['init_adc',['../main_8c.html#a2d55adaff96e84bf99460f7c9d24f7a4',1,'main.c']]],
  ['init_5fclocks_306',['init_clocks',['../main_8c.html#a175bdcc3995453a5c2ac2462b4739c84',1,'main.c']]],
  ['init_5fgpio_307',['init_gpio',['../main_8c.html#a2ffbeae6c737f0ed50e4614eec56ef76',1,'main.c']]],
  ['init_5fnvic_308',['init_nvic',['../main_8c.html#a0ae608c69dcdac79d1db06258deb5f69',1,'main.c']]],
  ['init_5fsofti2c_309',['init_softi2c',['../main_8c.html#aa1e7ef07853626d813e3faaf2fcae777',1,'main.c']]],
  ['initialise_5fmonitor_5fhandles_310',['initialise_monitor_handles',['../syscalls_8c.html#a25c7f100d498300fff65568c2fcfe639',1,'syscalls.c']]],
  ['instrumentation_20trace_20macrocell_20_28itm_29_311',['Instrumentation Trace Macrocell (ITM)',['../group___c_m_s_i_s___i_t_m.html',1,'']]],
  ['ioascr_312',['IOASCR',['../struct_t_s_c___type_def.html#af8a7f56b952ec2aba979eb8301e5800c',1,'TSC_TypeDef']]],
  ['ioccr_313',['IOCCR',['../struct_t_s_c___type_def.html#ad468fece7d1f454e0f8967edc9068c73',1,'TSC_TypeDef']]],
  ['iogcsr_314',['IOGCSR',['../struct_t_s_c___type_def.html#aa166b00195900a37903238cc8d50ba36',1,'TSC_TypeDef']]],
  ['iogxcr_315',['IOGXCR',['../struct_t_s_c___type_def.html#a67d0b2e4315451b591e3d6b09c6c9cfc',1,'TSC_TypeDef']]],
  ['iohcr_316',['IOHCR',['../struct_t_s_c___type_def.html#a715fd9205b604d1dda5046a31996296a',1,'TSC_TypeDef']]],
  ['ioscr_317',['IOSCR',['../struct_t_s_c___type_def.html#a95191a7f002c8738f835ffbb356e28c6',1,'TSC_TypeDef']]],
  ['ip_318',['IP',['../group___c_m_s_i_s__core___debug_functions.html#ga9a4341692e45d089a113986a3d344e98',1,'NVIC_Type']]],
  ['ipsr_5fisr_5fmsk_319',['IPSR_ISR_Msk',['../group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56',1,'core_cm4.h']]],
  ['ipsr_5fisr_5fpos_320',['IPSR_ISR_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf',1,'core_cm4.h']]],
  ['ipsr_5ftype_321',['IPSR_Type',['../union_i_p_s_r___type.html',1,'']]],
  ['irqn_5ftype_322',['IRQn_Type',['../group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8',1,'stm32l476xx.h']]],
  ['is_5fadc_5fall_5finstance_323',['IS_ADC_ALL_INSTANCE',['../group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23',1,'stm32l476xx.h']]],
  ['is_5fadc_5fcommon_5finstance_324',['IS_ADC_COMMON_INSTANCE',['../group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2',1,'stm32l476xx.h']]],
  ['is_5fadc_5fmultimode_5fmaster_5finstance_325',['IS_ADC_MULTIMODE_MASTER_INSTANCE',['../group___exported__macros.html#ga26b4e299ac54d09082645a70f889c143',1,'stm32l476xx.h']]],
  ['is_5fcan_5fall_5finstance_326',['IS_CAN_ALL_INSTANCE',['../group___exported__macros.html#ga974dd363bcb2a5f48ec032509fd4ece3',1,'stm32l476xx.h']]],
  ['is_5fcomp_5fall_5finstance_327',['IS_COMP_ALL_INSTANCE',['../group___exported__macros.html#gaefa161742156617f25fb34aec6354427',1,'stm32l476xx.h']]],
  ['is_5fcomp_5fcommon_5finstance_328',['IS_COMP_COMMON_INSTANCE',['../group___exported__macros.html#gaa7c8a0729f6b2a35ce000556078fa737',1,'stm32l476xx.h']]],
  ['is_5fcomp_5fwindowmode_5finstance_329',['IS_COMP_WINDOWMODE_INSTANCE',['../group___exported__macros.html#gab7f78e841f84bf7ec834748ca685fbc0',1,'stm32l476xx.h']]],
  ['is_5fcrc_5fall_5finstance_330',['IS_CRC_ALL_INSTANCE',['../group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1',1,'stm32l476xx.h']]],
  ['is_5fdac_5fall_5finstance_331',['IS_DAC_ALL_INSTANCE',['../group___exported__macros.html#ga94426b97cc5f1644d67f291cbcdba6d8',1,'stm32l476xx.h']]],
  ['is_5fdfsdm_5fchannel_5fall_5finstance_332',['IS_DFSDM_CHANNEL_ALL_INSTANCE',['../group___exported__macros.html#ga38fc52c62795f2146ee2d6def3fb6666',1,'stm32l476xx.h']]],
  ['is_5fdfsdm_5ffilter_5fall_5finstance_333',['IS_DFSDM_FILTER_ALL_INSTANCE',['../group___exported__macros.html#gaad5f82d5d122fc729740ab55aeeaf24e',1,'stm32l476xx.h']]],
  ['is_5fdma_5fall_5finstance_334',['IS_DMA_ALL_INSTANCE',['../group___exported__macros.html#ga40beb02b397c5f47e22a83fc28034afe',1,'stm32l476xx.h']]],
  ['is_5ffunctional_5fstate_335',['IS_FUNCTIONAL_STATE',['../group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6',1,'stm32l4xx.h']]],
  ['is_5fgpio_5faf_5finstance_336',['IS_GPIO_AF_INSTANCE',['../group___exported__macros.html#ga9d2e0c4bb80b983730a3a5d98d56f535',1,'stm32l476xx.h']]],
  ['is_5fgpio_5fall_5finstance_337',['IS_GPIO_ALL_INSTANCE',['../group___exported__macros.html#ga783626dd2431afebea836a102e318957',1,'stm32l476xx.h']]],
  ['is_5fgpio_5flock_5finstance_338',['IS_GPIO_LOCK_INSTANCE',['../group___exported__macros.html#gaa84537785f7bf8425db6e392187ea2e6',1,'stm32l476xx.h']]],
  ['is_5fhcd_5fall_5finstance_339',['IS_HCD_ALL_INSTANCE',['../group___exported__macros.html#ga6696ebd1aea007a19e831517f3e1f497',1,'stm32l476xx.h']]],
  ['is_5fi2c_5fall_5finstance_340',['IS_I2C_ALL_INSTANCE',['../group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2',1,'stm32l476xx.h']]],
  ['is_5fi2c_5fwakeup_5ffromstop_5finstance_341',['IS_I2C_WAKEUP_FROMSTOP_INSTANCE',['../group___exported__macros.html#gadf692bda16bac3264bccff7f59ddaab9',1,'stm32l476xx.h']]],
  ['is_5firda_5finstance_342',['IS_IRDA_INSTANCE',['../group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429',1,'stm32l476xx.h']]],
  ['is_5fiwdg_5fall_5finstance_343',['IS_IWDG_ALL_INSTANCE',['../group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39',1,'stm32l476xx.h']]],
  ['is_5flcd_5fall_5finstance_344',['IS_LCD_ALL_INSTANCE',['../group___exported__macros.html#gab7d694aaa5c10f07fdfd6be38b526076',1,'stm32l476xx.h']]],
  ['is_5flptim_5fencoder_5finterface_5finstance_345',['IS_LPTIM_ENCODER_INTERFACE_INSTANCE',['../group___exported__macros.html#gab1ff4023b7203725591b34e0cfa00f19',1,'stm32l476xx.h']]],
  ['is_5flptim_5finstance_346',['IS_LPTIM_INSTANCE',['../group___exported__macros.html#ga61a90af30828ab8e254ea2a3c27e8077',1,'stm32l476xx.h']]],
  ['is_5flpuart_5finstance_347',['IS_LPUART_INSTANCE',['../group___exported__macros.html#gabe1d97ef8a001d77efa0d7633e7a42de',1,'stm32l476xx.h']]],
  ['is_5fopamp_5fall_5finstance_348',['IS_OPAMP_ALL_INSTANCE',['../group___exported__macros.html#gae5b0e32617bd58801736b0d18218df98',1,'stm32l476xx.h']]],
  ['is_5fopamp_5fcommon_5finstance_349',['IS_OPAMP_COMMON_INSTANCE',['../group___exported__macros.html#gac0fc14c0073103622ba7145f16303182',1,'stm32l476xx.h']]],
  ['is_5fpcd_5fall_5finstance_350',['IS_PCD_ALL_INSTANCE',['../group___exported__macros.html#gadaf663c55446f04fa69ee912b8890b32',1,'stm32l476xx.h']]],
  ['is_5fqspi_5fall_5finstance_351',['IS_QSPI_ALL_INSTANCE',['../group___exported__macros.html#gadf18e01137acb818a55d8d5342b36bab',1,'stm32l476xx.h']]],
  ['is_5frng_5fall_5finstance_352',['IS_RNG_ALL_INSTANCE',['../group___exported__macros.html#ga7369db258c1b8931b427262d0673751f',1,'stm32l476xx.h']]],
  ['is_5frtc_5fall_5finstance_353',['IS_RTC_ALL_INSTANCE',['../group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce',1,'stm32l476xx.h']]],
  ['is_5fsai_5fall_5finstance_354',['IS_SAI_ALL_INSTANCE',['../group___exported__macros.html#ga15b86b76ac837e1e08e615e24b073ff3',1,'stm32l476xx.h']]],
  ['is_5fsdmmc_5fall_5finstance_355',['IS_SDMMC_ALL_INSTANCE',['../group___exported__macros.html#ga7b8bb582109f814e11fc15b718453166',1,'stm32l476xx.h']]],
  ['is_5fsmartcard_5finstance_356',['IS_SMARTCARD_INSTANCE',['../group___exported__macros.html#gab2734c105403831749ccb34eeb058988',1,'stm32l476xx.h']]],
  ['is_5fsmbus_5fall_5finstance_357',['IS_SMBUS_ALL_INSTANCE',['../group___exported__macros.html#gaf492fcfe71eab8d1dadf4d837b840af6',1,'stm32l476xx.h']]],
  ['is_5fspi_5fall_5finstance_358',['IS_SPI_ALL_INSTANCE',['../group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c',1,'stm32l476xx.h']]],
  ['is_5fswpmi_5finstance_359',['IS_SWPMI_INSTANCE',['../group___exported__macros.html#gacb6c41c3a2a4b15a829a2f9b7663cc9c',1,'stm32l476xx.h']]],
  ['is_5ftim_5f32b_5fcounter_5finstance_360',['IS_TIM_32B_COUNTER_INSTANCE',['../group___exported__macros.html#gac41867bf288927ff8ff10a85e67a591b',1,'stm32l476xx.h']]],
  ['is_5ftim_5fadvanced_5finstance_361',['IS_TIM_ADVANCED_INSTANCE',['../group___exported__macros.html#ga7e85353dbe9dc9d80ad06f0b935c12e1',1,'stm32l476xx.h']]],
  ['is_5ftim_5fbkin2_5finstance_362',['IS_TIM_BKIN2_INSTANCE',['../group___exported__macros.html#ga64ee0eb39ee44221618c397a8f74c7b8',1,'stm32l476xx.h']]],
  ['is_5ftim_5fbreak_5finstance_363',['IS_TIM_BREAK_INSTANCE',['../group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d',1,'stm32l476xx.h']]],
  ['is_5ftim_5fbreaksource_5finstance_364',['IS_TIM_BREAKSOURCE_INSTANCE',['../group___exported__macros.html#ga99d4e13b270b8dba4bce38dc3dd32e1f',1,'stm32l476xx.h']]],
  ['is_5ftim_5fcc1_5finstance_365',['IS_TIM_CC1_INSTANCE',['../group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464',1,'stm32l476xx.h']]],
  ['is_5ftim_5fcc2_5finstance_366',['IS_TIM_CC2_INSTANCE',['../group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c',1,'stm32l476xx.h']]],
  ['is_5ftim_5fcc3_5finstance_367',['IS_TIM_CC3_INSTANCE',['../group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e',1,'stm32l476xx.h']]],
  ['is_5ftim_5fcc4_5finstance_368',['IS_TIM_CC4_INSTANCE',['../group___exported__macros.html#gae72b7182a73d81c33196265b31091c07',1,'stm32l476xx.h']]],
  ['is_5ftim_5fcc5_5finstance_369',['IS_TIM_CC5_INSTANCE',['../group___exported__macros.html#ga792dfa11e701c0e2dad3ed9e6b32fdff',1,'stm32l476xx.h']]],
  ['is_5ftim_5fcc6_5finstance_370',['IS_TIM_CC6_INSTANCE',['../group___exported__macros.html#ga41866b98e60d00f42889a97271d2fefa',1,'stm32l476xx.h']]],
  ['is_5ftim_5fccdma_5finstance_371',['IS_TIM_CCDMA_INSTANCE',['../group___exported__macros.html#ga8111ef18a809cd882ef327399fdbfc8f',1,'stm32l476xx.h']]],
  ['is_5ftim_5fccx_5finstance_372',['IS_TIM_CCX_INSTANCE',['../group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e',1,'stm32l476xx.h']]],
  ['is_5ftim_5fccxn_5finstance_373',['IS_TIM_CCXN_INSTANCE',['../group___exported__macros.html#ga7181cfd1649c4e65e24b7c863e94a54f',1,'stm32l476xx.h']]],
  ['is_5ftim_5fclock_5fdivision_5finstance_374',['IS_TIM_CLOCK_DIVISION_INSTANCE',['../group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a',1,'stm32l476xx.h']]],
  ['is_5ftim_5fclocksource_5fetrmode1_5finstance_375',['IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE',['../group___exported__macros.html#ga0ca20886f56bf7611ad511433b9caade',1,'stm32l476xx.h']]],
  ['is_5ftim_5fclocksource_5fetrmode2_5finstance_376',['IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE',['../group___exported__macros.html#ga7beb8f84094e6a1567d10177cc4fdae9',1,'stm32l476xx.h']]],
  ['is_5ftim_5fclocksource_5fitrx_5finstance_377',['IS_TIM_CLOCKSOURCE_ITRX_INSTANCE',['../group___exported__macros.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df',1,'stm32l476xx.h']]],
  ['is_5ftim_5fclocksource_5ftix_5finstance_378',['IS_TIM_CLOCKSOURCE_TIX_INSTANCE',['../group___exported__macros.html#gacbd23fd1f9f73dc249b16c89131a671c',1,'stm32l476xx.h']]],
  ['is_5ftim_5fcombined3phasepwm_5finstance_379',['IS_TIM_COMBINED3PHASEPWM_INSTANCE',['../group___exported__macros.html#ga51daa1c0bd3d45064f3e7a77ca35bc1d',1,'stm32l476xx.h']]],
  ['is_5ftim_5fcommutation_5fevent_5finstance_380',['IS_TIM_COMMUTATION_EVENT_INSTANCE',['../group___exported__macros.html#ga5f61206c3c8b20784f9d237dce300afd',1,'stm32l476xx.h']]],
  ['is_5ftim_5fcounter_5fmode_5fselect_5finstance_381',['IS_TIM_COUNTER_MODE_SELECT_INSTANCE',['../group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be',1,'stm32l476xx.h']]],
  ['is_5ftim_5fdma_5fcc_5finstance_382',['IS_TIM_DMA_CC_INSTANCE',['../group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf',1,'stm32l476xx.h']]],
  ['is_5ftim_5fdma_5finstance_383',['IS_TIM_DMA_INSTANCE',['../group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371',1,'stm32l476xx.h']]],
  ['is_5ftim_5fdmaburst_5finstance_384',['IS_TIM_DMABURST_INSTANCE',['../group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e',1,'stm32l476xx.h']]],
  ['is_5ftim_5fencoder_5finterface_5finstance_385',['IS_TIM_ENCODER_INTERFACE_INSTANCE',['../group___exported__macros.html#gacb14170c4996e004849647d8cb626402',1,'stm32l476xx.h']]],
  ['is_5ftim_5fetr_5finstance_386',['IS_TIM_ETR_INSTANCE',['../group___exported__macros.html#gac71942c3817f1a893ef84fefe69496b7',1,'stm32l476xx.h']]],
  ['is_5ftim_5fetrsel_5finstance_387',['IS_TIM_ETRSEL_INSTANCE',['../group___exported__macros.html#gad7e5f47436a6e962b6f5d9e0599e0ecb',1,'stm32l476xx.h']]],
  ['is_5ftim_5fhall_5fsensor_5finterface_5finstance_388',['IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE',['../group___exported__macros.html#ga979ea18ba0931f5ed15cc2f3ac84794b',1,'stm32l476xx.h']]],
  ['is_5ftim_5finstance_389',['IS_TIM_INSTANCE',['../group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98',1,'stm32l476xx.h']]],
  ['is_5ftim_5fmaster_5finstance_390',['IS_TIM_MASTER_INSTANCE',['../group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba',1,'stm32l476xx.h']]],
  ['is_5ftim_5focxref_5fclear_5finstance_391',['IS_TIM_OCXREF_CLEAR_INSTANCE',['../group___exported__macros.html#ga7bf2abf939c55a4c8284c184735accdc',1,'stm32l476xx.h']]],
  ['is_5ftim_5fremap_5finstance_392',['IS_TIM_REMAP_INSTANCE',['../group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9',1,'stm32l476xx.h']]],
  ['is_5ftim_5frepetition_5fcounter_5finstance_393',['IS_TIM_REPETITION_COUNTER_INSTANCE',['../group___exported__macros.html#ga3b470612fd4c4e29fb985247056b1e07',1,'stm32l476xx.h']]],
  ['is_5ftim_5fslave_5finstance_394',['IS_TIM_SLAVE_INSTANCE',['../group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14',1,'stm32l476xx.h']]],
  ['is_5ftim_5ftrgo2_5finstance_395',['IS_TIM_TRGO2_INSTANCE',['../group___exported__macros.html#ga68305c0173caf4e109020403624d252f',1,'stm32l476xx.h']]],
  ['is_5ftim_5fxor_5finstance_396',['IS_TIM_XOR_INSTANCE',['../group___exported__macros.html#ga6e06388143bb7bb111c78a3686dd753a',1,'stm32l476xx.h']]],
  ['is_5ftsc_5fall_5finstance_397',['IS_TSC_ALL_INSTANCE',['../group___exported__macros.html#gaf29af2609f6b7748104a965262e95475',1,'stm32l476xx.h']]],
  ['is_5fuart_5fdriver_5fenable_5finstance_398',['IS_UART_DRIVER_ENABLE_INSTANCE',['../group___exported__macros.html#ga98f122ffe4d77f03a13f682301e2d596',1,'stm32l476xx.h']]],
  ['is_5fuart_5fhalfduplex_5finstance_399',['IS_UART_HALFDUPLEX_INSTANCE',['../group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b',1,'stm32l476xx.h']]],
  ['is_5fuart_5fhwflow_5finstance_400',['IS_UART_HWFLOW_INSTANCE',['../group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad',1,'stm32l476xx.h']]],
  ['is_5fuart_5finstance_401',['IS_UART_INSTANCE',['../group___exported__macros.html#gacbd2efab4cd39d4867c4dbeacb87e84b',1,'stm32l476xx.h']]],
  ['is_5fuart_5flin_5finstance_402',['IS_UART_LIN_INSTANCE',['../group___exported__macros.html#ga7d2763df993c77cfa6e249ec7bc80482',1,'stm32l476xx.h']]],
  ['is_5fuart_5fwakeup_5ffromstop_5finstance_403',['IS_UART_WAKEUP_FROMSTOP_INSTANCE',['../group___exported__macros.html#ga6303097822ab1977cc83f05319a10f1e',1,'stm32l476xx.h']]],
  ['is_5fusart_5fautobaudrate_5fdetection_5finstance_404',['IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE',['../group___exported__macros.html#ga4130cef42f8cada5a91c38b85f76939e',1,'stm32l476xx.h']]],
  ['is_5fusart_5finstance_405',['IS_USART_INSTANCE',['../group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe',1,'stm32l476xx.h']]],
  ['is_5fwwdg_5fall_5finstance_406',['IS_WWDG_ALL_INSTANCE',['../group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f',1,'stm32l476xx.h']]],
  ['isar_407',['ISAR',['../group___c_m_s_i_s__core___debug_functions.html#gabbc8da60afc3e52495d4c92d28e5bdc2',1,'SCB_Type']]],
  ['iser_408',['ISER',['../group___c_m_s_i_s__core___debug_functions.html#ga99fe3791941bf69b7c1edf13e0b5383a',1,'NVIC_Type']]],
  ['ispr_409',['ISPR',['../group___c_m_s_i_s__core___debug_functions.html#ga58a1d427f4f45aa4bba77115ec25a2f9',1,'NVIC_Type']]],
  ['isr_410',['ISR',['../struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02',1,'USART_TypeDef::ISR()'],['../struct_t_s_c___type_def.html#a7d65e605788d739a9b23a9b4a45fd10b',1,'TSC_TypeDef::ISR()'],['../struct_s_w_p_m_i___type_def.html#a74f559fbb6982164f17b971ddfff705c',1,'SWPMI_TypeDef::ISR()'],['../struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78',1,'RTC_TypeDef::ISR()'],['../struct_l_p_t_i_m___type_def.html#a5b270971af377ca8387e65bb9267dd0e',1,'LPTIM_TypeDef::ISR()'],['../struct_i2_c___type_def.html#a0f73f2b049d95841c54313f0cc949afe',1,'I2C_TypeDef::ISR()'],['../struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b',1,'DMA_TypeDef::ISR()'],['../struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75',1,'ADC_TypeDef::ISR()'],['../group___c_m_s_i_s__core___debug_functions.html#ga14aa41f658bf70c2d44435d24761a760',1,'xPSR_Type::@2::ISR()'],['../group___c_m_s_i_s__core___debug_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970',1,'xPSR_Type::ISR()'],['../group___c_m_s_i_s__core___debug_functions.html#gafaf0827367274b557f0d28e0a2398229',1,'IPSR_Type::@1::ISR()'],['../group___c_m_s_i_s__core___debug_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5',1,'IPSR_Type::ISR()']]],
  ['itatbctr0_411',['ITATBCTR0',['../group___c_m_s_i_s__core___debug_functions.html#gaaa573b2e073e76e93c51ecec79c616d0',1,'TPI_Type']]],
  ['itatbctr2_412',['ITATBCTR2',['../group___c_m_s_i_s__core___debug_functions.html#gab358319b969d3fed0f89bbe33e9f1652',1,'TPI_Type']]],
  ['itctrl_413',['ITCTRL',['../group___c_m_s_i_s__core___debug_functions.html#gaaa4c823c10f115f7517c82ef86a5a68d',1,'TPI_Type']]],
  ['itm_414',['ITM',['../group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43',1,'core_cm4.h']]],
  ['itm_20functions_415',['ITM Functions',['../group___c_m_s_i_s__core___debug_functions.html',1,'']]],
  ['itm_5fbase_416',['ITM_BASE',['../group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e',1,'core_cm4.h']]],
  ['itm_5fcheckchar_417',['ITM_CheckChar',['../group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29',1,'core_cm4.h']]],
  ['itm_5flsr_5faccess_5fmsk_418',['ITM_LSR_Access_Msk',['../group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37',1,'core_cm4.h']]],
  ['itm_5flsr_5faccess_5fpos_419',['ITM_LSR_Access_Pos',['../group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0',1,'core_cm4.h']]],
  ['itm_5flsr_5fbyteacc_5fmsk_420',['ITM_LSR_ByteAcc_Msk',['../group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4',1,'core_cm4.h']]],
  ['itm_5flsr_5fbyteacc_5fpos_421',['ITM_LSR_ByteAcc_Pos',['../group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e',1,'core_cm4.h']]],
  ['itm_5flsr_5fpresent_5fmsk_422',['ITM_LSR_Present_Msk',['../group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017',1,'core_cm4.h']]],
  ['itm_5flsr_5fpresent_5fpos_423',['ITM_LSR_Present_Pos',['../group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d',1,'core_cm4.h']]],
  ['itm_5freceivechar_424',['ITM_ReceiveChar',['../group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53',1,'core_cm4.h']]],
  ['itm_5frxbuffer_425',['ITM_RxBuffer',['../group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8',1,'core_cm4.h']]],
  ['itm_5frxbuffer_5fempty_426',['ITM_RXBUFFER_EMPTY',['../group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a',1,'core_cm4.h']]],
  ['itm_5fsendchar_427',['ITM_SendChar',['../group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e',1,'core_cm4.h']]],
  ['itm_5ftcr_5fbusy_5fmsk_428',['ITM_TCR_BUSY_Msk',['../group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f',1,'core_cm4.h']]],
  ['itm_5ftcr_5fbusy_5fpos_429',['ITM_TCR_BUSY_Pos',['../group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484',1,'core_cm4.h']]],
  ['itm_5ftcr_5fdwtena_5fmsk_430',['ITM_TCR_DWTENA_Msk',['../group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70',1,'core_cm4.h']]],
  ['itm_5ftcr_5fdwtena_5fpos_431',['ITM_TCR_DWTENA_Pos',['../group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e',1,'core_cm4.h']]],
  ['itm_5ftcr_5fgtsfreq_5fmsk_432',['ITM_TCR_GTSFREQ_Msk',['../group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067',1,'core_cm4.h']]],
  ['itm_5ftcr_5fgtsfreq_5fpos_433',['ITM_TCR_GTSFREQ_Pos',['../group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1',1,'core_cm4.h']]],
  ['itm_5ftcr_5fitmena_5fmsk_434',['ITM_TCR_ITMENA_Msk',['../group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9',1,'core_cm4.h']]],
  ['itm_5ftcr_5fitmena_5fpos_435',['ITM_TCR_ITMENA_Pos',['../group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d',1,'core_cm4.h']]],
  ['itm_5ftcr_5fswoena_5fmsk_436',['ITM_TCR_SWOENA_Msk',['../group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a',1,'core_cm4.h']]],
  ['itm_5ftcr_5fswoena_5fpos_437',['ITM_TCR_SWOENA_Pos',['../group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5',1,'core_cm4.h']]],
  ['itm_5ftcr_5fsyncena_5fmsk_438',['ITM_TCR_SYNCENA_Msk',['../group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb',1,'core_cm4.h']]],
  ['itm_5ftcr_5fsyncena_5fpos_439',['ITM_TCR_SYNCENA_Pos',['../group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftracebusid_5fmsk_440',['ITM_TCR_TraceBusID_Msk',['../group___c_m_s_i_s___i_t_m.html#ga60c20bd9649d1da5a2be8e656ba19a60',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftracebusid_5fpos_441',['ITM_TCR_TraceBusID_Pos',['../group___c_m_s_i_s___i_t_m.html#gaca0281de867f33114aac0636f7ce65d3',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftsena_5fmsk_442',['ITM_TCR_TSENA_Msk',['../group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftsena_5fpos_443',['ITM_TCR_TSENA_Pos',['../group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftsprescale_5fmsk_444',['ITM_TCR_TSPrescale_Msk',['../group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftsprescale_5fpos_445',['ITM_TCR_TSPrescale_Pos',['../group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473',1,'core_cm4.h']]],
  ['itm_5ftpr_5fprivmask_5fmsk_446',['ITM_TPR_PRIVMASK_Msk',['../group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b',1,'core_cm4.h']]],
  ['itm_5ftpr_5fprivmask_5fpos_447',['ITM_TPR_PRIVMASK_Pos',['../group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8',1,'core_cm4.h']]],
  ['itm_5ftype_448',['ITM_Type',['../struct_i_t_m___type.html',1,'']]],
  ['itstatus_449',['ITStatus',['../group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7',1,'stm32l4xx.h']]],
  ['iwdg_450',['IWDG',['../group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7',1,'stm32l476xx.h']]],
  ['iwdg_5fbase_451',['IWDG_BASE',['../group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55',1,'stm32l476xx.h']]],
  ['iwdg_5fkr_5fkey_452',['IWDG_KR_KEY',['../group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2',1,'stm32l476xx.h']]],
  ['iwdg_5fkr_5fkey_5fmsk_453',['IWDG_KR_KEY_Msk',['../group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e',1,'stm32l476xx.h']]],
  ['iwdg_5fkr_5fkey_5fpos_454',['IWDG_KR_KEY_Pos',['../group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c',1,'stm32l476xx.h']]],
  ['iwdg_5fpr_5fpr_455',['IWDG_PR_PR',['../group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090',1,'stm32l476xx.h']]],
  ['iwdg_5fpr_5fpr_5f0_456',['IWDG_PR_PR_0',['../group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76',1,'stm32l476xx.h']]],
  ['iwdg_5fpr_5fpr_5f1_457',['IWDG_PR_PR_1',['../group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e',1,'stm32l476xx.h']]],
  ['iwdg_5fpr_5fpr_5f2_458',['IWDG_PR_PR_2',['../group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9',1,'stm32l476xx.h']]],
  ['iwdg_5fpr_5fpr_5fmsk_459',['IWDG_PR_PR_Msk',['../group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff',1,'stm32l476xx.h']]],
  ['iwdg_5fpr_5fpr_5fpos_460',['IWDG_PR_PR_Pos',['../group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7',1,'stm32l476xx.h']]],
  ['iwdg_5frlr_5frl_461',['IWDG_RLR_RL',['../group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033',1,'stm32l476xx.h']]],
  ['iwdg_5frlr_5frl_5fmsk_462',['IWDG_RLR_RL_Msk',['../group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12',1,'stm32l476xx.h']]],
  ['iwdg_5frlr_5frl_5fpos_463',['IWDG_RLR_RL_Pos',['../group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5fpvu_464',['IWDG_SR_PVU',['../group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5fpvu_5fmsk_465',['IWDG_SR_PVU_Msk',['../group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5fpvu_5fpos_466',['IWDG_SR_PVU_Pos',['../group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5frvu_467',['IWDG_SR_RVU',['../group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5frvu_5fmsk_468',['IWDG_SR_RVU_Msk',['../group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5frvu_5fpos_469',['IWDG_SR_RVU_Pos',['../group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5fwvu_470',['IWDG_SR_WVU',['../group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5fwvu_5fmsk_471',['IWDG_SR_WVU_Msk',['../group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5fwvu_5fpos_472',['IWDG_SR_WVU_Pos',['../group___peripheral___registers___bits___definition.html#gadeaa2fb81a2cb62943ad2ef07503f40e',1,'stm32l476xx.h']]],
  ['iwdg_5ftypedef_473',['IWDG_TypeDef',['../struct_i_w_d_g___type_def.html',1,'']]],
  ['iwdg_5fwinr_5fwin_474',['IWDG_WINR_WIN',['../group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d',1,'stm32l476xx.h']]],
  ['iwdg_5fwinr_5fwin_5fmsk_475',['IWDG_WINR_WIN_Msk',['../group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34',1,'stm32l476xx.h']]],
  ['iwdg_5fwinr_5fwin_5fpos_476',['IWDG_WINR_WIN_Pos',['../group___peripheral___registers___bits___definition.html#ga501905060a7f7c4c8a7735b679eecee8',1,'stm32l476xx.h']]]
];
