# Reti-Logiche-Prova-Finale 2022
Describe in VHDL and synthesize the hardware component which, receiving a continuous sequence of words as input, serializes and applies the convolutional code 1/2 for each bit, then parallelizing the continuous stream of processed bits at the output.
The purpose is also to interface with a memory where the data is stored and where the processed bytes will be written. 
Prova Finale Reti Logiche VHDL prof. Palermo
