## 2021-01-28 YUIC: Changed the year of copyright from 2020 to 2021
## 2020-02-27 YUIC: Changed the year of copyright from 2019 to 2020
################################################################################
##
## This file describes hardware specific parameters of device CYT2B95CAE.
##
## Generation time: 2019-11-01 01:34:26
## Generator version: HOBTO FW Generator version 1.5.0.1304.
## SASgen revision: 10888803
## Generation sources (traceability):
## - MXS40-IP-SFLASH-TVIIBE2M.xlsm            10/15/2019 04:18:50 PM +0000  rev.269649
## - MXS40-IP-PERI.xlsm                       05/06/2019 09:08:50 AM +0000  rev.241891
## - MXS40-IP-CPUSS-M4.xlsm                   03/27/2019 10:04:11 PM +0000  rev.237448
## - MXS40-IP-CRYPTO.xlsm                     05/21/2019 06:20:16 AM +0000  rev.244335
## - MXS40-IP-FAULT.xlsm                      04/04/2019 05:11:06 AM +0000  rev.238469
## - MXS40-IP-IPC.xlsm                        12/13/2018 09:53:37 PM +0000  rev.223071
## - MXS40-IP-PROT.xlsm                       05/15/2019 08:22:25 AM +0000  rev.243412
## - MXS40-IP-FLASHC-M4.xlsm                  05/06/2019 09:08:50 AM +0000  rev.241891
## - MXS40-IP-SRSS.xlsm                       05/13/2019 04:58:58 PM +0000  rev.243067
## - MXS40-IP-DW.xlsm                         05/06/2019 09:08:50 AM +0000  rev.241891
## - MXS40-IP-DMAC.xlsm                       05/06/2019 09:08:50 AM +0000  rev.241891
## - MXS40-IP-EFUSE.xlsm                      05/06/2019 09:54:37 PM +0000  rev.242022
## - MXS40-IP-DFT.xlsm                        04/02/2019 03:23:29 PM +0000  rev.238205
## - MXS40-IP-IOSS.xlsm                       05/06/2019 09:08:50 AM +0000  rev.241891
## - MXS40-IP-SMARTIO.xlsm                    12/13/2018 10:35:32 PM +0000  rev.223079
## - MXS40-IP-TCPWM.xlsm                      05/06/2019 09:08:50 AM +0000  rev.241891
## - MXS40-IP-EVTGEN.xlsm                     12/10/2018 09:13:30 PM +0000  rev.222506
## - MXS40-IP-LIN.xlsm                        05/06/2019 09:08:50 AM +0000  rev.241891
## - MXS40-IP-CXPI.xlsm                       09/25/2018 05:43:04 PM +0000  rev.211973
## - MXS40-IP-CANFD.xlsm                      05/06/2019 09:08:50 AM +0000  rev.241891
## - MXS40-IP-SCB.xlsm                        05/08/2019 05:36:36 AM +0000  rev.242298
## - MXS40-IP-PASS.xlsm                       05/27/2019 06:05:17 AM +0000  rev.245269
## - MXS40-IP-SYSTEM.xlsm                     12/09/2018 09:10:22 PM +0000  rev.222307
## - /proj/gpfs/hirf/TVIIBE2M/sasgen/sas_data/mxs40/MXS40-Product-TVIIBE2M.xlsm 09/20/2019 06:52:31 AM +0000  rev.265666
##
## MPN Hash                       : 00D9A598357E2499C890B01183E80C4907875255B30E0269C81C4046245E6CF9
## Product File Hash              : EE7AAF722D71BBBD56246CD5E422A913E7B8BD818205E61690FAA625DE6454F7
## Unrolled reg map File Hash     : 441469C6A17D45F74B6AFF720C4A4E8EE7730A4EADD5C7D00B04EB85A991D8A0
## Not Unrolled reg map File Hash : 7B6D4FE27780CC44370A6587D969A8C22DB33D7938E673EC1849A9FD1A62B6E7
##
## Do not edit this file manually.
## Any change might compromise the safety integrity level of
## the software partition it is contained in.
## 
## (c) 2017-2022, Cypress Semiconductor Corporation (an Infineon company) or
## an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
## This software, including source code, documentation and related materials
## ("Software") is owned by Cypress Semiconductor Corporation or one of
## its affiliates ("Cypress") and is protected by and subject to worldwide
## patent protection (United States and foreign), United States copyright laws
## and international treaty provisions.  Therefore, you may use this Software
## only as provided in the license agreement accompanying the software package
## from which you obtained this Software ("EULA").
## If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
## non-transferable license to copy, modify,
## and compile the Software source code solely for use in connection
## with Cypress's integrated circuit products.
## Any reproduction, modification, translation, compilation,
## or representation of this Software except as specified above is prohibited
## without the express written permission of Cypress.
## Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
## EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT,
## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
## Cypress reserves the right to make changes to the Software without notice.
## Cypress does not assume any liability arising out of the application or
## use of the Software or any product or circuit described in the Software.
## Cypress does not authorize its products for use in any products
## where a malfunction or failure of the Cypress product may reasonably be
## expected to result in significant property damage,
## injury or death ("High Risk Product"). By including Cypress's product
## in a High Risk Product, the manufacturer of such system or application
## assumes all risk of such use and in doing so agrees to indemnify Cypress
## against all liability.
##
################################################################################


################################################################################
#
# BACKUP
#
BACKUP.regBaseAddr:0x40270000
BACKUP.DdcName:mxs40srss_ver2
BACKUP.VersionSuffix:_ver2

################################################################################
#
# BIST
#
BIST.DdcName:mxdft
BIST.VersionSuffix:

################################################################################
#
# CANFD
#
CANFD.instances:0,1
CANFD.0.interrupt0:53
CANFD.0.interrupt1:54
CANFD.0.interrupts0.0:57
CANFD.0.interrupts0.1:58
CANFD.0.interrupts0.2:59
CANFD.0.interrupts0.3:60
CANFD.0.interrupts1.0:61
CANFD.0.interrupts1.1:62
CANFD.0.interrupts1.2:63
CANFD.0.interrupts1.3:64
CANFD.0.pins.TTCAN_RX:CANFD_0_TTCAN_RX_0,CANFD_0_TTCAN_RX_1,CANFD_0_TTCAN_RX_2,CANFD_0_TTCAN_RX_3
CANFD.0.pins.TTCAN_TX:CANFD_0_TTCAN_TX_0,CANFD_0_TTCAN_TX_1,CANFD_0_TTCAN_TX_2,CANFD_0_TTCAN_TX_3
CANFD.0.regBaseAddr:0x40520000
CANFD.0.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:CANFD_0_TR_EVT_SWT_IN_0,CANFD_0_TR_EVT_SWT_IN_1,CANFD_0_TR_EVT_SWT_IN_2,CANFD_0_TR_EVT_SWT_IN_3
CANFD.0.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:CANFD_0_TR_EVT_SWT_IN_0,CANFD_0_TR_EVT_SWT_IN_1,CANFD_0_TR_EVT_SWT_IN_2,CANFD_0_TR_EVT_SWT_IN_3
CANFD.0.trigg.FROM.CPUSS.DW0_TR_OUT.signals:CANFD_0_TR_DBG_DMA_ACK_0,CANFD_0_TR_DBG_DMA_ACK_1,CANFD_0_TR_DBG_DMA_ACK_2,CANFD_0_TR_DBG_DMA_ACK_3
CANFD.0.trigg.FROM.CPUSS.ZERO.signals:CANFD_0_TR_EVT_SWT_IN_0,CANFD_0_TR_EVT_SWT_IN_1,CANFD_0_TR_EVT_SWT_IN_2,CANFD_0_TR_EVT_SWT_IN_3
CANFD.0.trigg.INPUT.TR_DBG_DMA_ACK.0.signal:CANFD_0_TR_DBG_DMA_ACK_0
CANFD.0.trigg.INPUT.TR_DBG_DMA_ACK.1.signal:CANFD_0_TR_DBG_DMA_ACK_1
CANFD.0.trigg.INPUT.TR_DBG_DMA_ACK.2.signal:CANFD_0_TR_DBG_DMA_ACK_2
CANFD.0.trigg.INPUT.TR_DBG_DMA_ACK.3.signal:CANFD_0_TR_DBG_DMA_ACK_3
CANFD.0.trigg.INPUT.TR_EVT_SWT_IN.0.signal:CANFD_0_TR_EVT_SWT_IN_0
CANFD.0.trigg.INPUT.TR_EVT_SWT_IN.1.signal:CANFD_0_TR_EVT_SWT_IN_1
CANFD.0.trigg.INPUT.TR_EVT_SWT_IN.2.signal:CANFD_0_TR_EVT_SWT_IN_2
CANFD.0.trigg.INPUT.TR_EVT_SWT_IN.3.signal:CANFD_0_TR_EVT_SWT_IN_3
CANFD.0.trigg.OUTPUT.TR_DBG_DMA_REQ.0.signal:CANFD_0_TR_DBG_DMA_REQ_0
CANFD.0.trigg.OUTPUT.TR_DBG_DMA_REQ.1.signal:CANFD_0_TR_DBG_DMA_REQ_1
CANFD.0.trigg.OUTPUT.TR_DBG_DMA_REQ.2.signal:CANFD_0_TR_DBG_DMA_REQ_2
CANFD.0.trigg.OUTPUT.TR_DBG_DMA_REQ.3.signal:CANFD_0_TR_DBG_DMA_REQ_3
CANFD.0.trigg.OUTPUT.TR_FIFO0.0.signal:CANFD_0_TR_FIFO0_0
CANFD.0.trigg.OUTPUT.TR_FIFO0.1.signal:CANFD_0_TR_FIFO0_1
CANFD.0.trigg.OUTPUT.TR_FIFO0.2.signal:CANFD_0_TR_FIFO0_2
CANFD.0.trigg.OUTPUT.TR_FIFO0.3.signal:CANFD_0_TR_FIFO0_3
CANFD.0.trigg.OUTPUT.TR_FIFO1.0.signal:CANFD_0_TR_FIFO1_0
CANFD.0.trigg.OUTPUT.TR_FIFO1.1.signal:CANFD_0_TR_FIFO1_1
CANFD.0.trigg.OUTPUT.TR_FIFO1.2.signal:CANFD_0_TR_FIFO1_2
CANFD.0.trigg.OUTPUT.TR_FIFO1.3.signal:CANFD_0_TR_FIFO1_3
CANFD.0.trigg.OUTPUT.TR_TMP_RTP_OUT.0.signal:CANFD_0_TR_TMP_RTP_OUT_0
CANFD.0.trigg.OUTPUT.TR_TMP_RTP_OUT.1.signal:CANFD_0_TR_TMP_RTP_OUT_1
CANFD.0.trigg.OUTPUT.TR_TMP_RTP_OUT.2.signal:CANFD_0_TR_TMP_RTP_OUT_2
CANFD.0.trigg.OUTPUT.TR_TMP_RTP_OUT.3.signal:CANFD_0_TR_TMP_RTP_OUT_3
CANFD.0.trigg.TO.CANFD.0.TR_EVT_SWT_IN.signals:CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1,CANFD_0_TR_TMP_RTP_OUT_2,CANFD_0_TR_TMP_RTP_OUT_3
CANFD.0.trigg.TO.CANFD.1.TR_EVT_SWT_IN.signals:CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1,CANFD_0_TR_TMP_RTP_OUT_2,CANFD_0_TR_TMP_RTP_OUT_3
CANFD.0.trigg.TO.CPUSS.DW0_TR_IN.signals:CANFD_0_TR_DBG_DMA_REQ_0,CANFD_0_TR_DBG_DMA_REQ_1,CANFD_0_TR_DBG_DMA_REQ_2,CANFD_0_TR_DBG_DMA_REQ_3,CANFD_0_TR_FIFO0_0,CANFD_0_TR_FIFO0_1,CANFD_0_TR_FIFO0_2,CANFD_0_TR_FIFO0_3,CANFD_0_TR_FIFO1_0,CANFD_0_TR_FIFO1_1,CANFD_0_TR_FIFO1_2,CANFD_0_TR_FIFO1_3,CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1,CANFD_0_TR_TMP_RTP_OUT_2,CANFD_0_TR_TMP_RTP_OUT_3
CANFD.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:CANFD_0_TR_DBG_DMA_REQ_0,CANFD_0_TR_DBG_DMA_REQ_1,CANFD_0_TR_DBG_DMA_REQ_2,CANFD_0_TR_DBG_DMA_REQ_3,CANFD_0_TR_FIFO0_0,CANFD_0_TR_FIFO0_1,CANFD_0_TR_FIFO0_2,CANFD_0_TR_FIFO0_3,CANFD_0_TR_FIFO1_0,CANFD_0_TR_FIFO1_1,CANFD_0_TR_FIFO1_2,CANFD_0_TR_FIFO1_3,CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1,CANFD_0_TR_TMP_RTP_OUT_2,CANFD_0_TR_TMP_RTP_OUT_3
CANFD.0.trigg.TO.TR_GROUP.8.INPUT.signals:CANFD_0_TR_DBG_DMA_REQ_0,CANFD_0_TR_DBG_DMA_REQ_1,CANFD_0_TR_DBG_DMA_REQ_2,CANFD_0_TR_DBG_DMA_REQ_3,CANFD_0_TR_FIFO0_0,CANFD_0_TR_FIFO0_1,CANFD_0_TR_FIFO0_2,CANFD_0_TR_FIFO0_3,CANFD_0_TR_FIFO1_0,CANFD_0_TR_FIFO1_1,CANFD_0_TR_FIFO1_2,CANFD_0_TR_FIFO1_3,CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1,CANFD_0_TR_TMP_RTP_OUT_2,CANFD_0_TR_TMP_RTP_OUT_3
CANFD.0.CAN_NR:4
CANFD.0.CANFD_CH.instances:0,1,2,3
CANFD.0.CLOCK_CAN.0:PCLK_CANFD0_CLOCK_CAN0
CANFD.0.CLOCK_CAN.1:PCLK_CANFD0_CLOCK_CAN1
CANFD.0.CLOCK_CAN.2:PCLK_CANFD0_CLOCK_CAN2
CANFD.0.CLOCK_CAN.3:PCLK_CANFD0_CLOCK_CAN3
CANFD.0.ECC_ADDR_PRESENT:1
CANFD.0.ECC_PRESENT:1
CANFD.0.MRAM_ADDR_WIDTH:13
CANFD.0.MRAM_SIZE:32
CANFD.0.TS_PRESENT:1
CANFD.1.interrupt0:55
CANFD.1.interrupt1:56
CANFD.1.interrupts0.0:65
CANFD.1.interrupts0.1:66
CANFD.1.interrupts0.2:67
CANFD.1.interrupts0.3:68
CANFD.1.interrupts1.0:69
CANFD.1.interrupts1.1:70
CANFD.1.interrupts1.2:71
CANFD.1.interrupts1.3:72
CANFD.1.pins.TTCAN_RX:CANFD_1_TTCAN_RX_0,CANFD_1_TTCAN_RX_1,CANFD_1_TTCAN_RX_2,CANFD_1_TTCAN_RX_3
CANFD.1.pins.TTCAN_TX:CANFD_1_TTCAN_TX_0,CANFD_1_TTCAN_TX_1,CANFD_1_TTCAN_TX_2,CANFD_1_TTCAN_TX_3
CANFD.1.regBaseAddr:0x40540000
CANFD.1.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:CANFD_1_TR_EVT_SWT_IN_0,CANFD_1_TR_EVT_SWT_IN_1,CANFD_1_TR_EVT_SWT_IN_2,CANFD_1_TR_EVT_SWT_IN_3
CANFD.1.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:CANFD_1_TR_EVT_SWT_IN_0,CANFD_1_TR_EVT_SWT_IN_1,CANFD_1_TR_EVT_SWT_IN_2,CANFD_1_TR_EVT_SWT_IN_3
CANFD.1.trigg.FROM.CPUSS.DW1_TR_OUT.signals:CANFD_1_TR_DBG_DMA_ACK_0,CANFD_1_TR_DBG_DMA_ACK_1,CANFD_1_TR_DBG_DMA_ACK_2,CANFD_1_TR_DBG_DMA_ACK_3
CANFD.1.trigg.FROM.CPUSS.ZERO.signals:CANFD_1_TR_EVT_SWT_IN_0,CANFD_1_TR_EVT_SWT_IN_1,CANFD_1_TR_EVT_SWT_IN_2,CANFD_1_TR_EVT_SWT_IN_3
CANFD.1.trigg.INPUT.TR_DBG_DMA_ACK.0.signal:CANFD_1_TR_DBG_DMA_ACK_0
CANFD.1.trigg.INPUT.TR_DBG_DMA_ACK.1.signal:CANFD_1_TR_DBG_DMA_ACK_1
CANFD.1.trigg.INPUT.TR_DBG_DMA_ACK.2.signal:CANFD_1_TR_DBG_DMA_ACK_2
CANFD.1.trigg.INPUT.TR_DBG_DMA_ACK.3.signal:CANFD_1_TR_DBG_DMA_ACK_3
CANFD.1.trigg.INPUT.TR_EVT_SWT_IN.0.signal:CANFD_1_TR_EVT_SWT_IN_0
CANFD.1.trigg.INPUT.TR_EVT_SWT_IN.1.signal:CANFD_1_TR_EVT_SWT_IN_1
CANFD.1.trigg.INPUT.TR_EVT_SWT_IN.2.signal:CANFD_1_TR_EVT_SWT_IN_2
CANFD.1.trigg.INPUT.TR_EVT_SWT_IN.3.signal:CANFD_1_TR_EVT_SWT_IN_3
CANFD.1.trigg.OUTPUT.TR_DBG_DMA_REQ.0.signal:CANFD_1_TR_DBG_DMA_REQ_0
CANFD.1.trigg.OUTPUT.TR_DBG_DMA_REQ.1.signal:CANFD_1_TR_DBG_DMA_REQ_1
CANFD.1.trigg.OUTPUT.TR_DBG_DMA_REQ.2.signal:CANFD_1_TR_DBG_DMA_REQ_2
CANFD.1.trigg.OUTPUT.TR_DBG_DMA_REQ.3.signal:CANFD_1_TR_DBG_DMA_REQ_3
CANFD.1.trigg.OUTPUT.TR_FIFO0.0.signal:CANFD_1_TR_FIFO0_0
CANFD.1.trigg.OUTPUT.TR_FIFO0.1.signal:CANFD_1_TR_FIFO0_1
CANFD.1.trigg.OUTPUT.TR_FIFO0.2.signal:CANFD_1_TR_FIFO0_2
CANFD.1.trigg.OUTPUT.TR_FIFO0.3.signal:CANFD_1_TR_FIFO0_3
CANFD.1.trigg.OUTPUT.TR_FIFO1.0.signal:CANFD_1_TR_FIFO1_0
CANFD.1.trigg.OUTPUT.TR_FIFO1.1.signal:CANFD_1_TR_FIFO1_1
CANFD.1.trigg.OUTPUT.TR_FIFO1.2.signal:CANFD_1_TR_FIFO1_2
CANFD.1.trigg.OUTPUT.TR_FIFO1.3.signal:CANFD_1_TR_FIFO1_3
CANFD.1.trigg.OUTPUT.TR_TMP_RTP_OUT.0.signal:CANFD_1_TR_TMP_RTP_OUT_0
CANFD.1.trigg.OUTPUT.TR_TMP_RTP_OUT.1.signal:CANFD_1_TR_TMP_RTP_OUT_1
CANFD.1.trigg.OUTPUT.TR_TMP_RTP_OUT.2.signal:CANFD_1_TR_TMP_RTP_OUT_2
CANFD.1.trigg.OUTPUT.TR_TMP_RTP_OUT.3.signal:CANFD_1_TR_TMP_RTP_OUT_3
CANFD.1.trigg.TO.CANFD.0.TR_EVT_SWT_IN.signals:CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1,CANFD_1_TR_TMP_RTP_OUT_2,CANFD_1_TR_TMP_RTP_OUT_3
CANFD.1.trigg.TO.CANFD.1.TR_EVT_SWT_IN.signals:CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1,CANFD_1_TR_TMP_RTP_OUT_2,CANFD_1_TR_TMP_RTP_OUT_3
CANFD.1.trigg.TO.CPUSS.DW0_TR_IN.signals:CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1,CANFD_1_TR_TMP_RTP_OUT_2,CANFD_1_TR_TMP_RTP_OUT_3
CANFD.1.trigg.TO.CPUSS.DW1_TR_IN.signals:CANFD_1_TR_DBG_DMA_REQ_0,CANFD_1_TR_DBG_DMA_REQ_1,CANFD_1_TR_DBG_DMA_REQ_2,CANFD_1_TR_DBG_DMA_REQ_3,CANFD_1_TR_FIFO0_0,CANFD_1_TR_FIFO0_1,CANFD_1_TR_FIFO0_2,CANFD_1_TR_FIFO0_3,CANFD_1_TR_FIFO1_0,CANFD_1_TR_FIFO1_1,CANFD_1_TR_FIFO1_2,CANFD_1_TR_FIFO1_3
CANFD.1.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:CANFD_1_TR_DBG_DMA_REQ_0,CANFD_1_TR_DBG_DMA_REQ_1,CANFD_1_TR_DBG_DMA_REQ_2,CANFD_1_TR_DBG_DMA_REQ_3,CANFD_1_TR_FIFO0_0,CANFD_1_TR_FIFO0_1,CANFD_1_TR_FIFO0_2,CANFD_1_TR_FIFO0_3,CANFD_1_TR_FIFO1_0,CANFD_1_TR_FIFO1_1,CANFD_1_TR_FIFO1_2,CANFD_1_TR_FIFO1_3,CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1,CANFD_1_TR_TMP_RTP_OUT_2,CANFD_1_TR_TMP_RTP_OUT_3
CANFD.1.trigg.TO.TR_GROUP.8.INPUT.signals:CANFD_1_TR_DBG_DMA_REQ_0,CANFD_1_TR_DBG_DMA_REQ_1,CANFD_1_TR_DBG_DMA_REQ_2,CANFD_1_TR_DBG_DMA_REQ_3,CANFD_1_TR_FIFO0_0,CANFD_1_TR_FIFO0_1,CANFD_1_TR_FIFO0_2,CANFD_1_TR_FIFO0_3,CANFD_1_TR_FIFO1_0,CANFD_1_TR_FIFO1_1,CANFD_1_TR_FIFO1_2,CANFD_1_TR_FIFO1_3,CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1,CANFD_1_TR_TMP_RTP_OUT_2,CANFD_1_TR_TMP_RTP_OUT_3
CANFD.1.CAN_NR:4
CANFD.1.CANFD_CH.instances:0,1,2,3
CANFD.1.CLOCK_CAN.0:PCLK_CANFD1_CLOCK_CAN0
CANFD.1.CLOCK_CAN.1:PCLK_CANFD1_CLOCK_CAN1
CANFD.1.CLOCK_CAN.2:PCLK_CANFD1_CLOCK_CAN2
CANFD.1.CLOCK_CAN.3:PCLK_CANFD1_CLOCK_CAN3
CANFD.1.ECC_ADDR_PRESENT:1
CANFD.1.ECC_PRESENT:1
CANFD.1.MRAM_ADDR_WIDTH:13
CANFD.1.MRAM_SIZE:32
CANFD.1.TS_PRESENT:0
CANFD.DdcName:mxttcanfd
CANFD.VersionSuffix:

################################################################################
#
# CM0P
#
CM0P.regBaseAddr:0xE0000000

################################################################################
#
# CM4
#
CM4.regBaseAddr:0xE0000000

################################################################################
#
# CPUSS
#
CPUSS.interrupt.crypto:45
CPUSS.interrupt.fm:46
CPUSS.interrupts.cm0.cti.0:48
CPUSS.interrupts.cm0.cti.1:49
CPUSS.interrupts.cm4.cti.0:50
CPUSS.interrupts.cm4.cti.1:51
CPUSS.interrupts.cm4.fp:47
CPUSS.interrupts.dmac.0:160
CPUSS.interrupts.dmac.1:161
CPUSS.interrupts.dmac.2:162
CPUSS.interrupts.dmac.3:163
CPUSS.interrupts.dw0.0:164
CPUSS.interrupts.dw0.1:165
CPUSS.interrupts.dw0.2:166
CPUSS.interrupts.dw0.3:167
CPUSS.interrupts.dw0.4:168
CPUSS.interrupts.dw0.5:169
CPUSS.interrupts.dw0.6:170
CPUSS.interrupts.dw0.7:171
CPUSS.interrupts.dw0.8:172
CPUSS.interrupts.dw0.9:173
CPUSS.interrupts.dw0.10:174
CPUSS.interrupts.dw0.11:175
CPUSS.interrupts.dw0.12:176
CPUSS.interrupts.dw0.13:177
CPUSS.interrupts.dw0.14:178
CPUSS.interrupts.dw0.15:179
CPUSS.interrupts.dw0.16:180
CPUSS.interrupts.dw0.17:181
CPUSS.interrupts.dw0.18:182
CPUSS.interrupts.dw0.19:183
CPUSS.interrupts.dw0.20:184
CPUSS.interrupts.dw0.21:185
CPUSS.interrupts.dw0.22:186
CPUSS.interrupts.dw0.23:187
CPUSS.interrupts.dw0.24:188
CPUSS.interrupts.dw0.25:189
CPUSS.interrupts.dw0.26:190
CPUSS.interrupts.dw0.27:191
CPUSS.interrupts.dw0.28:192
CPUSS.interrupts.dw0.29:193
CPUSS.interrupts.dw0.30:194
CPUSS.interrupts.dw0.31:195
CPUSS.interrupts.dw0.32:196
CPUSS.interrupts.dw0.33:197
CPUSS.interrupts.dw0.34:198
CPUSS.interrupts.dw0.35:199
CPUSS.interrupts.dw0.36:200
CPUSS.interrupts.dw0.37:201
CPUSS.interrupts.dw0.38:202
CPUSS.interrupts.dw0.39:203
CPUSS.interrupts.dw0.40:204
CPUSS.interrupts.dw0.41:205
CPUSS.interrupts.dw0.42:206
CPUSS.interrupts.dw0.43:207
CPUSS.interrupts.dw0.44:208
CPUSS.interrupts.dw0.45:209
CPUSS.interrupts.dw0.46:210
CPUSS.interrupts.dw0.47:211
CPUSS.interrupts.dw0.48:212
CPUSS.interrupts.dw0.49:213
CPUSS.interrupts.dw0.50:214
CPUSS.interrupts.dw0.51:215
CPUSS.interrupts.dw0.52:216
CPUSS.interrupts.dw0.53:217
CPUSS.interrupts.dw0.54:218
CPUSS.interrupts.dw0.55:219
CPUSS.interrupts.dw0.56:220
CPUSS.interrupts.dw0.57:221
CPUSS.interrupts.dw0.58:222
CPUSS.interrupts.dw0.59:223
CPUSS.interrupts.dw0.60:224
CPUSS.interrupts.dw0.61:225
CPUSS.interrupts.dw0.62:226
CPUSS.interrupts.dw0.63:227
CPUSS.interrupts.dw0.64:228
CPUSS.interrupts.dw0.65:229
CPUSS.interrupts.dw0.66:230
CPUSS.interrupts.dw0.67:231
CPUSS.interrupts.dw0.68:232
CPUSS.interrupts.dw0.69:233
CPUSS.interrupts.dw0.70:234
CPUSS.interrupts.dw0.71:235
CPUSS.interrupts.dw0.72:236
CPUSS.interrupts.dw0.73:237
CPUSS.interrupts.dw0.74:238
CPUSS.interrupts.dw0.75:239
CPUSS.interrupts.dw0.76:240
CPUSS.interrupts.dw0.77:241
CPUSS.interrupts.dw0.78:242
CPUSS.interrupts.dw0.79:243
CPUSS.interrupts.dw0.80:244
CPUSS.interrupts.dw0.81:245
CPUSS.interrupts.dw0.82:246
CPUSS.interrupts.dw0.83:247
CPUSS.interrupts.dw0.84:248
CPUSS.interrupts.dw0.85:249
CPUSS.interrupts.dw0.86:250
CPUSS.interrupts.dw0.87:251
CPUSS.interrupts.dw0.88:252
CPUSS.interrupts.dw0.89:253
CPUSS.interrupts.dw0.90:254
CPUSS.interrupts.dw0.91:255
CPUSS.interrupts.dw1.0:256
CPUSS.interrupts.dw1.1:257
CPUSS.interrupts.dw1.2:258
CPUSS.interrupts.dw1.3:259
CPUSS.interrupts.dw1.4:260
CPUSS.interrupts.dw1.5:261
CPUSS.interrupts.dw1.6:262
CPUSS.interrupts.dw1.7:263
CPUSS.interrupts.dw1.8:264
CPUSS.interrupts.dw1.9:265
CPUSS.interrupts.dw1.10:266
CPUSS.interrupts.dw1.11:267
CPUSS.interrupts.dw1.12:268
CPUSS.interrupts.dw1.13:269
CPUSS.interrupts.dw1.14:270
CPUSS.interrupts.dw1.15:271
CPUSS.interrupts.dw1.16:272
CPUSS.interrupts.dw1.17:273
CPUSS.interrupts.dw1.18:274
CPUSS.interrupts.dw1.19:275
CPUSS.interrupts.dw1.20:276
CPUSS.interrupts.dw1.21:277
CPUSS.interrupts.dw1.22:278
CPUSS.interrupts.dw1.23:279
CPUSS.interrupts.dw1.24:280
CPUSS.interrupts.dw1.25:281
CPUSS.interrupts.dw1.26:282
CPUSS.interrupts.dw1.27:283
CPUSS.interrupts.dw1.28:284
CPUSS.interrupts.dw1.29:285
CPUSS.interrupts.dw1.30:286
CPUSS.interrupts.dw1.31:287
CPUSS.interrupts.dw1.32:288
CPUSS.interrupts.dw1.33:289
CPUSS.interrupts.dw1.34:290
CPUSS.interrupts.dw1.35:291
CPUSS.interrupts.dw1.36:292
CPUSS.interrupts.dw1.37:293
CPUSS.interrupts.dw1.38:294
CPUSS.interrupts.dw1.39:295
CPUSS.interrupts.dw1.40:296
CPUSS.interrupts.dw1.41:297
CPUSS.interrupts.dw1.42:298
CPUSS.interrupts.dw1.43:299
CPUSS.interrupts.fault.0:8
CPUSS.interrupts.fault.1:9
CPUSS.interrupts.fault.2:10
CPUSS.interrupts.fault.3:11
CPUSS.interrupts.ipc.0:0
CPUSS.interrupts.ipc.1:1
CPUSS.interrupts.ipc.2:2
CPUSS.interrupts.ipc.3:3
CPUSS.interrupts.ipc.4:4
CPUSS.interrupts.ipc.5:5
CPUSS.interrupts.ipc.6:6
CPUSS.interrupts.ipc.7:7
CPUSS.pins.CAL_SUP_NZ:CPUSS_CAL_SUP_NZ
CPUSS.pins.FAULT_OUT:CPUSS_FAULT_OUT_0,CPUSS_FAULT_OUT_1,CPUSS_FAULT_OUT_2,CPUSS_FAULT_OUT_3
CPUSS.pins.SWJ_SWCLK_TCLK:CPUSS_SWJ_SWCLK_TCLK
CPUSS.pins.SWJ_SWDIO_TMS:CPUSS_SWJ_SWDIO_TMS
CPUSS.pins.SWJ_SWDOE_TDI:CPUSS_SWJ_SWDOE_TDI
CPUSS.pins.SWJ_SWO_TDO:CPUSS_SWJ_SWO_TDO
CPUSS.pins.SWJ_TRSTN:CPUSS_SWJ_TRSTN
CPUSS.pins.TRACE_CLOCK:CPUSS_TRACE_CLOCK
CPUSS.pins.TRACE_DATA:CPUSS_TRACE_DATA_0,CPUSS_TRACE_DATA_1,CPUSS_TRACE_DATA_2,CPUSS_TRACE_DATA_3
CPUSS.regBaseAddr:0x40200000
CPUSS.trigg.FROM.CANFD.0.TR_DBG_DMA_REQ.signals:CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_25
CPUSS.trigg.FROM.CANFD.0.TR_FIFO0.signals:CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_26
CPUSS.trigg.FROM.CANFD.0.TR_FIFO1.signals:CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_27
CPUSS.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.CANFD.1.TR_DBG_DMA_REQ.signals:CPUSS_DW1_TR_IN_24,CPUSS_DW1_TR_IN_27,CPUSS_DW1_TR_IN_30,CPUSS_DW1_TR_IN_33
CPUSS.trigg.FROM.CANFD.1.TR_FIFO0.signals:CPUSS_DW1_TR_IN_25,CPUSS_DW1_TR_IN_28,CPUSS_DW1_TR_IN_31,CPUSS_DW1_TR_IN_34
CPUSS.trigg.FROM.CANFD.1.TR_FIFO1.signals:CPUSS_DW1_TR_IN_26,CPUSS_DW1_TR_IN_29,CPUSS_DW1_TR_IN_32,CPUSS_DW1_TR_IN_35
CPUSS.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.CPUSS.CTI_TR_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7
CPUSS.trigg.FROM.CPUSS.DMAC_TR_OUT.signals:CPUSS_DMAC_TR_IN_0,CPUSS_DMAC_TR_IN_1,CPUSS_DMAC_TR_IN_2,CPUSS_DMAC_TR_IN_3,CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7
CPUSS.trigg.FROM.CPUSS.DW0_TR_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7
CPUSS.trigg.FROM.CPUSS.DW1_TR_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7
CPUSS.trigg.FROM.CPUSS.TR_FAULT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7
CPUSS.trigg.FROM.CPUSS.ZERO.signals:CPUSS_CTI_TR_IN_0,CPUSS_CTI_TR_IN_1,CPUSS_DMAC_TR_IN_0,CPUSS_DMAC_TR_IN_1,CPUSS_DMAC_TR_IN_2,CPUSS_DMAC_TR_IN_3,CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7
CPUSS.trigg.FROM.CXPI.0.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_40,CPUSS_DW1_TR_IN_41,CPUSS_DW1_TR_IN_42,CPUSS_DW1_TR_IN_43
CPUSS.trigg.FROM.CXPI.0.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_36,CPUSS_DW1_TR_IN_37,CPUSS_DW1_TR_IN_38,CPUSS_DW1_TR_IN_39
CPUSS.trigg.FROM.EVTGEN.0.TR_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7
CPUSS.trigg.FROM.PASS.0.TR_SAR_CH_DONE.signals:CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31,CPUSS_DW0_TR_IN_32,CPUSS_DW0_TR_IN_33,CPUSS_DW0_TR_IN_34,CPUSS_DW0_TR_IN_35,CPUSS_DW0_TR_IN_36,CPUSS_DW0_TR_IN_37,CPUSS_DW0_TR_IN_38,CPUSS_DW0_TR_IN_39,CPUSS_DW0_TR_IN_40,CPUSS_DW0_TR_IN_41,CPUSS_DW0_TR_IN_42,CPUSS_DW0_TR_IN_43,CPUSS_DW0_TR_IN_44,CPUSS_DW0_TR_IN_45,CPUSS_DW0_TR_IN_46,CPUSS_DW0_TR_IN_47,CPUSS_DW0_TR_IN_48,CPUSS_DW0_TR_IN_49,CPUSS_DW0_TR_IN_50,CPUSS_DW0_TR_IN_51,CPUSS_DW0_TR_IN_52,CPUSS_DW0_TR_IN_53,CPUSS_DW0_TR_IN_54,CPUSS_DW0_TR_IN_55,CPUSS_DW0_TR_IN_56,CPUSS_DW0_TR_IN_57,CPUSS_DW0_TR_IN_58,CPUSS_DW0_TR_IN_59,CPUSS_DW0_TR_IN_60,CPUSS_DW0_TR_IN_61,CPUSS_DW0_TR_IN_62,CPUSS_DW0_TR_IN_63,CPUSS_DW0_TR_IN_64,CPUSS_DW0_TR_IN_65,CPUSS_DW0_TR_IN_66,CPUSS_DW0_TR_IN_67,CPUSS_DW0_TR_IN_68,CPUSS_DW0_TR_IN_69,CPUSS_DW0_TR_IN_70,CPUSS_DW0_TR_IN_71,CPUSS_DW0_TR_IN_72,CPUSS_DW0_TR_IN_73,CPUSS_DW0_TR_IN_74,CPUSS_DW0_TR_IN_75,CPUSS_DW0_TR_IN_76,CPUSS_DW0_TR_IN_77,CPUSS_DW0_TR_IN_78,CPUSS_DW0_TR_IN_79,CPUSS_DW0_TR_IN_80,CPUSS_DW0_TR_IN_81,CPUSS_DW0_TR_IN_82,CPUSS_DW0_TR_IN_83,CPUSS_DW0_TR_IN_84,CPUSS_DW0_TR_IN_85,CPUSS_DW0_TR_IN_86,CPUSS_DW0_TR_IN_87,CPUSS_DW0_TR_IN_88,CPUSS_DW0_TR_IN_89,CPUSS_DW0_TR_IN_90,CPUSS_DW0_TR_IN_91
CPUSS.trigg.FROM.PASS.0.TR_SAR_GEN_OUT.signals:CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7
CPUSS.trigg.FROM.PERI.TR_IO_INPUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7
CPUSS.trigg.FROM.SCB.0.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_9
CPUSS.trigg.FROM.SCB.0.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_8
CPUSS.trigg.FROM.SCB.1.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_11
CPUSS.trigg.FROM.SCB.1.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_10
CPUSS.trigg.FROM.SCB.2.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_13
CPUSS.trigg.FROM.SCB.2.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_12
CPUSS.trigg.FROM.SCB.3.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_15
CPUSS.trigg.FROM.SCB.3.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_14
CPUSS.trigg.FROM.SCB.4.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_17
CPUSS.trigg.FROM.SCB.4.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_16
CPUSS.trigg.FROM.SCB.5.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_19
CPUSS.trigg.FROM.SCB.5.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_18
CPUSS.trigg.FROM.SCB.6.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_21
CPUSS.trigg.FROM.SCB.6.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_20
CPUSS.trigg.FROM.SCB.7.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_23
CPUSS.trigg.FROM.SCB.7.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_22
CPUSS.trigg.FROM.TCPWM.0.TR_OUT0.signals:CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.TR_GROUP.9.OUTPUT.signals:CPUSS_CTI_TR_IN_0,CPUSS_CTI_TR_IN_1
CPUSS.trigg.FROM.TR_GROUP.10.OUTPUT.signals:CPUSS_CTI_TR_IN_0,CPUSS_CTI_TR_IN_1
CPUSS.trigg.INPUT.CTI_TR_IN.0.signal:CPUSS_CTI_TR_IN_0
CPUSS.trigg.INPUT.CTI_TR_IN.1.signal:CPUSS_CTI_TR_IN_1
CPUSS.trigg.INPUT.DMAC_TR_IN.0.signal:CPUSS_DMAC_TR_IN_0
CPUSS.trigg.INPUT.DMAC_TR_IN.1.signal:CPUSS_DMAC_TR_IN_1
CPUSS.trigg.INPUT.DMAC_TR_IN.2.signal:CPUSS_DMAC_TR_IN_2
CPUSS.trigg.INPUT.DMAC_TR_IN.3.signal:CPUSS_DMAC_TR_IN_3
CPUSS.trigg.INPUT.DW0_TR_IN.0.signal:CPUSS_DW0_TR_IN_0
CPUSS.trigg.INPUT.DW0_TR_IN.1.signal:CPUSS_DW0_TR_IN_1
CPUSS.trigg.INPUT.DW0_TR_IN.2.signal:CPUSS_DW0_TR_IN_2
CPUSS.trigg.INPUT.DW0_TR_IN.3.signal:CPUSS_DW0_TR_IN_3
CPUSS.trigg.INPUT.DW0_TR_IN.4.signal:CPUSS_DW0_TR_IN_4
CPUSS.trigg.INPUT.DW0_TR_IN.5.signal:CPUSS_DW0_TR_IN_5
CPUSS.trigg.INPUT.DW0_TR_IN.6.signal:CPUSS_DW0_TR_IN_6
CPUSS.trigg.INPUT.DW0_TR_IN.7.signal:CPUSS_DW0_TR_IN_7
CPUSS.trigg.INPUT.DW0_TR_IN.8.signal:CPUSS_DW0_TR_IN_8
CPUSS.trigg.INPUT.DW0_TR_IN.9.signal:CPUSS_DW0_TR_IN_9
CPUSS.trigg.INPUT.DW0_TR_IN.10.signal:CPUSS_DW0_TR_IN_10
CPUSS.trigg.INPUT.DW0_TR_IN.11.signal:CPUSS_DW0_TR_IN_11
CPUSS.trigg.INPUT.DW0_TR_IN.12.signal:CPUSS_DW0_TR_IN_12
CPUSS.trigg.INPUT.DW0_TR_IN.13.signal:CPUSS_DW0_TR_IN_13
CPUSS.trigg.INPUT.DW0_TR_IN.14.signal:CPUSS_DW0_TR_IN_14
CPUSS.trigg.INPUT.DW0_TR_IN.15.signal:CPUSS_DW0_TR_IN_15
CPUSS.trigg.INPUT.DW0_TR_IN.16.signal:CPUSS_DW0_TR_IN_16
CPUSS.trigg.INPUT.DW0_TR_IN.17.signal:CPUSS_DW0_TR_IN_17
CPUSS.trigg.INPUT.DW0_TR_IN.18.signal:CPUSS_DW0_TR_IN_18
CPUSS.trigg.INPUT.DW0_TR_IN.19.signal:CPUSS_DW0_TR_IN_19
CPUSS.trigg.INPUT.DW0_TR_IN.20.signal:CPUSS_DW0_TR_IN_20
CPUSS.trigg.INPUT.DW0_TR_IN.21.signal:CPUSS_DW0_TR_IN_21
CPUSS.trigg.INPUT.DW0_TR_IN.22.signal:CPUSS_DW0_TR_IN_22
CPUSS.trigg.INPUT.DW0_TR_IN.23.signal:CPUSS_DW0_TR_IN_23
CPUSS.trigg.INPUT.DW0_TR_IN.24.signal:CPUSS_DW0_TR_IN_24
CPUSS.trigg.INPUT.DW0_TR_IN.25.signal:CPUSS_DW0_TR_IN_25
CPUSS.trigg.INPUT.DW0_TR_IN.26.signal:CPUSS_DW0_TR_IN_26
CPUSS.trigg.INPUT.DW0_TR_IN.27.signal:CPUSS_DW0_TR_IN_27
CPUSS.trigg.INPUT.DW0_TR_IN.28.signal:CPUSS_DW0_TR_IN_28
CPUSS.trigg.INPUT.DW0_TR_IN.29.signal:CPUSS_DW0_TR_IN_29
CPUSS.trigg.INPUT.DW0_TR_IN.30.signal:CPUSS_DW0_TR_IN_30
CPUSS.trigg.INPUT.DW0_TR_IN.31.signal:CPUSS_DW0_TR_IN_31
CPUSS.trigg.INPUT.DW0_TR_IN.32.signal:CPUSS_DW0_TR_IN_32
CPUSS.trigg.INPUT.DW0_TR_IN.33.signal:CPUSS_DW0_TR_IN_33
CPUSS.trigg.INPUT.DW0_TR_IN.34.signal:CPUSS_DW0_TR_IN_34
CPUSS.trigg.INPUT.DW0_TR_IN.35.signal:CPUSS_DW0_TR_IN_35
CPUSS.trigg.INPUT.DW0_TR_IN.36.signal:CPUSS_DW0_TR_IN_36
CPUSS.trigg.INPUT.DW0_TR_IN.37.signal:CPUSS_DW0_TR_IN_37
CPUSS.trigg.INPUT.DW0_TR_IN.38.signal:CPUSS_DW0_TR_IN_38
CPUSS.trigg.INPUT.DW0_TR_IN.39.signal:CPUSS_DW0_TR_IN_39
CPUSS.trigg.INPUT.DW0_TR_IN.40.signal:CPUSS_DW0_TR_IN_40
CPUSS.trigg.INPUT.DW0_TR_IN.41.signal:CPUSS_DW0_TR_IN_41
CPUSS.trigg.INPUT.DW0_TR_IN.42.signal:CPUSS_DW0_TR_IN_42
CPUSS.trigg.INPUT.DW0_TR_IN.43.signal:CPUSS_DW0_TR_IN_43
CPUSS.trigg.INPUT.DW0_TR_IN.44.signal:CPUSS_DW0_TR_IN_44
CPUSS.trigg.INPUT.DW0_TR_IN.45.signal:CPUSS_DW0_TR_IN_45
CPUSS.trigg.INPUT.DW0_TR_IN.46.signal:CPUSS_DW0_TR_IN_46
CPUSS.trigg.INPUT.DW0_TR_IN.47.signal:CPUSS_DW0_TR_IN_47
CPUSS.trigg.INPUT.DW0_TR_IN.48.signal:CPUSS_DW0_TR_IN_48
CPUSS.trigg.INPUT.DW0_TR_IN.49.signal:CPUSS_DW0_TR_IN_49
CPUSS.trigg.INPUT.DW0_TR_IN.50.signal:CPUSS_DW0_TR_IN_50
CPUSS.trigg.INPUT.DW0_TR_IN.51.signal:CPUSS_DW0_TR_IN_51
CPUSS.trigg.INPUT.DW0_TR_IN.52.signal:CPUSS_DW0_TR_IN_52
CPUSS.trigg.INPUT.DW0_TR_IN.53.signal:CPUSS_DW0_TR_IN_53
CPUSS.trigg.INPUT.DW0_TR_IN.54.signal:CPUSS_DW0_TR_IN_54
CPUSS.trigg.INPUT.DW0_TR_IN.55.signal:CPUSS_DW0_TR_IN_55
CPUSS.trigg.INPUT.DW0_TR_IN.56.signal:CPUSS_DW0_TR_IN_56
CPUSS.trigg.INPUT.DW0_TR_IN.57.signal:CPUSS_DW0_TR_IN_57
CPUSS.trigg.INPUT.DW0_TR_IN.58.signal:CPUSS_DW0_TR_IN_58
CPUSS.trigg.INPUT.DW0_TR_IN.59.signal:CPUSS_DW0_TR_IN_59
CPUSS.trigg.INPUT.DW0_TR_IN.60.signal:CPUSS_DW0_TR_IN_60
CPUSS.trigg.INPUT.DW0_TR_IN.61.signal:CPUSS_DW0_TR_IN_61
CPUSS.trigg.INPUT.DW0_TR_IN.62.signal:CPUSS_DW0_TR_IN_62
CPUSS.trigg.INPUT.DW0_TR_IN.63.signal:CPUSS_DW0_TR_IN_63
CPUSS.trigg.INPUT.DW0_TR_IN.64.signal:CPUSS_DW0_TR_IN_64
CPUSS.trigg.INPUT.DW0_TR_IN.65.signal:CPUSS_DW0_TR_IN_65
CPUSS.trigg.INPUT.DW0_TR_IN.66.signal:CPUSS_DW0_TR_IN_66
CPUSS.trigg.INPUT.DW0_TR_IN.67.signal:CPUSS_DW0_TR_IN_67
CPUSS.trigg.INPUT.DW0_TR_IN.68.signal:CPUSS_DW0_TR_IN_68
CPUSS.trigg.INPUT.DW0_TR_IN.69.signal:CPUSS_DW0_TR_IN_69
CPUSS.trigg.INPUT.DW0_TR_IN.70.signal:CPUSS_DW0_TR_IN_70
CPUSS.trigg.INPUT.DW0_TR_IN.71.signal:CPUSS_DW0_TR_IN_71
CPUSS.trigg.INPUT.DW0_TR_IN.72.signal:CPUSS_DW0_TR_IN_72
CPUSS.trigg.INPUT.DW0_TR_IN.73.signal:CPUSS_DW0_TR_IN_73
CPUSS.trigg.INPUT.DW0_TR_IN.74.signal:CPUSS_DW0_TR_IN_74
CPUSS.trigg.INPUT.DW0_TR_IN.75.signal:CPUSS_DW0_TR_IN_75
CPUSS.trigg.INPUT.DW0_TR_IN.76.signal:CPUSS_DW0_TR_IN_76
CPUSS.trigg.INPUT.DW0_TR_IN.77.signal:CPUSS_DW0_TR_IN_77
CPUSS.trigg.INPUT.DW0_TR_IN.78.signal:CPUSS_DW0_TR_IN_78
CPUSS.trigg.INPUT.DW0_TR_IN.79.signal:CPUSS_DW0_TR_IN_79
CPUSS.trigg.INPUT.DW0_TR_IN.80.signal:CPUSS_DW0_TR_IN_80
CPUSS.trigg.INPUT.DW0_TR_IN.81.signal:CPUSS_DW0_TR_IN_81
CPUSS.trigg.INPUT.DW0_TR_IN.82.signal:CPUSS_DW0_TR_IN_82
CPUSS.trigg.INPUT.DW0_TR_IN.83.signal:CPUSS_DW0_TR_IN_83
CPUSS.trigg.INPUT.DW0_TR_IN.84.signal:CPUSS_DW0_TR_IN_84
CPUSS.trigg.INPUT.DW0_TR_IN.85.signal:CPUSS_DW0_TR_IN_85
CPUSS.trigg.INPUT.DW0_TR_IN.86.signal:CPUSS_DW0_TR_IN_86
CPUSS.trigg.INPUT.DW0_TR_IN.87.signal:CPUSS_DW0_TR_IN_87
CPUSS.trigg.INPUT.DW0_TR_IN.88.signal:CPUSS_DW0_TR_IN_88
CPUSS.trigg.INPUT.DW0_TR_IN.89.signal:CPUSS_DW0_TR_IN_89
CPUSS.trigg.INPUT.DW0_TR_IN.90.signal:CPUSS_DW0_TR_IN_90
CPUSS.trigg.INPUT.DW0_TR_IN.91.signal:CPUSS_DW0_TR_IN_91
CPUSS.trigg.INPUT.DW1_TR_IN.0.signal:CPUSS_DW1_TR_IN_0
CPUSS.trigg.INPUT.DW1_TR_IN.1.signal:CPUSS_DW1_TR_IN_1
CPUSS.trigg.INPUT.DW1_TR_IN.2.signal:CPUSS_DW1_TR_IN_2
CPUSS.trigg.INPUT.DW1_TR_IN.3.signal:CPUSS_DW1_TR_IN_3
CPUSS.trigg.INPUT.DW1_TR_IN.4.signal:CPUSS_DW1_TR_IN_4
CPUSS.trigg.INPUT.DW1_TR_IN.5.signal:CPUSS_DW1_TR_IN_5
CPUSS.trigg.INPUT.DW1_TR_IN.6.signal:CPUSS_DW1_TR_IN_6
CPUSS.trigg.INPUT.DW1_TR_IN.7.signal:CPUSS_DW1_TR_IN_7
CPUSS.trigg.INPUT.DW1_TR_IN.8.signal:CPUSS_DW1_TR_IN_8
CPUSS.trigg.INPUT.DW1_TR_IN.9.signal:CPUSS_DW1_TR_IN_9
CPUSS.trigg.INPUT.DW1_TR_IN.10.signal:CPUSS_DW1_TR_IN_10
CPUSS.trigg.INPUT.DW1_TR_IN.11.signal:CPUSS_DW1_TR_IN_11
CPUSS.trigg.INPUT.DW1_TR_IN.12.signal:CPUSS_DW1_TR_IN_12
CPUSS.trigg.INPUT.DW1_TR_IN.13.signal:CPUSS_DW1_TR_IN_13
CPUSS.trigg.INPUT.DW1_TR_IN.14.signal:CPUSS_DW1_TR_IN_14
CPUSS.trigg.INPUT.DW1_TR_IN.15.signal:CPUSS_DW1_TR_IN_15
CPUSS.trigg.INPUT.DW1_TR_IN.16.signal:CPUSS_DW1_TR_IN_16
CPUSS.trigg.INPUT.DW1_TR_IN.17.signal:CPUSS_DW1_TR_IN_17
CPUSS.trigg.INPUT.DW1_TR_IN.18.signal:CPUSS_DW1_TR_IN_18
CPUSS.trigg.INPUT.DW1_TR_IN.19.signal:CPUSS_DW1_TR_IN_19
CPUSS.trigg.INPUT.DW1_TR_IN.20.signal:CPUSS_DW1_TR_IN_20
CPUSS.trigg.INPUT.DW1_TR_IN.21.signal:CPUSS_DW1_TR_IN_21
CPUSS.trigg.INPUT.DW1_TR_IN.22.signal:CPUSS_DW1_TR_IN_22
CPUSS.trigg.INPUT.DW1_TR_IN.23.signal:CPUSS_DW1_TR_IN_23
CPUSS.trigg.INPUT.DW1_TR_IN.24.signal:CPUSS_DW1_TR_IN_24
CPUSS.trigg.INPUT.DW1_TR_IN.25.signal:CPUSS_DW1_TR_IN_25
CPUSS.trigg.INPUT.DW1_TR_IN.26.signal:CPUSS_DW1_TR_IN_26
CPUSS.trigg.INPUT.DW1_TR_IN.27.signal:CPUSS_DW1_TR_IN_27
CPUSS.trigg.INPUT.DW1_TR_IN.28.signal:CPUSS_DW1_TR_IN_28
CPUSS.trigg.INPUT.DW1_TR_IN.29.signal:CPUSS_DW1_TR_IN_29
CPUSS.trigg.INPUT.DW1_TR_IN.30.signal:CPUSS_DW1_TR_IN_30
CPUSS.trigg.INPUT.DW1_TR_IN.31.signal:CPUSS_DW1_TR_IN_31
CPUSS.trigg.INPUT.DW1_TR_IN.32.signal:CPUSS_DW1_TR_IN_32
CPUSS.trigg.INPUT.DW1_TR_IN.33.signal:CPUSS_DW1_TR_IN_33
CPUSS.trigg.INPUT.DW1_TR_IN.34.signal:CPUSS_DW1_TR_IN_34
CPUSS.trigg.INPUT.DW1_TR_IN.35.signal:CPUSS_DW1_TR_IN_35
CPUSS.trigg.INPUT.DW1_TR_IN.36.signal:CPUSS_DW1_TR_IN_36
CPUSS.trigg.INPUT.DW1_TR_IN.37.signal:CPUSS_DW1_TR_IN_37
CPUSS.trigg.INPUT.DW1_TR_IN.38.signal:CPUSS_DW1_TR_IN_38
CPUSS.trigg.INPUT.DW1_TR_IN.39.signal:CPUSS_DW1_TR_IN_39
CPUSS.trigg.INPUT.DW1_TR_IN.40.signal:CPUSS_DW1_TR_IN_40
CPUSS.trigg.INPUT.DW1_TR_IN.41.signal:CPUSS_DW1_TR_IN_41
CPUSS.trigg.INPUT.DW1_TR_IN.42.signal:CPUSS_DW1_TR_IN_42
CPUSS.trigg.INPUT.DW1_TR_IN.43.signal:CPUSS_DW1_TR_IN_43
CPUSS.trigg.OUTPUT.CTI_TR_OUT.0.signal:CPUSS_CTI_TR_OUT_0
CPUSS.trigg.OUTPUT.CTI_TR_OUT.1.signal:CPUSS_CTI_TR_OUT_1
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.0.signal:CPUSS_DMAC_TR_OUT_0
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.1.signal:CPUSS_DMAC_TR_OUT_1
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.2.signal:CPUSS_DMAC_TR_OUT_2
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.3.signal:CPUSS_DMAC_TR_OUT_3
CPUSS.trigg.OUTPUT.DW0_TR_OUT.0.signal:CPUSS_DW0_TR_OUT_0
CPUSS.trigg.OUTPUT.DW0_TR_OUT.1.signal:CPUSS_DW0_TR_OUT_1
CPUSS.trigg.OUTPUT.DW0_TR_OUT.2.signal:CPUSS_DW0_TR_OUT_2
CPUSS.trigg.OUTPUT.DW0_TR_OUT.3.signal:CPUSS_DW0_TR_OUT_3
CPUSS.trigg.OUTPUT.DW0_TR_OUT.4.signal:CPUSS_DW0_TR_OUT_4
CPUSS.trigg.OUTPUT.DW0_TR_OUT.5.signal:CPUSS_DW0_TR_OUT_5
CPUSS.trigg.OUTPUT.DW0_TR_OUT.6.signal:CPUSS_DW0_TR_OUT_6
CPUSS.trigg.OUTPUT.DW0_TR_OUT.7.signal:CPUSS_DW0_TR_OUT_7
CPUSS.trigg.OUTPUT.DW0_TR_OUT.8.signal:CPUSS_DW0_TR_OUT_8
CPUSS.trigg.OUTPUT.DW0_TR_OUT.9.signal:CPUSS_DW0_TR_OUT_9
CPUSS.trigg.OUTPUT.DW0_TR_OUT.10.signal:CPUSS_DW0_TR_OUT_10
CPUSS.trigg.OUTPUT.DW0_TR_OUT.11.signal:CPUSS_DW0_TR_OUT_11
CPUSS.trigg.OUTPUT.DW0_TR_OUT.12.signal:CPUSS_DW0_TR_OUT_12
CPUSS.trigg.OUTPUT.DW0_TR_OUT.13.signal:CPUSS_DW0_TR_OUT_13
CPUSS.trigg.OUTPUT.DW0_TR_OUT.14.signal:CPUSS_DW0_TR_OUT_14
CPUSS.trigg.OUTPUT.DW0_TR_OUT.15.signal:CPUSS_DW0_TR_OUT_15
CPUSS.trigg.OUTPUT.DW0_TR_OUT.16.signal:CPUSS_DW0_TR_OUT_16
CPUSS.trigg.OUTPUT.DW0_TR_OUT.17.signal:CPUSS_DW0_TR_OUT_17
CPUSS.trigg.OUTPUT.DW0_TR_OUT.18.signal:CPUSS_DW0_TR_OUT_18
CPUSS.trigg.OUTPUT.DW0_TR_OUT.19.signal:CPUSS_DW0_TR_OUT_19
CPUSS.trigg.OUTPUT.DW0_TR_OUT.20.signal:CPUSS_DW0_TR_OUT_20
CPUSS.trigg.OUTPUT.DW0_TR_OUT.21.signal:CPUSS_DW0_TR_OUT_21
CPUSS.trigg.OUTPUT.DW0_TR_OUT.22.signal:CPUSS_DW0_TR_OUT_22
CPUSS.trigg.OUTPUT.DW0_TR_OUT.23.signal:CPUSS_DW0_TR_OUT_23
CPUSS.trigg.OUTPUT.DW0_TR_OUT.24.signal:CPUSS_DW0_TR_OUT_24
CPUSS.trigg.OUTPUT.DW0_TR_OUT.25.signal:CPUSS_DW0_TR_OUT_25
CPUSS.trigg.OUTPUT.DW0_TR_OUT.26.signal:CPUSS_DW0_TR_OUT_26
CPUSS.trigg.OUTPUT.DW0_TR_OUT.27.signal:CPUSS_DW0_TR_OUT_27
CPUSS.trigg.OUTPUT.DW0_TR_OUT.28.signal:CPUSS_DW0_TR_OUT_28
CPUSS.trigg.OUTPUT.DW0_TR_OUT.29.signal:CPUSS_DW0_TR_OUT_29
CPUSS.trigg.OUTPUT.DW0_TR_OUT.30.signal:CPUSS_DW0_TR_OUT_30
CPUSS.trigg.OUTPUT.DW0_TR_OUT.31.signal:CPUSS_DW0_TR_OUT_31
CPUSS.trigg.OUTPUT.DW0_TR_OUT.32.signal:CPUSS_DW0_TR_OUT_32
CPUSS.trigg.OUTPUT.DW0_TR_OUT.33.signal:CPUSS_DW0_TR_OUT_33
CPUSS.trigg.OUTPUT.DW0_TR_OUT.34.signal:CPUSS_DW0_TR_OUT_34
CPUSS.trigg.OUTPUT.DW0_TR_OUT.35.signal:CPUSS_DW0_TR_OUT_35
CPUSS.trigg.OUTPUT.DW0_TR_OUT.36.signal:CPUSS_DW0_TR_OUT_36
CPUSS.trigg.OUTPUT.DW0_TR_OUT.37.signal:CPUSS_DW0_TR_OUT_37
CPUSS.trigg.OUTPUT.DW0_TR_OUT.38.signal:CPUSS_DW0_TR_OUT_38
CPUSS.trigg.OUTPUT.DW0_TR_OUT.39.signal:CPUSS_DW0_TR_OUT_39
CPUSS.trigg.OUTPUT.DW0_TR_OUT.40.signal:CPUSS_DW0_TR_OUT_40
CPUSS.trigg.OUTPUT.DW0_TR_OUT.41.signal:CPUSS_DW0_TR_OUT_41
CPUSS.trigg.OUTPUT.DW0_TR_OUT.42.signal:CPUSS_DW0_TR_OUT_42
CPUSS.trigg.OUTPUT.DW0_TR_OUT.43.signal:CPUSS_DW0_TR_OUT_43
CPUSS.trigg.OUTPUT.DW0_TR_OUT.44.signal:CPUSS_DW0_TR_OUT_44
CPUSS.trigg.OUTPUT.DW0_TR_OUT.45.signal:CPUSS_DW0_TR_OUT_45
CPUSS.trigg.OUTPUT.DW0_TR_OUT.46.signal:CPUSS_DW0_TR_OUT_46
CPUSS.trigg.OUTPUT.DW0_TR_OUT.47.signal:CPUSS_DW0_TR_OUT_47
CPUSS.trigg.OUTPUT.DW0_TR_OUT.48.signal:CPUSS_DW0_TR_OUT_48
CPUSS.trigg.OUTPUT.DW0_TR_OUT.49.signal:CPUSS_DW0_TR_OUT_49
CPUSS.trigg.OUTPUT.DW0_TR_OUT.50.signal:CPUSS_DW0_TR_OUT_50
CPUSS.trigg.OUTPUT.DW0_TR_OUT.51.signal:CPUSS_DW0_TR_OUT_51
CPUSS.trigg.OUTPUT.DW0_TR_OUT.52.signal:CPUSS_DW0_TR_OUT_52
CPUSS.trigg.OUTPUT.DW0_TR_OUT.53.signal:CPUSS_DW0_TR_OUT_53
CPUSS.trigg.OUTPUT.DW0_TR_OUT.54.signal:CPUSS_DW0_TR_OUT_54
CPUSS.trigg.OUTPUT.DW0_TR_OUT.55.signal:CPUSS_DW0_TR_OUT_55
CPUSS.trigg.OUTPUT.DW0_TR_OUT.56.signal:CPUSS_DW0_TR_OUT_56
CPUSS.trigg.OUTPUT.DW0_TR_OUT.57.signal:CPUSS_DW0_TR_OUT_57
CPUSS.trigg.OUTPUT.DW0_TR_OUT.58.signal:CPUSS_DW0_TR_OUT_58
CPUSS.trigg.OUTPUT.DW0_TR_OUT.59.signal:CPUSS_DW0_TR_OUT_59
CPUSS.trigg.OUTPUT.DW0_TR_OUT.60.signal:CPUSS_DW0_TR_OUT_60
CPUSS.trigg.OUTPUT.DW0_TR_OUT.61.signal:CPUSS_DW0_TR_OUT_61
CPUSS.trigg.OUTPUT.DW0_TR_OUT.62.signal:CPUSS_DW0_TR_OUT_62
CPUSS.trigg.OUTPUT.DW0_TR_OUT.63.signal:CPUSS_DW0_TR_OUT_63
CPUSS.trigg.OUTPUT.DW0_TR_OUT.64.signal:CPUSS_DW0_TR_OUT_64
CPUSS.trigg.OUTPUT.DW0_TR_OUT.65.signal:CPUSS_DW0_TR_OUT_65
CPUSS.trigg.OUTPUT.DW0_TR_OUT.66.signal:CPUSS_DW0_TR_OUT_66
CPUSS.trigg.OUTPUT.DW0_TR_OUT.67.signal:CPUSS_DW0_TR_OUT_67
CPUSS.trigg.OUTPUT.DW0_TR_OUT.68.signal:CPUSS_DW0_TR_OUT_68
CPUSS.trigg.OUTPUT.DW0_TR_OUT.69.signal:CPUSS_DW0_TR_OUT_69
CPUSS.trigg.OUTPUT.DW0_TR_OUT.70.signal:CPUSS_DW0_TR_OUT_70
CPUSS.trigg.OUTPUT.DW0_TR_OUT.71.signal:CPUSS_DW0_TR_OUT_71
CPUSS.trigg.OUTPUT.DW0_TR_OUT.72.signal:CPUSS_DW0_TR_OUT_72
CPUSS.trigg.OUTPUT.DW0_TR_OUT.73.signal:CPUSS_DW0_TR_OUT_73
CPUSS.trigg.OUTPUT.DW0_TR_OUT.74.signal:CPUSS_DW0_TR_OUT_74
CPUSS.trigg.OUTPUT.DW0_TR_OUT.75.signal:CPUSS_DW0_TR_OUT_75
CPUSS.trigg.OUTPUT.DW0_TR_OUT.76.signal:CPUSS_DW0_TR_OUT_76
CPUSS.trigg.OUTPUT.DW0_TR_OUT.77.signal:CPUSS_DW0_TR_OUT_77
CPUSS.trigg.OUTPUT.DW0_TR_OUT.78.signal:CPUSS_DW0_TR_OUT_78
CPUSS.trigg.OUTPUT.DW0_TR_OUT.79.signal:CPUSS_DW0_TR_OUT_79
CPUSS.trigg.OUTPUT.DW0_TR_OUT.80.signal:CPUSS_DW0_TR_OUT_80
CPUSS.trigg.OUTPUT.DW0_TR_OUT.81.signal:CPUSS_DW0_TR_OUT_81
CPUSS.trigg.OUTPUT.DW0_TR_OUT.82.signal:CPUSS_DW0_TR_OUT_82
CPUSS.trigg.OUTPUT.DW0_TR_OUT.83.signal:CPUSS_DW0_TR_OUT_83
CPUSS.trigg.OUTPUT.DW0_TR_OUT.84.signal:CPUSS_DW0_TR_OUT_84
CPUSS.trigg.OUTPUT.DW0_TR_OUT.85.signal:CPUSS_DW0_TR_OUT_85
CPUSS.trigg.OUTPUT.DW0_TR_OUT.86.signal:CPUSS_DW0_TR_OUT_86
CPUSS.trigg.OUTPUT.DW0_TR_OUT.87.signal:CPUSS_DW0_TR_OUT_87
CPUSS.trigg.OUTPUT.DW0_TR_OUT.88.signal:CPUSS_DW0_TR_OUT_88
CPUSS.trigg.OUTPUT.DW0_TR_OUT.89.signal:CPUSS_DW0_TR_OUT_89
CPUSS.trigg.OUTPUT.DW0_TR_OUT.90.signal:CPUSS_DW0_TR_OUT_90
CPUSS.trigg.OUTPUT.DW0_TR_OUT.91.signal:CPUSS_DW0_TR_OUT_91
CPUSS.trigg.OUTPUT.DW1_TR_OUT.0.signal:CPUSS_DW1_TR_OUT_0
CPUSS.trigg.OUTPUT.DW1_TR_OUT.1.signal:CPUSS_DW1_TR_OUT_1
CPUSS.trigg.OUTPUT.DW1_TR_OUT.2.signal:CPUSS_DW1_TR_OUT_2
CPUSS.trigg.OUTPUT.DW1_TR_OUT.3.signal:CPUSS_DW1_TR_OUT_3
CPUSS.trigg.OUTPUT.DW1_TR_OUT.4.signal:CPUSS_DW1_TR_OUT_4
CPUSS.trigg.OUTPUT.DW1_TR_OUT.5.signal:CPUSS_DW1_TR_OUT_5
CPUSS.trigg.OUTPUT.DW1_TR_OUT.6.signal:CPUSS_DW1_TR_OUT_6
CPUSS.trigg.OUTPUT.DW1_TR_OUT.7.signal:CPUSS_DW1_TR_OUT_7
CPUSS.trigg.OUTPUT.DW1_TR_OUT.8.signal:CPUSS_DW1_TR_OUT_8
CPUSS.trigg.OUTPUT.DW1_TR_OUT.9.signal:CPUSS_DW1_TR_OUT_9
CPUSS.trigg.OUTPUT.DW1_TR_OUT.10.signal:CPUSS_DW1_TR_OUT_10
CPUSS.trigg.OUTPUT.DW1_TR_OUT.11.signal:CPUSS_DW1_TR_OUT_11
CPUSS.trigg.OUTPUT.DW1_TR_OUT.12.signal:CPUSS_DW1_TR_OUT_12
CPUSS.trigg.OUTPUT.DW1_TR_OUT.13.signal:CPUSS_DW1_TR_OUT_13
CPUSS.trigg.OUTPUT.DW1_TR_OUT.14.signal:CPUSS_DW1_TR_OUT_14
CPUSS.trigg.OUTPUT.DW1_TR_OUT.15.signal:CPUSS_DW1_TR_OUT_15
CPUSS.trigg.OUTPUT.DW1_TR_OUT.16.signal:CPUSS_DW1_TR_OUT_16
CPUSS.trigg.OUTPUT.DW1_TR_OUT.17.signal:CPUSS_DW1_TR_OUT_17
CPUSS.trigg.OUTPUT.DW1_TR_OUT.18.signal:CPUSS_DW1_TR_OUT_18
CPUSS.trigg.OUTPUT.DW1_TR_OUT.19.signal:CPUSS_DW1_TR_OUT_19
CPUSS.trigg.OUTPUT.DW1_TR_OUT.20.signal:CPUSS_DW1_TR_OUT_20
CPUSS.trigg.OUTPUT.DW1_TR_OUT.21.signal:CPUSS_DW1_TR_OUT_21
CPUSS.trigg.OUTPUT.DW1_TR_OUT.22.signal:CPUSS_DW1_TR_OUT_22
CPUSS.trigg.OUTPUT.DW1_TR_OUT.23.signal:CPUSS_DW1_TR_OUT_23
CPUSS.trigg.OUTPUT.DW1_TR_OUT.24.signal:CPUSS_DW1_TR_OUT_24
CPUSS.trigg.OUTPUT.DW1_TR_OUT.25.signal:CPUSS_DW1_TR_OUT_25
CPUSS.trigg.OUTPUT.DW1_TR_OUT.26.signal:CPUSS_DW1_TR_OUT_26
CPUSS.trigg.OUTPUT.DW1_TR_OUT.27.signal:CPUSS_DW1_TR_OUT_27
CPUSS.trigg.OUTPUT.DW1_TR_OUT.28.signal:CPUSS_DW1_TR_OUT_28
CPUSS.trigg.OUTPUT.DW1_TR_OUT.29.signal:CPUSS_DW1_TR_OUT_29
CPUSS.trigg.OUTPUT.DW1_TR_OUT.30.signal:CPUSS_DW1_TR_OUT_30
CPUSS.trigg.OUTPUT.DW1_TR_OUT.31.signal:CPUSS_DW1_TR_OUT_31
CPUSS.trigg.OUTPUT.DW1_TR_OUT.32.signal:CPUSS_DW1_TR_OUT_32
CPUSS.trigg.OUTPUT.DW1_TR_OUT.33.signal:CPUSS_DW1_TR_OUT_33
CPUSS.trigg.OUTPUT.DW1_TR_OUT.34.signal:CPUSS_DW1_TR_OUT_34
CPUSS.trigg.OUTPUT.DW1_TR_OUT.35.signal:CPUSS_DW1_TR_OUT_35
CPUSS.trigg.OUTPUT.DW1_TR_OUT.36.signal:CPUSS_DW1_TR_OUT_36
CPUSS.trigg.OUTPUT.DW1_TR_OUT.37.signal:CPUSS_DW1_TR_OUT_37
CPUSS.trigg.OUTPUT.DW1_TR_OUT.38.signal:CPUSS_DW1_TR_OUT_38
CPUSS.trigg.OUTPUT.DW1_TR_OUT.39.signal:CPUSS_DW1_TR_OUT_39
CPUSS.trigg.OUTPUT.DW1_TR_OUT.40.signal:CPUSS_DW1_TR_OUT_40
CPUSS.trigg.OUTPUT.DW1_TR_OUT.41.signal:CPUSS_DW1_TR_OUT_41
CPUSS.trigg.OUTPUT.DW1_TR_OUT.42.signal:CPUSS_DW1_TR_OUT_42
CPUSS.trigg.OUTPUT.DW1_TR_OUT.43.signal:CPUSS_DW1_TR_OUT_43
CPUSS.trigg.OUTPUT.TR_FAULT.0.signal:CPUSS_TR_FAULT_0
CPUSS.trigg.OUTPUT.TR_FAULT.1.signal:CPUSS_TR_FAULT_1
CPUSS.trigg.OUTPUT.TR_FAULT.2.signal:CPUSS_TR_FAULT_2
CPUSS.trigg.OUTPUT.TR_FAULT.3.signal:CPUSS_TR_FAULT_3
CPUSS.trigg.OUTPUT.ZERO.signal:CPUSS_ZERO
CPUSS.trigg.TO.CANFD.0.TR_DBG_DMA_ACK.signals:CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_25
CPUSS.trigg.TO.CANFD.0.TR_EVT_SWT_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CANFD.1.TR_DBG_DMA_ACK.signals:CPUSS_DW1_TR_OUT_24,CPUSS_DW1_TR_OUT_27,CPUSS_DW1_TR_OUT_30,CPUSS_DW1_TR_OUT_33
CPUSS.trigg.TO.CANFD.1.TR_EVT_SWT_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.CTI_TR_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.DMAC_TR_IN.signals:CPUSS_DMAC_TR_OUT_0,CPUSS_DMAC_TR_OUT_1,CPUSS_DMAC_TR_OUT_2,CPUSS_DMAC_TR_OUT_3,CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.DW0_TR_IN.signals:CPUSS_CTI_TR_OUT_0,CPUSS_CTI_TR_OUT_1,CPUSS_DMAC_TR_OUT_0,CPUSS_DMAC_TR_OUT_1,CPUSS_DMAC_TR_OUT_2,CPUSS_DMAC_TR_OUT_3,CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_TR_FAULT_0,CPUSS_TR_FAULT_1,CPUSS_TR_FAULT_2,CPUSS_TR_FAULT_3,CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.DW1_TR_IN.signals:CPUSS_CTI_TR_OUT_0,CPUSS_CTI_TR_OUT_1,CPUSS_DMAC_TR_OUT_0,CPUSS_DMAC_TR_OUT_1,CPUSS_DMAC_TR_OUT_2,CPUSS_DMAC_TR_OUT_3,CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_TR_FAULT_0,CPUSS_TR_FAULT_1,CPUSS_TR_FAULT_2,CPUSS_TR_FAULT_3,CPUSS_ZERO
CPUSS.trigg.TO.PASS.0.TR_DEBUG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:CPUSS_CTI_TR_OUT_0,CPUSS_CTI_TR_OUT_1,CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_TR_FAULT_0,CPUSS_TR_FAULT_1,CPUSS_TR_FAULT_2,CPUSS_TR_FAULT_3,CPUSS_ZERO
CPUSS.trigg.TO.PERI.TR_DBG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.PERI.TR_IO_OUTPUT.signals:CPUSS_ZERO
CPUSS.trigg.TO.SRSS.TR_DEBUG_FREEZE_MCWDT.signals:CPUSS_ZERO
CPUSS.trigg.TO.SRSS.TR_DEBUG_FREEZE_WDT.signals:CPUSS_ZERO
CPUSS.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:CPUSS_CTI_TR_OUT_0,CPUSS_CTI_TR_OUT_1,CPUSS_DMAC_TR_OUT_0,CPUSS_DMAC_TR_OUT_1,CPUSS_DMAC_TR_OUT_2,CPUSS_DMAC_TR_OUT_3,CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_TR_FAULT_0,CPUSS_TR_FAULT_1,CPUSS_TR_FAULT_2,CPUSS_TR_FAULT_3,CPUSS_ZERO
CPUSS.trigg.TO.TCPWM.0.TR_DEBUG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.TR_GROUP.8.INPUT.signals:CPUSS_CTI_TR_OUT_0,CPUSS_CTI_TR_OUT_1,CPUSS_DMAC_TR_OUT_0,CPUSS_DMAC_TR_OUT_1,CPUSS_DMAC_TR_OUT_2,CPUSS_DMAC_TR_OUT_3,CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_17,CPUSS_DW0_TR_OUT_18,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_20,CPUSS_DW0_TR_OUT_21,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_23,CPUSS_DW0_TR_OUT_24,CPUSS_DW0_TR_OUT_25,CPUSS_DW0_TR_OUT_26,CPUSS_DW0_TR_OUT_27,CPUSS_DW0_TR_OUT_28,CPUSS_DW0_TR_OUT_29,CPUSS_DW0_TR_OUT_30,CPUSS_DW0_TR_OUT_31,CPUSS_DW0_TR_OUT_32,CPUSS_DW0_TR_OUT_33,CPUSS_DW0_TR_OUT_34,CPUSS_DW0_TR_OUT_35,CPUSS_DW0_TR_OUT_36,CPUSS_DW0_TR_OUT_37,CPUSS_DW0_TR_OUT_38,CPUSS_DW0_TR_OUT_39,CPUSS_DW0_TR_OUT_40,CPUSS_DW0_TR_OUT_41,CPUSS_DW0_TR_OUT_42,CPUSS_DW0_TR_OUT_43,CPUSS_DW0_TR_OUT_44,CPUSS_DW0_TR_OUT_45,CPUSS_DW0_TR_OUT_46,CPUSS_DW0_TR_OUT_47,CPUSS_DW0_TR_OUT_48,CPUSS_DW0_TR_OUT_49,CPUSS_DW0_TR_OUT_50,CPUSS_DW0_TR_OUT_51,CPUSS_DW0_TR_OUT_52,CPUSS_DW0_TR_OUT_53,CPUSS_DW0_TR_OUT_54,CPUSS_DW0_TR_OUT_55,CPUSS_DW0_TR_OUT_56,CPUSS_DW0_TR_OUT_57,CPUSS_DW0_TR_OUT_58,CPUSS_DW0_TR_OUT_59,CPUSS_DW0_TR_OUT_60,CPUSS_DW0_TR_OUT_61,CPUSS_DW0_TR_OUT_62,CPUSS_DW0_TR_OUT_63,CPUSS_DW0_TR_OUT_64,CPUSS_DW0_TR_OUT_65,CPUSS_DW0_TR_OUT_66,CPUSS_DW0_TR_OUT_67,CPUSS_DW0_TR_OUT_68,CPUSS_DW0_TR_OUT_69,CPUSS_DW0_TR_OUT_70,CPUSS_DW0_TR_OUT_71,CPUSS_DW0_TR_OUT_72,CPUSS_DW0_TR_OUT_73,CPUSS_DW0_TR_OUT_74,CPUSS_DW0_TR_OUT_75,CPUSS_DW0_TR_OUT_76,CPUSS_DW0_TR_OUT_77,CPUSS_DW0_TR_OUT_78,CPUSS_DW0_TR_OUT_79,CPUSS_DW0_TR_OUT_80,CPUSS_DW0_TR_OUT_81,CPUSS_DW0_TR_OUT_82,CPUSS_DW0_TR_OUT_83,CPUSS_DW0_TR_OUT_84,CPUSS_DW0_TR_OUT_85,CPUSS_DW0_TR_OUT_86,CPUSS_DW0_TR_OUT_87,CPUSS_DW0_TR_OUT_88,CPUSS_DW0_TR_OUT_89,CPUSS_DW0_TR_OUT_90,CPUSS_DW0_TR_OUT_91,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_DW1_TR_OUT_8,CPUSS_DW1_TR_OUT_9,CPUSS_DW1_TR_OUT_10,CPUSS_DW1_TR_OUT_11,CPUSS_DW1_TR_OUT_12,CPUSS_DW1_TR_OUT_13,CPUSS_DW1_TR_OUT_14,CPUSS_DW1_TR_OUT_15,CPUSS_DW1_TR_OUT_16,CPUSS_DW1_TR_OUT_17,CPUSS_DW1_TR_OUT_18,CPUSS_DW1_TR_OUT_19,CPUSS_DW1_TR_OUT_20,CPUSS_DW1_TR_OUT_21,CPUSS_DW1_TR_OUT_22,CPUSS_DW1_TR_OUT_23,CPUSS_DW1_TR_OUT_24,CPUSS_DW1_TR_OUT_25,CPUSS_DW1_TR_OUT_26,CPUSS_DW1_TR_OUT_27,CPUSS_DW1_TR_OUT_28,CPUSS_DW1_TR_OUT_29,CPUSS_DW1_TR_OUT_30,CPUSS_DW1_TR_OUT_31,CPUSS_DW1_TR_OUT_32,CPUSS_DW1_TR_OUT_33,CPUSS_DW1_TR_OUT_34,CPUSS_DW1_TR_OUT_35,CPUSS_DW1_TR_OUT_36,CPUSS_DW1_TR_OUT_37,CPUSS_DW1_TR_OUT_38,CPUSS_DW1_TR_OUT_39,CPUSS_DW1_TR_OUT_40,CPUSS_DW1_TR_OUT_41,CPUSS_DW1_TR_OUT_42,CPUSS_DW1_TR_OUT_43,CPUSS_TR_FAULT_0,CPUSS_TR_FAULT_1,CPUSS_TR_FAULT_2,CPUSS_TR_FAULT_3,CPUSS_ZERO
CPUSS.CH.SW_TR_PRESENT:1
CPUSS.CH_STRUCT.SW_TR_PRESENT:1
CPUSS.CHIP_TOP.CAL_SUP_NZ_PRESENT:1
CPUSS.CHIP_TOP.PROFILER_PRESENT:0
CPUSS.CHIP_TOP.TRACE_PRESENT:1
CPUSS.CLOCK_TRACE_IN:PCLK_CPUSS_CLOCK_TRACE_IN
CPUSS.CM4_FPU_PRESENT:1
CPUSS.CM4_LVL_WIDTH:3
CPUSS.CPUSS_DW.DW_NR.instances:0,1
CPUSS.CPUSS_DW.DW_NR.0.DW.CH_NR:92
CPUSS.CPUSS_DW.DW_NR.0.DW.CH_NR_WIDTH:7
CPUSS.CPUSS_DW.DW_NR.1.DW.CH_NR:44
CPUSS.CPUSS_DW.DW_NR.1.DW.CH_NR_WIDTH:6
CPUSS.CRYPTO.AES:1
CPUSS.CRYPTO.BUFF_SIZE:2048
CPUSS.CRYPTO.CHACHA:1
CPUSS.CRYPTO.CRC:1
CPUSS.CRYPTO.DES:1
CPUSS.CRYPTO.ECC_ADDR_PRESENT:1
CPUSS.CRYPTO.ECC_PRESENT:1
CPUSS.CRYPTO.GCM:1
CPUSS.CRYPTO.PR:1
CPUSS.CRYPTO.SHA1:1
CPUSS.CRYPTO.SHA2:1
CPUSS.CRYPTO.SHA3:1
CPUSS.CRYPTO.TR:1
CPUSS.CRYPTO.VU:1
CPUSS.CRYPTO_PRESENT:1
CPUSS.DdcName:m4cpuss_ver2
CPUSS.DEBUG_LVL:3
CPUSS.DMAC.CH_NR:4
CPUSS.DMAC_CH_NR:4
CPUSS.DMAC_PRESENT:1
CPUSS.DW.ECC_PRESENT:1
CPUSS.DW.NR:2
CPUSS.DW_ECC_ADDR_PRESENT:1
CPUSS.DW_ECC_PRESENT:1
CPUSS.DW0_CH_NR:92
CPUSS.DW0_PRESENT:1
CPUSS.DW1_CH_NR:44
CPUSS.DW1_PRESENT:1
CPUSS.ECC_PRESENT:1
CPUSS.ETB_PRESENT:1
CPUSS.ETB_SRAM_SIZE:8
CPUSS.FAMILYID:260
CPUSS.FAST_SL_PRESENT:0
CPUSS.FAULT.FAULT_NR:4
CPUSS.FLASH_SIZE:2048
CPUSS.FLASHC.FLASHC_BIST_DATA_NR:8
CPUSS.FLASHC.FLASHC_IS_ECT:1
CPUSS.FLASHC.FLASHC_IS_SONOS:0
CPUSS.FLASHC.PA_SIZE:128
CPUSS.FLASHC_ECT:1
CPUSS.FLASHC_FLASH_ECC_PRESENT:1
CPUSS.FLASHC_MAIN_DATA_WIDTH:32
CPUSS.FLASHC_RAM_ECC_PRESENT:1
CPUSS.FLASHC_SONOS_MAIN_ROWS:0
CPUSS.FLASHC_SONOS_MAIN_SECTORS:0
CPUSS.FLASHC_SONOS_MAIN_WORDS:0
CPUSS.FLASHC_SONOS_RWW:0
CPUSS.FLASHC_SONOS_SPL_ROWS:0
CPUSS.FLASHC_SONOS_SPL_SECTORS:0
CPUSS.IPC.IPC_IRQ_NR:8
CPUSS.IPC.IPC_NR:8
CPUSS.JEPCONTINUATION:0
CPUSS.JEPID:52
CPUSS.MBIST_MMIO_PRESENT:0
CPUSS.MTB_SRAM_SIZE:4
CPUSS.PROT.MS_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
CPUSS.PROT.SMPU_MS0_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS1_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS10_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS11_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS12_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS13_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS14_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS15_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS2_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS3_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS4_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS5_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS6_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS7_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS8_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS9_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
CPUSS.PTM_PRESENT:0
CPUSS.PTM_WIDTH:1
CPUSS.RAM_TRIM_DEFAULT:98
CPUSS.RAM_TRIM_WIDTH:8
CPUSS.RAMC_ECC_ADDR_PRESENT:1
CPUSS.RAMC_ECC_PRESENT:1
CPUSS.RAMC0_MACRO_NR:4
CPUSS.RAMC1_MACRO_NR:4
CPUSS.RAMC1_PRESENT:1
CPUSS.RAMC2_MACRO_NR:0
CPUSS.RAMC2_PRESENT:0
CPUSS.ROM_SIZE:32
CPUSS.ROM_TRIM_DEFAULT:2
CPUSS.ROM_TRIM_WIDTH:3
CPUSS.ROMC_MACRO_NR:1
CPUSS.SFLASH_SIZE:32
CPUSS.SLOW_MS_PRESENT:0
CPUSS.SLOW_SL_PRESENT:0
CPUSS.SMPU_STRUCT.PC_NR_MINUS1:7
CPUSS.SRAM0_SIZE:128
CPUSS.SRAM1_SIZE:128
CPUSS.SRAM2_SIZE:1
CPUSS.SW_TR_PRESENT:1
CPUSS.SYSTEM_DPSLP_INT_NR:45
CPUSS.SYSTEM_INT_NR:383
CPUSS.SYSTEM_IRQ_PRESENT:1
CPUSS.TPIU_WIDTH:4
CPUSS.TRACE_LVL:2
CPUSS.UDB_PRESENT:0
CPUSS.VersionSuffix:_ver2
CPUSS.WFLASH_SIZE:128

################################################################################
#
# CPUSS_DW
#
CPUSS_DW.instances:0,1
CPUSS_DW.0.DW_CH_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91
CPUSS_DW.1.DW_CH_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43
CPUSS_DW.DdcName:m4cpuss_ver2
CPUSS_DW.VersionSuffix:_ver2

################################################################################
#
# CRYPTO
#
CRYPTO.regBaseAddr:0x40100000
CRYPTO.DdcName:m4cpuss_ver2
CRYPTO.VersionSuffix:_ver2

################################################################################
#
# CXPI
#
CXPI.instances:0
CXPI.0.interrupts.0:85
CXPI.0.interrupts.1:86
CXPI.0.interrupts.2:87
CXPI.0.interrupts.3:88
CXPI.0.pins.CXPI_EN:CXPI_0_CXPI_EN_0,CXPI_0_CXPI_EN_1,CXPI_0_CXPI_EN_2,CXPI_0_CXPI_EN_3
CXPI.0.pins.CXPI_RX:CXPI_0_CXPI_RX_0,CXPI_0_CXPI_RX_1,CXPI_0_CXPI_RX_2,CXPI_0_CXPI_RX_3
CXPI.0.pins.CXPI_TX:CXPI_0_CXPI_TX_0,CXPI_0_CXPI_TX_1,CXPI_0_CXPI_TX_2,CXPI_0_CXPI_TX_3
CXPI.0.regBaseAddr:0x40510000
CXPI.0.trigg.FROM.TCPWM.0.TR_OUT0.signals:CXPI_0_TR_CMD_TX_HEADER_0,CXPI_0_TR_CMD_TX_HEADER_1,CXPI_0_TR_CMD_TX_HEADER_2,CXPI_0_TR_CMD_TX_HEADER_3
CXPI.0.trigg.INPUT.TR_CMD_TX_HEADER.0.signal:CXPI_0_TR_CMD_TX_HEADER_0
CXPI.0.trigg.INPUT.TR_CMD_TX_HEADER.1.signal:CXPI_0_TR_CMD_TX_HEADER_1
CXPI.0.trigg.INPUT.TR_CMD_TX_HEADER.2.signal:CXPI_0_TR_CMD_TX_HEADER_2
CXPI.0.trigg.INPUT.TR_CMD_TX_HEADER.3.signal:CXPI_0_TR_CMD_TX_HEADER_3
CXPI.0.trigg.OUTPUT.TR_RX_REQ.0.signal:CXPI_0_TR_RX_REQ_0
CXPI.0.trigg.OUTPUT.TR_RX_REQ.1.signal:CXPI_0_TR_RX_REQ_1
CXPI.0.trigg.OUTPUT.TR_RX_REQ.2.signal:CXPI_0_TR_RX_REQ_2
CXPI.0.trigg.OUTPUT.TR_RX_REQ.3.signal:CXPI_0_TR_RX_REQ_3
CXPI.0.trigg.OUTPUT.TR_TX_REQ.0.signal:CXPI_0_TR_TX_REQ_0
CXPI.0.trigg.OUTPUT.TR_TX_REQ.1.signal:CXPI_0_TR_TX_REQ_1
CXPI.0.trigg.OUTPUT.TR_TX_REQ.2.signal:CXPI_0_TR_TX_REQ_2
CXPI.0.trigg.OUTPUT.TR_TX_REQ.3.signal:CXPI_0_TR_TX_REQ_3
CXPI.0.trigg.TO.CPUSS.DW1_TR_IN.signals:CXPI_0_TR_RX_REQ_0,CXPI_0_TR_RX_REQ_1,CXPI_0_TR_RX_REQ_2,CXPI_0_TR_RX_REQ_3,CXPI_0_TR_TX_REQ_0,CXPI_0_TR_TX_REQ_1,CXPI_0_TR_TX_REQ_2,CXPI_0_TR_TX_REQ_3
CXPI.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:CXPI_0_TR_RX_REQ_0,CXPI_0_TR_RX_REQ_1,CXPI_0_TR_RX_REQ_2,CXPI_0_TR_RX_REQ_3,CXPI_0_TR_TX_REQ_0,CXPI_0_TR_TX_REQ_1,CXPI_0_TR_TX_REQ_2,CXPI_0_TR_TX_REQ_3
CXPI.0.trigg.TO.TR_GROUP.8.INPUT.signals:CXPI_0_TR_RX_REQ_0,CXPI_0_TR_RX_REQ_1,CXPI_0_TR_RX_REQ_2,CXPI_0_TR_RX_REQ_3,CXPI_0_TR_TX_REQ_0,CXPI_0_TR_TX_REQ_1,CXPI_0_TR_TX_REQ_2,CXPI_0_TR_TX_REQ_3
CXPI.0.CH_NR:4
CXPI.0.CLOCK_CH_EN.0:PCLK_CXPI0_CLOCK_CH_EN0
CXPI.0.CLOCK_CH_EN.1:PCLK_CXPI0_CLOCK_CH_EN1
CXPI.0.CLOCK_CH_EN.2:PCLK_CXPI0_CLOCK_CH_EN2
CXPI.0.CLOCK_CH_EN.3:PCLK_CXPI0_CLOCK_CH_EN3
CXPI.0.CXPI_CH.instances:0,1,2,3
CXPI.0.MASTER_WIDTH:8
CXPI.0.SPARE_EN:1
CXPI.DdcName:mxcxpi
CXPI.VersionSuffix:

################################################################################
#
# DFT
#
DFT.EXT_OCC:2
DFT.MBIST_C_NUM:6
DFT.NUM_HFROOT:3

################################################################################
#
# DMAC
#
DMAC.regBaseAddr:0x402A0000
DMAC.DdcName:m4cpuss_ver2
DMAC.DMAC_CH.instances:0,1,2,3
DMAC.VersionSuffix:_ver2

################################################################################
#
# DW
#
DW.0.regBaseAddr:0x40280000
DW.1.regBaseAddr:0x40290000

################################################################################
#
# EFUSE
#
EFUSE.regBaseAddr:0x402C0000
EFUSE.DdcName:mxefuse_ver2
EFUSE.EFUSE_NR:4
EFUSE.VersionSuffix:_ver2

################################################################################
#
# EFUSE_DATA
#
EFUSE_DATA.regBaseAddr:0x402C0800

################################################################################
#
# EVTGEN
#
EVTGEN.instances:0
EVTGEN.0.interrupt:52
EVTGEN.0.interrupt.dpslp:18
EVTGEN.0.regBaseAddr:0x403F0000
EVTGEN.0.trigg.OUTPUT.TR_OUT.0.signal:EVTGEN_0_TR_OUT_0
EVTGEN.0.trigg.OUTPUT.TR_OUT.1.signal:EVTGEN_0_TR_OUT_1
EVTGEN.0.trigg.OUTPUT.TR_OUT.2.signal:EVTGEN_0_TR_OUT_2
EVTGEN.0.trigg.OUTPUT.TR_OUT.3.signal:EVTGEN_0_TR_OUT_3
EVTGEN.0.trigg.OUTPUT.TR_OUT.4.signal:EVTGEN_0_TR_OUT_4
EVTGEN.0.trigg.OUTPUT.TR_OUT.5.signal:EVTGEN_0_TR_OUT_5
EVTGEN.0.trigg.OUTPUT.TR_OUT.6.signal:EVTGEN_0_TR_OUT_6
EVTGEN.0.trigg.OUTPUT.TR_OUT.7.signal:EVTGEN_0_TR_OUT_7
EVTGEN.0.trigg.OUTPUT.TR_OUT.8.signal:EVTGEN_0_TR_OUT_8
EVTGEN.0.trigg.OUTPUT.TR_OUT.9.signal:EVTGEN_0_TR_OUT_9
EVTGEN.0.trigg.OUTPUT.TR_OUT.10.signal:EVTGEN_0_TR_OUT_10
EVTGEN.0.trigg.TO.CPUSS.DW0_TR_IN.signals:EVTGEN_0_TR_OUT_3,EVTGEN_0_TR_OUT_4,EVTGEN_0_TR_OUT_5,EVTGEN_0_TR_OUT_6
EVTGEN.0.trigg.TO.CPUSS.DW1_TR_IN.signals:EVTGEN_0_TR_OUT_7,EVTGEN_0_TR_OUT_8,EVTGEN_0_TR_OUT_9,EVTGEN_0_TR_OUT_10
EVTGEN.0.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:EVTGEN_0_TR_OUT_0,EVTGEN_0_TR_OUT_1,EVTGEN_0_TR_OUT_2
EVTGEN.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:EVTGEN_0_TR_OUT_3,EVTGEN_0_TR_OUT_4,EVTGEN_0_TR_OUT_5,EVTGEN_0_TR_OUT_6,EVTGEN_0_TR_OUT_7,EVTGEN_0_TR_OUT_8,EVTGEN_0_TR_OUT_9,EVTGEN_0_TR_OUT_10
EVTGEN.0.trigg.TO.TR_GROUP.8.INPUT.signals:EVTGEN_0_TR_OUT_0,EVTGEN_0_TR_OUT_1,EVTGEN_0_TR_OUT_2,EVTGEN_0_TR_OUT_3,EVTGEN_0_TR_OUT_4,EVTGEN_0_TR_OUT_5,EVTGEN_0_TR_OUT_6,EVTGEN_0_TR_OUT_7,EVTGEN_0_TR_OUT_8,EVTGEN_0_TR_OUT_9,EVTGEN_0_TR_OUT_10
EVTGEN.0.COMP_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10
EVTGEN.0.EVTGEN_COMP_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10
EVTGEN.DdcName:mxevtgen
EVTGEN.VersionSuffix:

################################################################################
#
# FAULT
#
FAULT.regBaseAddr:0x40210000
FAULT.DdcName:m4cpuss_ver2
FAULT.FAULT_STRUCT.instances:0,1,2,3
FAULT.VersionSuffix:_ver2

################################################################################
#
# FLASHC
#
FLASHC.regBaseAddr:0x40240000
FLASHC.DdcName:m4cpuss_ver2
FLASHC.VersionSuffix:_ver2

################################################################################
#
# GLOBAL
#
GLOBAL.ARM_MEM_PRESENT:1
GLOBAL.CHIP_SUBSTRATE_NET:0
GLOBAL.DFT_TAP1_IR_WIDTH:4
GLOBAL.DO_NOT_USE_VDDA_IN_VDDIO:0
GLOBAL.HAS_AXRES:0
GLOBAL.HAS_AXRES_METAL_OPT:0
GLOBAL.HAS_PTM:0
GLOBAL.HAS_PUMP_IN_IOSS:0
GLOBAL.HAS_VDDA:1
GLOBAL.IO_GPIOSF:0
GLOBAL.IO_VERSION:2
GLOBAL.IOSS_REGMAP_SUPPORT:1
GLOBAL.IP_GEN_VSWITCH:0
GLOBAL.MASTER_WIDTH:8
GLOBAL.MXDFT_SUPPORT:1
GLOBAL.PASS_PRESENT:1
GLOBAL.PLATFORM_VARIANT:2
GLOBAL.PROFILER_PRESENT:0
GLOBAL.PWRDET_ON_VSSD:1
GLOBAL.RAM_VEND:2
GLOBAL.S8STAR_FLASH:1
GLOBAL.SI_REVISION_ID:19
GLOBAL.SPARE_BASE_CELLS:1
GLOBAL.SPARE_CELL_SCS8LS_MACRO_NUM:1
GLOBAL.SPARE_CELL_SUPER_MACRO_NUM:1
GLOBAL.SPARE_GROUP_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.HIB_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.HIB_SPARE_VECTOR:2
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.HIB_SPARE_VECTOR:2
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.HIB_SPARE_VECTOR:4
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:9
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:25
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.HIB_SPARE_VECTOR:8
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:10
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:4
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:5
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.HIB_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.HIB_SPARE_VECTOR:13
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.HIB_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_STDLIB_CFG:2
GLOBAL.SRSSLT:0
GLOBAL.STAR_CONNECT_VDDA:0
GLOBAL.STAR_CONNECT_VDDD:0
GLOBAL.TECHNOLOGY:0
GLOBAL.TESTER:0
GLOBAL.UDB_PRESENT:0
GLOBAL.ULP_N_LP:0
GLOBAL.USE_S8STAR_LIBRARY:1
GLOBAL.VSSA_FOR_VSSIOQ:1
GLOBAL.XRES_PULLUP_EN:1
GLOBAL.XRES_VERSION:3

################################################################################
#
# GPIO
#
GPIO.regBaseAddr:0x40310000
GPIO.DdcName:mxs40ioss
GPIO.GPIO_PRT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
GPIO.VersionSuffix:v2

################################################################################
#
# HSIOM
#
HSIOM.regBaseAddr:0x40300000
HSIOM.DdcName:mxs40ioss
HSIOM.HSIOM_PRT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
HSIOM.VersionSuffix:v2

################################################################################
#
# IOSS
#
IOSS.interrupt.gpio:20
IOSS.interrupt.vdd:19
IOSS.interrupts.gpio.0:21
IOSS.interrupts.gpio.1:22
IOSS.interrupts.gpio.2:23
IOSS.interrupts.gpio.3:24
IOSS.interrupts.gpio.4:25
IOSS.interrupts.gpio.5:26
IOSS.interrupts.gpio.6:27
IOSS.interrupts.gpio.7:28
IOSS.interrupts.gpio.8:29
IOSS.interrupts.gpio.9:30
IOSS.interrupts.gpio.10:31
IOSS.interrupts.gpio.11:32
IOSS.interrupts.gpio.12:33
IOSS.interrupts.gpio.13:34
IOSS.interrupts.gpio.14:35
IOSS.interrupts.gpio.15:36
IOSS.interrupts.gpio.16:37
IOSS.interrupts.gpio.17:38
IOSS.interrupts.gpio.18:39
IOSS.interrupts.gpio.19:40
IOSS.interrupts.gpio.20:41
IOSS.interrupts.gpio.21:42
IOSS.interrupts.gpio.22:43
IOSS.interrupts.gpio.23:44
IOSS.GPIO.GPIO_PORT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO0:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO1:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO2:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO3:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR_0_31:24
IOSS.GPIO.GPIO_PORT_NR_32_63:0
IOSS.GPIO.GPIO_PORT_NR_64_95:0
IOSS.GPIO.GPIO_PORT_NR_96_127:0
IOSS.HSIOM.ALTJTAG_PRESENT:1
IOSS.HSIOM.AMUX_SPLIT_NR:3
IOSS.HSIOM.HSIOM_PORT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
IOSS.HSIOM.MONITOR_NR:21
IOSS.HSIOM.MONITOR_NR_0_31:21
IOSS.HSIOM.MONITOR_NR_32_63:0
IOSS.HSIOM.MONITOR_NR_64_95:0
IOSS.HSIOM.MONITOR_NR_96_127:0
IOSS.SMARTIO.SMARTIO_MASK:192512

################################################################################
#
# IPC
#
IPC.instances:0,1,2,3,4,5,6,7
IPC.regBaseAddr:0x40220000
IPC.DdcName:m4cpuss_ver2
IPC.VersionSuffix:_ver2

################################################################################
#
# LIN
#
LIN.instances:0
LIN.0.interrupts.0:73
LIN.0.interrupts.1:74
LIN.0.interrupts.2:75
LIN.0.interrupts.3:76
LIN.0.interrupts.4:77
LIN.0.interrupts.6:79
LIN.0.interrupts.7:80
LIN.0.interrupts.8:81
LIN.0.interrupts.9:82
LIN.0.pins.LIN_EN:LIN_0_LIN_EN_0,LIN_0_LIN_EN_1,LIN_0_LIN_EN_2,LIN_0_LIN_EN_3,LIN_0_LIN_EN_4,LIN_0_LIN_EN_6,LIN_0_LIN_EN_7,LIN_0_LIN_EN_8,LIN_0_LIN_EN_9
LIN.0.pins.LIN_RX:LIN_0_LIN_RX_0,LIN_0_LIN_RX_1,LIN_0_LIN_RX_2,LIN_0_LIN_RX_3,LIN_0_LIN_RX_4,LIN_0_LIN_RX_6,LIN_0_LIN_RX_7,LIN_0_LIN_RX_8,LIN_0_LIN_RX_9
LIN.0.pins.LIN_TX:LIN_0_LIN_TX_0,LIN_0_LIN_TX_1,LIN_0_LIN_TX_2,LIN_0_LIN_TX_3,LIN_0_LIN_TX_4,LIN_0_LIN_TX_6,LIN_0_LIN_TX_7,LIN_0_LIN_TX_8,LIN_0_LIN_TX_9
LIN.0.regBaseAddr:0x40500000
LIN.0.trigg.FROM.TCPWM.0.TR_OUT0.signals:LIN_0_TR_CMD_TX_HEADER_0,LIN_0_TR_CMD_TX_HEADER_1,LIN_0_TR_CMD_TX_HEADER_2,LIN_0_TR_CMD_TX_HEADER_3,LIN_0_TR_CMD_TX_HEADER_4,LIN_0_TR_CMD_TX_HEADER_6,LIN_0_TR_CMD_TX_HEADER_7,LIN_0_TR_CMD_TX_HEADER_8,LIN_0_TR_CMD_TX_HEADER_9
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.0.signal:LIN_0_TR_CMD_TX_HEADER_0
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.1.signal:LIN_0_TR_CMD_TX_HEADER_1
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.2.signal:LIN_0_TR_CMD_TX_HEADER_2
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.3.signal:LIN_0_TR_CMD_TX_HEADER_3
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.4.signal:LIN_0_TR_CMD_TX_HEADER_4
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.6.signal:LIN_0_TR_CMD_TX_HEADER_6
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.7.signal:LIN_0_TR_CMD_TX_HEADER_7
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.8.signal:LIN_0_TR_CMD_TX_HEADER_8
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.9.signal:LIN_0_TR_CMD_TX_HEADER_9
LIN.0.CH_NR:12
LIN.0.CLOCK_CH_EN.0:PCLK_LIN0_CLOCK_CH_EN0
LIN.0.CLOCK_CH_EN.1:PCLK_LIN0_CLOCK_CH_EN1
LIN.0.CLOCK_CH_EN.2:PCLK_LIN0_CLOCK_CH_EN2
LIN.0.CLOCK_CH_EN.3:PCLK_LIN0_CLOCK_CH_EN3
LIN.0.CLOCK_CH_EN.4:PCLK_LIN0_CLOCK_CH_EN4
LIN.0.CLOCK_CH_EN.5:PCLK_LIN0_CLOCK_CH_EN5
LIN.0.CLOCK_CH_EN.6:PCLK_LIN0_CLOCK_CH_EN6
LIN.0.CLOCK_CH_EN.7:PCLK_LIN0_CLOCK_CH_EN7
LIN.0.CLOCK_CH_EN.8:PCLK_LIN0_CLOCK_CH_EN8
LIN.0.CLOCK_CH_EN.9:PCLK_LIN0_CLOCK_CH_EN9
LIN.0.CLOCK_CH_EN.10:PCLK_LIN0_CLOCK_CH_EN10
LIN.0.CLOCK_CH_EN.11:PCLK_LIN0_CLOCK_CH_EN11
LIN.0.LIN_CH.instances:0,1,2,3,4,6,7,8,9
LIN.0.MASTER_WIDTH:8
LIN.DdcName:mxlin
LIN.VersionSuffix:

################################################################################
#
# MEMORY
#
MEMORY.BIST.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22
MEMORY.BIST.0.cell:S40ESRAM_8192X39M16
MEMORY.BIST.0.columnNo:624
MEMORY.BIST.0.connection:CPUSS_SRAM0BIST
MEMORY.BIST.0.datawidth:39
MEMORY.BIST.0.instance_cnt:4
MEMORY.BIST.0.rowNo:512
MEMORY.BIST.1.cell:S40ESRAM_8192X39M16
MEMORY.BIST.1.columnNo:624
MEMORY.BIST.1.connection:CPUSS_SRAM1BIST
MEMORY.BIST.1.datawidth:39
MEMORY.BIST.1.instance_cnt:4
MEMORY.BIST.1.rowNo:512
MEMORY.BIST.2.cell:S40ESRAM_512X39M4
MEMORY.BIST.2.columnNo:156
MEMORY.BIST.2.connection:CPUSS_M0CACHESRAMBIST
MEMORY.BIST.2.datawidth:39
MEMORY.BIST.2.instance_cnt:4
MEMORY.BIST.2.rowNo:128
MEMORY.BIST.3.cell:S40ESRAM_512X39M4
MEMORY.BIST.3.columnNo:156
MEMORY.BIST.3.connection:CPUSS_M4CACHESRAMBIST
MEMORY.BIST.3.datawidth:39
MEMORY.BIST.3.instance_cnt:4
MEMORY.BIST.3.rowNo:128
MEMORY.BIST.4.cell:S40ESRAM_1024X32M4
MEMORY.BIST.4.columnNo:128
MEMORY.BIST.4.connection:CPUSS_M0MTBSRAMBIST
MEMORY.BIST.4.datawidth:32
MEMORY.BIST.4.instance_cnt:1
MEMORY.BIST.4.rowNo:256
MEMORY.BIST.5.cell:S40ESRAM_2048X32M8
MEMORY.BIST.5.columnNo:256
MEMORY.BIST.5.connection:CPUSS_M4ETBSRAMBIST
MEMORY.BIST.5.datawidth:32
MEMORY.BIST.5.instance_cnt:1
MEMORY.BIST.5.rowNo:256
MEMORY.BIST.6.cell:S40ESRAM_256X39M4
MEMORY.BIST.6.columnNo:156
MEMORY.BIST.6.connection:CPUSS_DW0SRAMBIST
MEMORY.BIST.6.datawidth:39
MEMORY.BIST.6.instance_cnt:1
MEMORY.BIST.6.rowNo:64
MEMORY.BIST.7.cell:S40ESRAM_128X39M4
MEMORY.BIST.7.columnNo:156
MEMORY.BIST.7.connection:CPUSS_DW1SRAMBIST
MEMORY.BIST.7.datawidth:39
MEMORY.BIST.7.instance_cnt:1
MEMORY.BIST.7.rowNo:32
MEMORY.BIST.8.cell:S40ESRAM_1024X39M4
MEMORY.BIST.8.columnNo:156
MEMORY.BIST.8.connection:CPUSS_ECTSRAMBIST
MEMORY.BIST.8.datawidth:39
MEMORY.BIST.8.instance_cnt:1
MEMORY.BIST.8.rowNo:256
MEMORY.BIST.9.cell:S40ESRAM_1024X39M4
MEMORY.BIST.9.columnNo:156
MEMORY.BIST.9.connection:CPUSS_CRYPTOBUFSRAMBIST
MEMORY.BIST.9.datawidth:39
MEMORY.BIST.9.instance_cnt:2
MEMORY.BIST.9.rowNo:256
MEMORY.BIST.10.cell:S40ESRAM_64X32M4
MEMORY.BIST.10.columnNo:128
MEMORY.BIST.10.connection:SCB_0__BIST
MEMORY.BIST.10.datawidth:32
MEMORY.BIST.10.instance_cnt:1
MEMORY.BIST.10.rowNo:16
MEMORY.BIST.11.cell:S40ESRAM_64X32M4
MEMORY.BIST.11.columnNo:128
MEMORY.BIST.11.connection:SCB_1__BIST
MEMORY.BIST.11.datawidth:32
MEMORY.BIST.11.instance_cnt:1
MEMORY.BIST.11.rowNo:16
MEMORY.BIST.12.cell:S40ESRAM_64X32M4
MEMORY.BIST.12.columnNo:128
MEMORY.BIST.12.connection:SCB_2__BIST
MEMORY.BIST.12.datawidth:32
MEMORY.BIST.12.instance_cnt:1
MEMORY.BIST.12.rowNo:16
MEMORY.BIST.13.cell:S40ESRAM_64X32M4
MEMORY.BIST.13.columnNo:128
MEMORY.BIST.13.connection:SCB_3__BIST
MEMORY.BIST.13.datawidth:32
MEMORY.BIST.13.instance_cnt:1
MEMORY.BIST.13.rowNo:16
MEMORY.BIST.14.cell:S40ESRAM_64X32M4
MEMORY.BIST.14.columnNo:128
MEMORY.BIST.14.connection:SCB_4__BIST
MEMORY.BIST.14.datawidth:32
MEMORY.BIST.14.instance_cnt:1
MEMORY.BIST.14.rowNo:16
MEMORY.BIST.15.cell:S40ESRAM_64X32M4
MEMORY.BIST.15.columnNo:128
MEMORY.BIST.15.connection:SCB_5__BIST
MEMORY.BIST.15.datawidth:32
MEMORY.BIST.15.instance_cnt:1
MEMORY.BIST.15.rowNo:16
MEMORY.BIST.16.cell:S40ESRAM_64X32M4
MEMORY.BIST.16.columnNo:128
MEMORY.BIST.16.connection:SCB_6__BIST
MEMORY.BIST.16.datawidth:32
MEMORY.BIST.16.instance_cnt:1
MEMORY.BIST.16.rowNo:16
MEMORY.BIST.17.cell:S40ESRAM_64X32M4
MEMORY.BIST.17.columnNo:128
MEMORY.BIST.17.connection:SCB_7__BIST
MEMORY.BIST.17.datawidth:32
MEMORY.BIST.17.instance_cnt:1
MEMORY.BIST.17.rowNo:16
MEMORY.BIST.18.cell:S40ESRAM_128X32M4
MEMORY.BIST.18.columnNo:128
MEMORY.BIST.18.connection:PASS_0__CONFIGSRAMBIST_0_
MEMORY.BIST.18.datawidth:32
MEMORY.BIST.18.instance_cnt:1
MEMORY.BIST.18.rowNo:32
MEMORY.BIST.19.cell:S40ESRAM_128X32M4
MEMORY.BIST.19.columnNo:128
MEMORY.BIST.19.connection:PASS_0__CONFIGSRAMBIST_1_
MEMORY.BIST.19.datawidth:32
MEMORY.BIST.19.instance_cnt:1
MEMORY.BIST.19.rowNo:32
MEMORY.BIST.20.cell:S40ESRAM_128X32M4
MEMORY.BIST.20.columnNo:128
MEMORY.BIST.20.connection:PASS_0__CONFIGSRAMBIST_2_
MEMORY.BIST.20.datawidth:32
MEMORY.BIST.20.instance_cnt:1
MEMORY.BIST.20.rowNo:32
MEMORY.BIST.21.cell:S40ESRAM_8192X39M16
MEMORY.BIST.21.columnNo:624
MEMORY.BIST.21.connection:CANFD_0__MRAMBIST
MEMORY.BIST.21.datawidth:39
MEMORY.BIST.21.instance_cnt:1
MEMORY.BIST.21.rowNo:512
MEMORY.BIST.22.cell:S40ESRAM_8192X39M16
MEMORY.BIST.22.columnNo:624
MEMORY.BIST.22.connection:CANFD_1__MRAMBIST
MEMORY.BIST.22.datawidth:39
MEMORY.BIST.22.instance_cnt:1
MEMORY.BIST.22.rowNo:512
MEMORY.CAN0MRAM.baseaddress:0x40530000
MEMORY.CAN0MRAM.size:0x10000
MEMORY.CAN1MRAM.baseaddress:0x40550000
MEMORY.CAN1MRAM.size:0x10000
MEMORY.EFUSE.baseaddress:0x402C0800
MEMORY.EFUSE.size:0x200
MEMORY.FLASH_LG_DBM0.baseaddress:0x10000000
MEMORY.FLASH_LG_DBM0.size:0xF8000
MEMORY.FLASH_LG_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
MEMORY.FLASH_LG_DBM0.SECTOR.0.baseaddress:0x10000000
MEMORY.FLASH_LG_DBM0.SECTOR.1.baseaddress:0x10008000
MEMORY.FLASH_LG_DBM0.SECTOR.2.baseaddress:0x10010000
MEMORY.FLASH_LG_DBM0.SECTOR.3.baseaddress:0x10018000
MEMORY.FLASH_LG_DBM0.SECTOR.4.baseaddress:0x10020000
MEMORY.FLASH_LG_DBM0.SECTOR.5.baseaddress:0x10028000
MEMORY.FLASH_LG_DBM0.SECTOR.6.baseaddress:0x10030000
MEMORY.FLASH_LG_DBM0.SECTOR.7.baseaddress:0x10038000
MEMORY.FLASH_LG_DBM0.SECTOR.8.baseaddress:0x10040000
MEMORY.FLASH_LG_DBM0.SECTOR.9.baseaddress:0x10048000
MEMORY.FLASH_LG_DBM0.SECTOR.10.baseaddress:0x10050000
MEMORY.FLASH_LG_DBM0.SECTOR.11.baseaddress:0x10058000
MEMORY.FLASH_LG_DBM0.SECTOR.12.baseaddress:0x10060000
MEMORY.FLASH_LG_DBM0.SECTOR.13.baseaddress:0x10068000
MEMORY.FLASH_LG_DBM0.SECTOR.14.baseaddress:0x10070000
MEMORY.FLASH_LG_DBM0.SECTOR.15.baseaddress:0x10078000
MEMORY.FLASH_LG_DBM0.SECTOR.16.baseaddress:0x10080000
MEMORY.FLASH_LG_DBM0.SECTOR.17.baseaddress:0x10088000
MEMORY.FLASH_LG_DBM0.SECTOR.18.baseaddress:0x10090000
MEMORY.FLASH_LG_DBM0.SECTOR.19.baseaddress:0x10098000
MEMORY.FLASH_LG_DBM0.SECTOR.20.baseaddress:0x100A0000
MEMORY.FLASH_LG_DBM0.SECTOR.21.baseaddress:0x100A8000
MEMORY.FLASH_LG_DBM0.SECTOR.22.baseaddress:0x100B0000
MEMORY.FLASH_LG_DBM0.SECTOR.23.baseaddress:0x100B8000
MEMORY.FLASH_LG_DBM0.SECTOR.24.baseaddress:0x100C0000
MEMORY.FLASH_LG_DBM0.SECTOR.25.baseaddress:0x100C8000
MEMORY.FLASH_LG_DBM0.SECTOR.26.baseaddress:0x100D0000
MEMORY.FLASH_LG_DBM0.SECTOR.27.baseaddress:0x100D8000
MEMORY.FLASH_LG_DBM0.SECTOR.28.baseaddress:0x100E0000
MEMORY.FLASH_LG_DBM0.SECTOR.29.baseaddress:0x100E8000
MEMORY.FLASH_LG_DBM0.SECTOR.30.baseaddress:0x100F0000
MEMORY.FLASH_LG_DBM0.SECTOR.SIZE:0x8000
MEMORY.FLASH_LG_DBM1.baseaddress:0x12000000
MEMORY.FLASH_LG_DBM1.size:0xF8000
MEMORY.FLASH_LG_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
MEMORY.FLASH_LG_DBM1.SECTOR.0.baseaddress:0x12000000
MEMORY.FLASH_LG_DBM1.SECTOR.1.baseaddress:0x12008000
MEMORY.FLASH_LG_DBM1.SECTOR.2.baseaddress:0x12010000
MEMORY.FLASH_LG_DBM1.SECTOR.3.baseaddress:0x12018000
MEMORY.FLASH_LG_DBM1.SECTOR.4.baseaddress:0x12020000
MEMORY.FLASH_LG_DBM1.SECTOR.5.baseaddress:0x12028000
MEMORY.FLASH_LG_DBM1.SECTOR.6.baseaddress:0x12030000
MEMORY.FLASH_LG_DBM1.SECTOR.7.baseaddress:0x12038000
MEMORY.FLASH_LG_DBM1.SECTOR.8.baseaddress:0x12040000
MEMORY.FLASH_LG_DBM1.SECTOR.9.baseaddress:0x12048000
MEMORY.FLASH_LG_DBM1.SECTOR.10.baseaddress:0x12050000
MEMORY.FLASH_LG_DBM1.SECTOR.11.baseaddress:0x12058000
MEMORY.FLASH_LG_DBM1.SECTOR.12.baseaddress:0x12060000
MEMORY.FLASH_LG_DBM1.SECTOR.13.baseaddress:0x12068000
MEMORY.FLASH_LG_DBM1.SECTOR.14.baseaddress:0x12070000
MEMORY.FLASH_LG_DBM1.SECTOR.15.baseaddress:0x12078000
MEMORY.FLASH_LG_DBM1.SECTOR.16.baseaddress:0x12080000
MEMORY.FLASH_LG_DBM1.SECTOR.17.baseaddress:0x12088000
MEMORY.FLASH_LG_DBM1.SECTOR.18.baseaddress:0x12090000
MEMORY.FLASH_LG_DBM1.SECTOR.19.baseaddress:0x12098000
MEMORY.FLASH_LG_DBM1.SECTOR.20.baseaddress:0x120A0000
MEMORY.FLASH_LG_DBM1.SECTOR.21.baseaddress:0x120A8000
MEMORY.FLASH_LG_DBM1.SECTOR.22.baseaddress:0x120B0000
MEMORY.FLASH_LG_DBM1.SECTOR.23.baseaddress:0x120B8000
MEMORY.FLASH_LG_DBM1.SECTOR.24.baseaddress:0x120C0000
MEMORY.FLASH_LG_DBM1.SECTOR.25.baseaddress:0x120C8000
MEMORY.FLASH_LG_DBM1.SECTOR.26.baseaddress:0x120D0000
MEMORY.FLASH_LG_DBM1.SECTOR.27.baseaddress:0x120D8000
MEMORY.FLASH_LG_DBM1.SECTOR.28.baseaddress:0x120E0000
MEMORY.FLASH_LG_DBM1.SECTOR.29.baseaddress:0x120E8000
MEMORY.FLASH_LG_DBM1.SECTOR.30.baseaddress:0x120F0000
MEMORY.FLASH_LG_DBM1.SECTOR.SIZE:0x8000
MEMORY.FLASH_LG_SBM.baseaddress:0x10000000
MEMORY.FLASH_LG_SBM.size:0x1F0000
MEMORY.FLASH_LG_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61
MEMORY.FLASH_LG_SBM.SECTOR.0.baseaddress:0x10000000
MEMORY.FLASH_LG_SBM.SECTOR.1.baseaddress:0x10008000
MEMORY.FLASH_LG_SBM.SECTOR.2.baseaddress:0x10010000
MEMORY.FLASH_LG_SBM.SECTOR.3.baseaddress:0x10018000
MEMORY.FLASH_LG_SBM.SECTOR.4.baseaddress:0x10020000
MEMORY.FLASH_LG_SBM.SECTOR.5.baseaddress:0x10028000
MEMORY.FLASH_LG_SBM.SECTOR.6.baseaddress:0x10030000
MEMORY.FLASH_LG_SBM.SECTOR.7.baseaddress:0x10038000
MEMORY.FLASH_LG_SBM.SECTOR.8.baseaddress:0x10040000
MEMORY.FLASH_LG_SBM.SECTOR.9.baseaddress:0x10048000
MEMORY.FLASH_LG_SBM.SECTOR.10.baseaddress:0x10050000
MEMORY.FLASH_LG_SBM.SECTOR.11.baseaddress:0x10058000
MEMORY.FLASH_LG_SBM.SECTOR.12.baseaddress:0x10060000
MEMORY.FLASH_LG_SBM.SECTOR.13.baseaddress:0x10068000
MEMORY.FLASH_LG_SBM.SECTOR.14.baseaddress:0x10070000
MEMORY.FLASH_LG_SBM.SECTOR.15.baseaddress:0x10078000
MEMORY.FLASH_LG_SBM.SECTOR.16.baseaddress:0x10080000
MEMORY.FLASH_LG_SBM.SECTOR.17.baseaddress:0x10088000
MEMORY.FLASH_LG_SBM.SECTOR.18.baseaddress:0x10090000
MEMORY.FLASH_LG_SBM.SECTOR.19.baseaddress:0x10098000
MEMORY.FLASH_LG_SBM.SECTOR.20.baseaddress:0x100A0000
MEMORY.FLASH_LG_SBM.SECTOR.21.baseaddress:0x100A8000
MEMORY.FLASH_LG_SBM.SECTOR.22.baseaddress:0x100B0000
MEMORY.FLASH_LG_SBM.SECTOR.23.baseaddress:0x100B8000
MEMORY.FLASH_LG_SBM.SECTOR.24.baseaddress:0x100C0000
MEMORY.FLASH_LG_SBM.SECTOR.25.baseaddress:0x100C8000
MEMORY.FLASH_LG_SBM.SECTOR.26.baseaddress:0x100D0000
MEMORY.FLASH_LG_SBM.SECTOR.27.baseaddress:0x100D8000
MEMORY.FLASH_LG_SBM.SECTOR.28.baseaddress:0x100E0000
MEMORY.FLASH_LG_SBM.SECTOR.29.baseaddress:0x100E8000
MEMORY.FLASH_LG_SBM.SECTOR.30.baseaddress:0x100F0000
MEMORY.FLASH_LG_SBM.SECTOR.31.baseaddress:0x100F8000
MEMORY.FLASH_LG_SBM.SECTOR.32.baseaddress:0x10100000
MEMORY.FLASH_LG_SBM.SECTOR.33.baseaddress:0x10108000
MEMORY.FLASH_LG_SBM.SECTOR.34.baseaddress:0x10110000
MEMORY.FLASH_LG_SBM.SECTOR.35.baseaddress:0x10118000
MEMORY.FLASH_LG_SBM.SECTOR.36.baseaddress:0x10120000
MEMORY.FLASH_LG_SBM.SECTOR.37.baseaddress:0x10128000
MEMORY.FLASH_LG_SBM.SECTOR.38.baseaddress:0x10130000
MEMORY.FLASH_LG_SBM.SECTOR.39.baseaddress:0x10138000
MEMORY.FLASH_LG_SBM.SECTOR.40.baseaddress:0x10140000
MEMORY.FLASH_LG_SBM.SECTOR.41.baseaddress:0x10148000
MEMORY.FLASH_LG_SBM.SECTOR.42.baseaddress:0x10150000
MEMORY.FLASH_LG_SBM.SECTOR.43.baseaddress:0x10158000
MEMORY.FLASH_LG_SBM.SECTOR.44.baseaddress:0x10160000
MEMORY.FLASH_LG_SBM.SECTOR.45.baseaddress:0x10168000
MEMORY.FLASH_LG_SBM.SECTOR.46.baseaddress:0x10170000
MEMORY.FLASH_LG_SBM.SECTOR.47.baseaddress:0x10178000
MEMORY.FLASH_LG_SBM.SECTOR.48.baseaddress:0x10180000
MEMORY.FLASH_LG_SBM.SECTOR.49.baseaddress:0x10188000
MEMORY.FLASH_LG_SBM.SECTOR.50.baseaddress:0x10190000
MEMORY.FLASH_LG_SBM.SECTOR.51.baseaddress:0x10198000
MEMORY.FLASH_LG_SBM.SECTOR.52.baseaddress:0x101A0000
MEMORY.FLASH_LG_SBM.SECTOR.53.baseaddress:0x101A8000
MEMORY.FLASH_LG_SBM.SECTOR.54.baseaddress:0x101B0000
MEMORY.FLASH_LG_SBM.SECTOR.55.baseaddress:0x101B8000
MEMORY.FLASH_LG_SBM.SECTOR.56.baseaddress:0x101C0000
MEMORY.FLASH_LG_SBM.SECTOR.57.baseaddress:0x101C8000
MEMORY.FLASH_LG_SBM.SECTOR.58.baseaddress:0x101D0000
MEMORY.FLASH_LG_SBM.SECTOR.59.baseaddress:0x101D8000
MEMORY.FLASH_LG_SBM.SECTOR.60.baseaddress:0x101E0000
MEMORY.FLASH_LG_SBM.SECTOR.61.baseaddress:0x101E8000
MEMORY.FLASH_LG_SBM.SECTOR.SIZE:0x8000
MEMORY.FLASH_SM_DBM0.baseaddress:0x100F8000
MEMORY.FLASH_SM_DBM0.size:0x10000
MEMORY.FLASH_SM_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7
MEMORY.FLASH_SM_DBM0.SECTOR.0.baseaddress:0x100F8000
MEMORY.FLASH_SM_DBM0.SECTOR.1.baseaddress:0x100FA000
MEMORY.FLASH_SM_DBM0.SECTOR.2.baseaddress:0x100FC000
MEMORY.FLASH_SM_DBM0.SECTOR.3.baseaddress:0x100FE000
MEMORY.FLASH_SM_DBM0.SECTOR.4.baseaddress:0x10100000
MEMORY.FLASH_SM_DBM0.SECTOR.5.baseaddress:0x10102000
MEMORY.FLASH_SM_DBM0.SECTOR.6.baseaddress:0x10104000
MEMORY.FLASH_SM_DBM0.SECTOR.7.baseaddress:0x10106000
MEMORY.FLASH_SM_DBM0.SECTOR.SIZE:0x2000
MEMORY.FLASH_SM_DBM1.baseaddress:0x120F8000
MEMORY.FLASH_SM_DBM1.size:0x10000
MEMORY.FLASH_SM_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7
MEMORY.FLASH_SM_DBM1.SECTOR.0.baseaddress:0x120F8000
MEMORY.FLASH_SM_DBM1.SECTOR.1.baseaddress:0x120FA000
MEMORY.FLASH_SM_DBM1.SECTOR.2.baseaddress:0x120FC000
MEMORY.FLASH_SM_DBM1.SECTOR.3.baseaddress:0x120FE000
MEMORY.FLASH_SM_DBM1.SECTOR.4.baseaddress:0x12100000
MEMORY.FLASH_SM_DBM1.SECTOR.5.baseaddress:0x12102000
MEMORY.FLASH_SM_DBM1.SECTOR.6.baseaddress:0x12104000
MEMORY.FLASH_SM_DBM1.SECTOR.7.baseaddress:0x12106000
MEMORY.FLASH_SM_DBM1.SECTOR.SIZE:0x2000
MEMORY.FLASH_SM_SBM.baseaddress:0x101F0000
MEMORY.FLASH_SM_SBM.size:0x20000
MEMORY.FLASH_SM_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
MEMORY.FLASH_SM_SBM.SECTOR.0.baseaddress:0x101F0000
MEMORY.FLASH_SM_SBM.SECTOR.1.baseaddress:0x101F2000
MEMORY.FLASH_SM_SBM.SECTOR.2.baseaddress:0x101F4000
MEMORY.FLASH_SM_SBM.SECTOR.3.baseaddress:0x101F6000
MEMORY.FLASH_SM_SBM.SECTOR.4.baseaddress:0x101F8000
MEMORY.FLASH_SM_SBM.SECTOR.5.baseaddress:0x101FA000
MEMORY.FLASH_SM_SBM.SECTOR.6.baseaddress:0x101FC000
MEMORY.FLASH_SM_SBM.SECTOR.7.baseaddress:0x101FE000
MEMORY.FLASH_SM_SBM.SECTOR.8.baseaddress:0x10200000
MEMORY.FLASH_SM_SBM.SECTOR.9.baseaddress:0x10202000
MEMORY.FLASH_SM_SBM.SECTOR.10.baseaddress:0x10204000
MEMORY.FLASH_SM_SBM.SECTOR.11.baseaddress:0x10206000
MEMORY.FLASH_SM_SBM.SECTOR.12.baseaddress:0x10208000
MEMORY.FLASH_SM_SBM.SECTOR.13.baseaddress:0x1020A000
MEMORY.FLASH_SM_SBM.SECTOR.14.baseaddress:0x1020C000
MEMORY.FLASH_SM_SBM.SECTOR.15.baseaddress:0x1020E000
MEMORY.FLASH_SM_SBM.SECTOR.SIZE:0x2000
MEMORY.OTPFLASH.baseaddress:0x16000000
MEMORY.OTPFLASH.size:0x8000
MEMORY.OTPFLASH.SECTOR.instances:0,1,2,3
MEMORY.OTPFLASH.SECTOR.0.baseaddress:0x16000000
MEMORY.OTPFLASH.SECTOR.1.baseaddress:0x16002000
MEMORY.OTPFLASH.SECTOR.2.baseaddress:0x16004000
MEMORY.OTPFLASH.SECTOR.3.baseaddress:0x16006000
MEMORY.OTPFLASH.SECTOR.SIZE:0x2000
MEMORY.ROM.baseaddress:0x0
MEMORY.ROM.size:0x8000
MEMORY.SFLASH.baseaddress:0x17000000
MEMORY.SFLASH.size:0x8000
MEMORY.SFLASH1.baseaddress:0x17800000
MEMORY.SFLASH1.size:0x8000
MEMORY.SRAM0.baseaddress:0x8000000
MEMORY.SRAM0.size:0x20000
MEMORY.SRAM1.baseaddress:0x8020000
MEMORY.SRAM1.size:0x20000
MEMORY.WFLASH_LG_DBM0.baseaddress:0x14000000
MEMORY.WFLASH_LG_DBM0.size:0xC000
MEMORY.WFLASH_LG_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
MEMORY.WFLASH_LG_DBM0.SECTOR.0.baseaddress:0x14000000
MEMORY.WFLASH_LG_DBM0.SECTOR.1.baseaddress:0x14000800
MEMORY.WFLASH_LG_DBM0.SECTOR.2.baseaddress:0x14001000
MEMORY.WFLASH_LG_DBM0.SECTOR.3.baseaddress:0x14001800
MEMORY.WFLASH_LG_DBM0.SECTOR.4.baseaddress:0x14002000
MEMORY.WFLASH_LG_DBM0.SECTOR.5.baseaddress:0x14002800
MEMORY.WFLASH_LG_DBM0.SECTOR.6.baseaddress:0x14003000
MEMORY.WFLASH_LG_DBM0.SECTOR.7.baseaddress:0x14003800
MEMORY.WFLASH_LG_DBM0.SECTOR.8.baseaddress:0x14004000
MEMORY.WFLASH_LG_DBM0.SECTOR.9.baseaddress:0x14004800
MEMORY.WFLASH_LG_DBM0.SECTOR.10.baseaddress:0x14005000
MEMORY.WFLASH_LG_DBM0.SECTOR.11.baseaddress:0x14005800
MEMORY.WFLASH_LG_DBM0.SECTOR.12.baseaddress:0x14006000
MEMORY.WFLASH_LG_DBM0.SECTOR.13.baseaddress:0x14006800
MEMORY.WFLASH_LG_DBM0.SECTOR.14.baseaddress:0x14007000
MEMORY.WFLASH_LG_DBM0.SECTOR.15.baseaddress:0x14007800
MEMORY.WFLASH_LG_DBM0.SECTOR.16.baseaddress:0x14008000
MEMORY.WFLASH_LG_DBM0.SECTOR.17.baseaddress:0x14008800
MEMORY.WFLASH_LG_DBM0.SECTOR.18.baseaddress:0x14009000
MEMORY.WFLASH_LG_DBM0.SECTOR.19.baseaddress:0x14009800
MEMORY.WFLASH_LG_DBM0.SECTOR.20.baseaddress:0x1400A000
MEMORY.WFLASH_LG_DBM0.SECTOR.21.baseaddress:0x1400A800
MEMORY.WFLASH_LG_DBM0.SECTOR.22.baseaddress:0x1400B000
MEMORY.WFLASH_LG_DBM0.SECTOR.23.baseaddress:0x1400B800
MEMORY.WFLASH_LG_DBM0.SECTOR.SIZE:0x800
MEMORY.WFLASH_LG_DBM1.baseaddress:0x15000000
MEMORY.WFLASH_LG_DBM1.size:0xC000
MEMORY.WFLASH_LG_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
MEMORY.WFLASH_LG_DBM1.SECTOR.0.baseaddress:0x15000000
MEMORY.WFLASH_LG_DBM1.SECTOR.1.baseaddress:0x15000800
MEMORY.WFLASH_LG_DBM1.SECTOR.2.baseaddress:0x15001000
MEMORY.WFLASH_LG_DBM1.SECTOR.3.baseaddress:0x15001800
MEMORY.WFLASH_LG_DBM1.SECTOR.4.baseaddress:0x15002000
MEMORY.WFLASH_LG_DBM1.SECTOR.5.baseaddress:0x15002800
MEMORY.WFLASH_LG_DBM1.SECTOR.6.baseaddress:0x15003000
MEMORY.WFLASH_LG_DBM1.SECTOR.7.baseaddress:0x15003800
MEMORY.WFLASH_LG_DBM1.SECTOR.8.baseaddress:0x15004000
MEMORY.WFLASH_LG_DBM1.SECTOR.9.baseaddress:0x15004800
MEMORY.WFLASH_LG_DBM1.SECTOR.10.baseaddress:0x15005000
MEMORY.WFLASH_LG_DBM1.SECTOR.11.baseaddress:0x15005800
MEMORY.WFLASH_LG_DBM1.SECTOR.12.baseaddress:0x15006000
MEMORY.WFLASH_LG_DBM1.SECTOR.13.baseaddress:0x15006800
MEMORY.WFLASH_LG_DBM1.SECTOR.14.baseaddress:0x15007000
MEMORY.WFLASH_LG_DBM1.SECTOR.15.baseaddress:0x15007800
MEMORY.WFLASH_LG_DBM1.SECTOR.16.baseaddress:0x15008000
MEMORY.WFLASH_LG_DBM1.SECTOR.17.baseaddress:0x15008800
MEMORY.WFLASH_LG_DBM1.SECTOR.18.baseaddress:0x15009000
MEMORY.WFLASH_LG_DBM1.SECTOR.19.baseaddress:0x15009800
MEMORY.WFLASH_LG_DBM1.SECTOR.20.baseaddress:0x1500A000
MEMORY.WFLASH_LG_DBM1.SECTOR.21.baseaddress:0x1500A800
MEMORY.WFLASH_LG_DBM1.SECTOR.22.baseaddress:0x1500B000
MEMORY.WFLASH_LG_DBM1.SECTOR.23.baseaddress:0x1500B800
MEMORY.WFLASH_LG_DBM1.SECTOR.SIZE:0x800
MEMORY.WFLASH_LG_SBM.baseaddress:0x14000000
MEMORY.WFLASH_LG_SBM.size:0x18000
MEMORY.WFLASH_LG_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47
MEMORY.WFLASH_LG_SBM.SECTOR.0.baseaddress:0x14000000
MEMORY.WFLASH_LG_SBM.SECTOR.1.baseaddress:0x14000800
MEMORY.WFLASH_LG_SBM.SECTOR.2.baseaddress:0x14001000
MEMORY.WFLASH_LG_SBM.SECTOR.3.baseaddress:0x14001800
MEMORY.WFLASH_LG_SBM.SECTOR.4.baseaddress:0x14002000
MEMORY.WFLASH_LG_SBM.SECTOR.5.baseaddress:0x14002800
MEMORY.WFLASH_LG_SBM.SECTOR.6.baseaddress:0x14003000
MEMORY.WFLASH_LG_SBM.SECTOR.7.baseaddress:0x14003800
MEMORY.WFLASH_LG_SBM.SECTOR.8.baseaddress:0x14004000
MEMORY.WFLASH_LG_SBM.SECTOR.9.baseaddress:0x14004800
MEMORY.WFLASH_LG_SBM.SECTOR.10.baseaddress:0x14005000
MEMORY.WFLASH_LG_SBM.SECTOR.11.baseaddress:0x14005800
MEMORY.WFLASH_LG_SBM.SECTOR.12.baseaddress:0x14006000
MEMORY.WFLASH_LG_SBM.SECTOR.13.baseaddress:0x14006800
MEMORY.WFLASH_LG_SBM.SECTOR.14.baseaddress:0x14007000
MEMORY.WFLASH_LG_SBM.SECTOR.15.baseaddress:0x14007800
MEMORY.WFLASH_LG_SBM.SECTOR.16.baseaddress:0x14008000
MEMORY.WFLASH_LG_SBM.SECTOR.17.baseaddress:0x14008800
MEMORY.WFLASH_LG_SBM.SECTOR.18.baseaddress:0x14009000
MEMORY.WFLASH_LG_SBM.SECTOR.19.baseaddress:0x14009800
MEMORY.WFLASH_LG_SBM.SECTOR.20.baseaddress:0x1400A000
MEMORY.WFLASH_LG_SBM.SECTOR.21.baseaddress:0x1400A800
MEMORY.WFLASH_LG_SBM.SECTOR.22.baseaddress:0x1400B000
MEMORY.WFLASH_LG_SBM.SECTOR.23.baseaddress:0x1400B800
MEMORY.WFLASH_LG_SBM.SECTOR.24.baseaddress:0x1400C000
MEMORY.WFLASH_LG_SBM.SECTOR.25.baseaddress:0x1400C800
MEMORY.WFLASH_LG_SBM.SECTOR.26.baseaddress:0x1400D000
MEMORY.WFLASH_LG_SBM.SECTOR.27.baseaddress:0x1400D800
MEMORY.WFLASH_LG_SBM.SECTOR.28.baseaddress:0x1400E000
MEMORY.WFLASH_LG_SBM.SECTOR.29.baseaddress:0x1400E800
MEMORY.WFLASH_LG_SBM.SECTOR.30.baseaddress:0x1400F000
MEMORY.WFLASH_LG_SBM.SECTOR.31.baseaddress:0x1400F800
MEMORY.WFLASH_LG_SBM.SECTOR.32.baseaddress:0x14010000
MEMORY.WFLASH_LG_SBM.SECTOR.33.baseaddress:0x14010800
MEMORY.WFLASH_LG_SBM.SECTOR.34.baseaddress:0x14011000
MEMORY.WFLASH_LG_SBM.SECTOR.35.baseaddress:0x14011800
MEMORY.WFLASH_LG_SBM.SECTOR.36.baseaddress:0x14012000
MEMORY.WFLASH_LG_SBM.SECTOR.37.baseaddress:0x14012800
MEMORY.WFLASH_LG_SBM.SECTOR.38.baseaddress:0x14013000
MEMORY.WFLASH_LG_SBM.SECTOR.39.baseaddress:0x14013800
MEMORY.WFLASH_LG_SBM.SECTOR.40.baseaddress:0x14014000
MEMORY.WFLASH_LG_SBM.SECTOR.41.baseaddress:0x14014800
MEMORY.WFLASH_LG_SBM.SECTOR.42.baseaddress:0x14015000
MEMORY.WFLASH_LG_SBM.SECTOR.43.baseaddress:0x14015800
MEMORY.WFLASH_LG_SBM.SECTOR.44.baseaddress:0x14016000
MEMORY.WFLASH_LG_SBM.SECTOR.45.baseaddress:0x14016800
MEMORY.WFLASH_LG_SBM.SECTOR.46.baseaddress:0x14017000
MEMORY.WFLASH_LG_SBM.SECTOR.47.baseaddress:0x14017800
MEMORY.WFLASH_LG_SBM.SECTOR.SIZE:0x800
MEMORY.WFLASH_SM_DBM0.baseaddress:0x1400C000
MEMORY.WFLASH_SM_DBM0.size:0x4000
MEMORY.WFLASH_SM_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127
MEMORY.WFLASH_SM_DBM0.SECTOR.0.baseaddress:0x1400C000
MEMORY.WFLASH_SM_DBM0.SECTOR.1.baseaddress:0x1400C080
MEMORY.WFLASH_SM_DBM0.SECTOR.2.baseaddress:0x1400C100
MEMORY.WFLASH_SM_DBM0.SECTOR.3.baseaddress:0x1400C180
MEMORY.WFLASH_SM_DBM0.SECTOR.4.baseaddress:0x1400C200
MEMORY.WFLASH_SM_DBM0.SECTOR.5.baseaddress:0x1400C280
MEMORY.WFLASH_SM_DBM0.SECTOR.6.baseaddress:0x1400C300
MEMORY.WFLASH_SM_DBM0.SECTOR.7.baseaddress:0x1400C380
MEMORY.WFLASH_SM_DBM0.SECTOR.8.baseaddress:0x1400C400
MEMORY.WFLASH_SM_DBM0.SECTOR.9.baseaddress:0x1400C480
MEMORY.WFLASH_SM_DBM0.SECTOR.10.baseaddress:0x1400C500
MEMORY.WFLASH_SM_DBM0.SECTOR.11.baseaddress:0x1400C580
MEMORY.WFLASH_SM_DBM0.SECTOR.12.baseaddress:0x1400C600
MEMORY.WFLASH_SM_DBM0.SECTOR.13.baseaddress:0x1400C680
MEMORY.WFLASH_SM_DBM0.SECTOR.14.baseaddress:0x1400C700
MEMORY.WFLASH_SM_DBM0.SECTOR.15.baseaddress:0x1400C780
MEMORY.WFLASH_SM_DBM0.SECTOR.16.baseaddress:0x1400C800
MEMORY.WFLASH_SM_DBM0.SECTOR.17.baseaddress:0x1400C880
MEMORY.WFLASH_SM_DBM0.SECTOR.18.baseaddress:0x1400C900
MEMORY.WFLASH_SM_DBM0.SECTOR.19.baseaddress:0x1400C980
MEMORY.WFLASH_SM_DBM0.SECTOR.20.baseaddress:0x1400CA00
MEMORY.WFLASH_SM_DBM0.SECTOR.21.baseaddress:0x1400CA80
MEMORY.WFLASH_SM_DBM0.SECTOR.22.baseaddress:0x1400CB00
MEMORY.WFLASH_SM_DBM0.SECTOR.23.baseaddress:0x1400CB80
MEMORY.WFLASH_SM_DBM0.SECTOR.24.baseaddress:0x1400CC00
MEMORY.WFLASH_SM_DBM0.SECTOR.25.baseaddress:0x1400CC80
MEMORY.WFLASH_SM_DBM0.SECTOR.26.baseaddress:0x1400CD00
MEMORY.WFLASH_SM_DBM0.SECTOR.27.baseaddress:0x1400CD80
MEMORY.WFLASH_SM_DBM0.SECTOR.28.baseaddress:0x1400CE00
MEMORY.WFLASH_SM_DBM0.SECTOR.29.baseaddress:0x1400CE80
MEMORY.WFLASH_SM_DBM0.SECTOR.30.baseaddress:0x1400CF00
MEMORY.WFLASH_SM_DBM0.SECTOR.31.baseaddress:0x1400CF80
MEMORY.WFLASH_SM_DBM0.SECTOR.32.baseaddress:0x1400D000
MEMORY.WFLASH_SM_DBM0.SECTOR.33.baseaddress:0x1400D080
MEMORY.WFLASH_SM_DBM0.SECTOR.34.baseaddress:0x1400D100
MEMORY.WFLASH_SM_DBM0.SECTOR.35.baseaddress:0x1400D180
MEMORY.WFLASH_SM_DBM0.SECTOR.36.baseaddress:0x1400D200
MEMORY.WFLASH_SM_DBM0.SECTOR.37.baseaddress:0x1400D280
MEMORY.WFLASH_SM_DBM0.SECTOR.38.baseaddress:0x1400D300
MEMORY.WFLASH_SM_DBM0.SECTOR.39.baseaddress:0x1400D380
MEMORY.WFLASH_SM_DBM0.SECTOR.40.baseaddress:0x1400D400
MEMORY.WFLASH_SM_DBM0.SECTOR.41.baseaddress:0x1400D480
MEMORY.WFLASH_SM_DBM0.SECTOR.42.baseaddress:0x1400D500
MEMORY.WFLASH_SM_DBM0.SECTOR.43.baseaddress:0x1400D580
MEMORY.WFLASH_SM_DBM0.SECTOR.44.baseaddress:0x1400D600
MEMORY.WFLASH_SM_DBM0.SECTOR.45.baseaddress:0x1400D680
MEMORY.WFLASH_SM_DBM0.SECTOR.46.baseaddress:0x1400D700
MEMORY.WFLASH_SM_DBM0.SECTOR.47.baseaddress:0x1400D780
MEMORY.WFLASH_SM_DBM0.SECTOR.48.baseaddress:0x1400D800
MEMORY.WFLASH_SM_DBM0.SECTOR.49.baseaddress:0x1400D880
MEMORY.WFLASH_SM_DBM0.SECTOR.50.baseaddress:0x1400D900
MEMORY.WFLASH_SM_DBM0.SECTOR.51.baseaddress:0x1400D980
MEMORY.WFLASH_SM_DBM0.SECTOR.52.baseaddress:0x1400DA00
MEMORY.WFLASH_SM_DBM0.SECTOR.53.baseaddress:0x1400DA80
MEMORY.WFLASH_SM_DBM0.SECTOR.54.baseaddress:0x1400DB00
MEMORY.WFLASH_SM_DBM0.SECTOR.55.baseaddress:0x1400DB80
MEMORY.WFLASH_SM_DBM0.SECTOR.56.baseaddress:0x1400DC00
MEMORY.WFLASH_SM_DBM0.SECTOR.57.baseaddress:0x1400DC80
MEMORY.WFLASH_SM_DBM0.SECTOR.58.baseaddress:0x1400DD00
MEMORY.WFLASH_SM_DBM0.SECTOR.59.baseaddress:0x1400DD80
MEMORY.WFLASH_SM_DBM0.SECTOR.60.baseaddress:0x1400DE00
MEMORY.WFLASH_SM_DBM0.SECTOR.61.baseaddress:0x1400DE80
MEMORY.WFLASH_SM_DBM0.SECTOR.62.baseaddress:0x1400DF00
MEMORY.WFLASH_SM_DBM0.SECTOR.63.baseaddress:0x1400DF80
MEMORY.WFLASH_SM_DBM0.SECTOR.64.baseaddress:0x1400E000
MEMORY.WFLASH_SM_DBM0.SECTOR.65.baseaddress:0x1400E080
MEMORY.WFLASH_SM_DBM0.SECTOR.66.baseaddress:0x1400E100
MEMORY.WFLASH_SM_DBM0.SECTOR.67.baseaddress:0x1400E180
MEMORY.WFLASH_SM_DBM0.SECTOR.68.baseaddress:0x1400E200
MEMORY.WFLASH_SM_DBM0.SECTOR.69.baseaddress:0x1400E280
MEMORY.WFLASH_SM_DBM0.SECTOR.70.baseaddress:0x1400E300
MEMORY.WFLASH_SM_DBM0.SECTOR.71.baseaddress:0x1400E380
MEMORY.WFLASH_SM_DBM0.SECTOR.72.baseaddress:0x1400E400
MEMORY.WFLASH_SM_DBM0.SECTOR.73.baseaddress:0x1400E480
MEMORY.WFLASH_SM_DBM0.SECTOR.74.baseaddress:0x1400E500
MEMORY.WFLASH_SM_DBM0.SECTOR.75.baseaddress:0x1400E580
MEMORY.WFLASH_SM_DBM0.SECTOR.76.baseaddress:0x1400E600
MEMORY.WFLASH_SM_DBM0.SECTOR.77.baseaddress:0x1400E680
MEMORY.WFLASH_SM_DBM0.SECTOR.78.baseaddress:0x1400E700
MEMORY.WFLASH_SM_DBM0.SECTOR.79.baseaddress:0x1400E780
MEMORY.WFLASH_SM_DBM0.SECTOR.80.baseaddress:0x1400E800
MEMORY.WFLASH_SM_DBM0.SECTOR.81.baseaddress:0x1400E880
MEMORY.WFLASH_SM_DBM0.SECTOR.82.baseaddress:0x1400E900
MEMORY.WFLASH_SM_DBM0.SECTOR.83.baseaddress:0x1400E980
MEMORY.WFLASH_SM_DBM0.SECTOR.84.baseaddress:0x1400EA00
MEMORY.WFLASH_SM_DBM0.SECTOR.85.baseaddress:0x1400EA80
MEMORY.WFLASH_SM_DBM0.SECTOR.86.baseaddress:0x1400EB00
MEMORY.WFLASH_SM_DBM0.SECTOR.87.baseaddress:0x1400EB80
MEMORY.WFLASH_SM_DBM0.SECTOR.88.baseaddress:0x1400EC00
MEMORY.WFLASH_SM_DBM0.SECTOR.89.baseaddress:0x1400EC80
MEMORY.WFLASH_SM_DBM0.SECTOR.90.baseaddress:0x1400ED00
MEMORY.WFLASH_SM_DBM0.SECTOR.91.baseaddress:0x1400ED80
MEMORY.WFLASH_SM_DBM0.SECTOR.92.baseaddress:0x1400EE00
MEMORY.WFLASH_SM_DBM0.SECTOR.93.baseaddress:0x1400EE80
MEMORY.WFLASH_SM_DBM0.SECTOR.94.baseaddress:0x1400EF00
MEMORY.WFLASH_SM_DBM0.SECTOR.95.baseaddress:0x1400EF80
MEMORY.WFLASH_SM_DBM0.SECTOR.96.baseaddress:0x1400F000
MEMORY.WFLASH_SM_DBM0.SECTOR.97.baseaddress:0x1400F080
MEMORY.WFLASH_SM_DBM0.SECTOR.98.baseaddress:0x1400F100
MEMORY.WFLASH_SM_DBM0.SECTOR.99.baseaddress:0x1400F180
MEMORY.WFLASH_SM_DBM0.SECTOR.100.baseaddress:0x1400F200
MEMORY.WFLASH_SM_DBM0.SECTOR.101.baseaddress:0x1400F280
MEMORY.WFLASH_SM_DBM0.SECTOR.102.baseaddress:0x1400F300
MEMORY.WFLASH_SM_DBM0.SECTOR.103.baseaddress:0x1400F380
MEMORY.WFLASH_SM_DBM0.SECTOR.104.baseaddress:0x1400F400
MEMORY.WFLASH_SM_DBM0.SECTOR.105.baseaddress:0x1400F480
MEMORY.WFLASH_SM_DBM0.SECTOR.106.baseaddress:0x1400F500
MEMORY.WFLASH_SM_DBM0.SECTOR.107.baseaddress:0x1400F580
MEMORY.WFLASH_SM_DBM0.SECTOR.108.baseaddress:0x1400F600
MEMORY.WFLASH_SM_DBM0.SECTOR.109.baseaddress:0x1400F680
MEMORY.WFLASH_SM_DBM0.SECTOR.110.baseaddress:0x1400F700
MEMORY.WFLASH_SM_DBM0.SECTOR.111.baseaddress:0x1400F780
MEMORY.WFLASH_SM_DBM0.SECTOR.112.baseaddress:0x1400F800
MEMORY.WFLASH_SM_DBM0.SECTOR.113.baseaddress:0x1400F880
MEMORY.WFLASH_SM_DBM0.SECTOR.114.baseaddress:0x1400F900
MEMORY.WFLASH_SM_DBM0.SECTOR.115.baseaddress:0x1400F980
MEMORY.WFLASH_SM_DBM0.SECTOR.116.baseaddress:0x1400FA00
MEMORY.WFLASH_SM_DBM0.SECTOR.117.baseaddress:0x1400FA80
MEMORY.WFLASH_SM_DBM0.SECTOR.118.baseaddress:0x1400FB00
MEMORY.WFLASH_SM_DBM0.SECTOR.119.baseaddress:0x1400FB80
MEMORY.WFLASH_SM_DBM0.SECTOR.120.baseaddress:0x1400FC00
MEMORY.WFLASH_SM_DBM0.SECTOR.121.baseaddress:0x1400FC80
MEMORY.WFLASH_SM_DBM0.SECTOR.122.baseaddress:0x1400FD00
MEMORY.WFLASH_SM_DBM0.SECTOR.123.baseaddress:0x1400FD80
MEMORY.WFLASH_SM_DBM0.SECTOR.124.baseaddress:0x1400FE00
MEMORY.WFLASH_SM_DBM0.SECTOR.125.baseaddress:0x1400FE80
MEMORY.WFLASH_SM_DBM0.SECTOR.126.baseaddress:0x1400FF00
MEMORY.WFLASH_SM_DBM0.SECTOR.127.baseaddress:0x1400FF80
MEMORY.WFLASH_SM_DBM0.SECTOR.SIZE:0x80
MEMORY.WFLASH_SM_DBM1.baseaddress:0x1500C000
MEMORY.WFLASH_SM_DBM1.size:0x4000
MEMORY.WFLASH_SM_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127
MEMORY.WFLASH_SM_DBM1.SECTOR.0.baseaddress:0x1500C000
MEMORY.WFLASH_SM_DBM1.SECTOR.1.baseaddress:0x1500C080
MEMORY.WFLASH_SM_DBM1.SECTOR.2.baseaddress:0x1500C100
MEMORY.WFLASH_SM_DBM1.SECTOR.3.baseaddress:0x1500C180
MEMORY.WFLASH_SM_DBM1.SECTOR.4.baseaddress:0x1500C200
MEMORY.WFLASH_SM_DBM1.SECTOR.5.baseaddress:0x1500C280
MEMORY.WFLASH_SM_DBM1.SECTOR.6.baseaddress:0x1500C300
MEMORY.WFLASH_SM_DBM1.SECTOR.7.baseaddress:0x1500C380
MEMORY.WFLASH_SM_DBM1.SECTOR.8.baseaddress:0x1500C400
MEMORY.WFLASH_SM_DBM1.SECTOR.9.baseaddress:0x1500C480
MEMORY.WFLASH_SM_DBM1.SECTOR.10.baseaddress:0x1500C500
MEMORY.WFLASH_SM_DBM1.SECTOR.11.baseaddress:0x1500C580
MEMORY.WFLASH_SM_DBM1.SECTOR.12.baseaddress:0x1500C600
MEMORY.WFLASH_SM_DBM1.SECTOR.13.baseaddress:0x1500C680
MEMORY.WFLASH_SM_DBM1.SECTOR.14.baseaddress:0x1500C700
MEMORY.WFLASH_SM_DBM1.SECTOR.15.baseaddress:0x1500C780
MEMORY.WFLASH_SM_DBM1.SECTOR.16.baseaddress:0x1500C800
MEMORY.WFLASH_SM_DBM1.SECTOR.17.baseaddress:0x1500C880
MEMORY.WFLASH_SM_DBM1.SECTOR.18.baseaddress:0x1500C900
MEMORY.WFLASH_SM_DBM1.SECTOR.19.baseaddress:0x1500C980
MEMORY.WFLASH_SM_DBM1.SECTOR.20.baseaddress:0x1500CA00
MEMORY.WFLASH_SM_DBM1.SECTOR.21.baseaddress:0x1500CA80
MEMORY.WFLASH_SM_DBM1.SECTOR.22.baseaddress:0x1500CB00
MEMORY.WFLASH_SM_DBM1.SECTOR.23.baseaddress:0x1500CB80
MEMORY.WFLASH_SM_DBM1.SECTOR.24.baseaddress:0x1500CC00
MEMORY.WFLASH_SM_DBM1.SECTOR.25.baseaddress:0x1500CC80
MEMORY.WFLASH_SM_DBM1.SECTOR.26.baseaddress:0x1500CD00
MEMORY.WFLASH_SM_DBM1.SECTOR.27.baseaddress:0x1500CD80
MEMORY.WFLASH_SM_DBM1.SECTOR.28.baseaddress:0x1500CE00
MEMORY.WFLASH_SM_DBM1.SECTOR.29.baseaddress:0x1500CE80
MEMORY.WFLASH_SM_DBM1.SECTOR.30.baseaddress:0x1500CF00
MEMORY.WFLASH_SM_DBM1.SECTOR.31.baseaddress:0x1500CF80
MEMORY.WFLASH_SM_DBM1.SECTOR.32.baseaddress:0x1500D000
MEMORY.WFLASH_SM_DBM1.SECTOR.33.baseaddress:0x1500D080
MEMORY.WFLASH_SM_DBM1.SECTOR.34.baseaddress:0x1500D100
MEMORY.WFLASH_SM_DBM1.SECTOR.35.baseaddress:0x1500D180
MEMORY.WFLASH_SM_DBM1.SECTOR.36.baseaddress:0x1500D200
MEMORY.WFLASH_SM_DBM1.SECTOR.37.baseaddress:0x1500D280
MEMORY.WFLASH_SM_DBM1.SECTOR.38.baseaddress:0x1500D300
MEMORY.WFLASH_SM_DBM1.SECTOR.39.baseaddress:0x1500D380
MEMORY.WFLASH_SM_DBM1.SECTOR.40.baseaddress:0x1500D400
MEMORY.WFLASH_SM_DBM1.SECTOR.41.baseaddress:0x1500D480
MEMORY.WFLASH_SM_DBM1.SECTOR.42.baseaddress:0x1500D500
MEMORY.WFLASH_SM_DBM1.SECTOR.43.baseaddress:0x1500D580
MEMORY.WFLASH_SM_DBM1.SECTOR.44.baseaddress:0x1500D600
MEMORY.WFLASH_SM_DBM1.SECTOR.45.baseaddress:0x1500D680
MEMORY.WFLASH_SM_DBM1.SECTOR.46.baseaddress:0x1500D700
MEMORY.WFLASH_SM_DBM1.SECTOR.47.baseaddress:0x1500D780
MEMORY.WFLASH_SM_DBM1.SECTOR.48.baseaddress:0x1500D800
MEMORY.WFLASH_SM_DBM1.SECTOR.49.baseaddress:0x1500D880
MEMORY.WFLASH_SM_DBM1.SECTOR.50.baseaddress:0x1500D900
MEMORY.WFLASH_SM_DBM1.SECTOR.51.baseaddress:0x1500D980
MEMORY.WFLASH_SM_DBM1.SECTOR.52.baseaddress:0x1500DA00
MEMORY.WFLASH_SM_DBM1.SECTOR.53.baseaddress:0x1500DA80
MEMORY.WFLASH_SM_DBM1.SECTOR.54.baseaddress:0x1500DB00
MEMORY.WFLASH_SM_DBM1.SECTOR.55.baseaddress:0x1500DB80
MEMORY.WFLASH_SM_DBM1.SECTOR.56.baseaddress:0x1500DC00
MEMORY.WFLASH_SM_DBM1.SECTOR.57.baseaddress:0x1500DC80
MEMORY.WFLASH_SM_DBM1.SECTOR.58.baseaddress:0x1500DD00
MEMORY.WFLASH_SM_DBM1.SECTOR.59.baseaddress:0x1500DD80
MEMORY.WFLASH_SM_DBM1.SECTOR.60.baseaddress:0x1500DE00
MEMORY.WFLASH_SM_DBM1.SECTOR.61.baseaddress:0x1500DE80
MEMORY.WFLASH_SM_DBM1.SECTOR.62.baseaddress:0x1500DF00
MEMORY.WFLASH_SM_DBM1.SECTOR.63.baseaddress:0x1500DF80
MEMORY.WFLASH_SM_DBM1.SECTOR.64.baseaddress:0x1500E000
MEMORY.WFLASH_SM_DBM1.SECTOR.65.baseaddress:0x1500E080
MEMORY.WFLASH_SM_DBM1.SECTOR.66.baseaddress:0x1500E100
MEMORY.WFLASH_SM_DBM1.SECTOR.67.baseaddress:0x1500E180
MEMORY.WFLASH_SM_DBM1.SECTOR.68.baseaddress:0x1500E200
MEMORY.WFLASH_SM_DBM1.SECTOR.69.baseaddress:0x1500E280
MEMORY.WFLASH_SM_DBM1.SECTOR.70.baseaddress:0x1500E300
MEMORY.WFLASH_SM_DBM1.SECTOR.71.baseaddress:0x1500E380
MEMORY.WFLASH_SM_DBM1.SECTOR.72.baseaddress:0x1500E400
MEMORY.WFLASH_SM_DBM1.SECTOR.73.baseaddress:0x1500E480
MEMORY.WFLASH_SM_DBM1.SECTOR.74.baseaddress:0x1500E500
MEMORY.WFLASH_SM_DBM1.SECTOR.75.baseaddress:0x1500E580
MEMORY.WFLASH_SM_DBM1.SECTOR.76.baseaddress:0x1500E600
MEMORY.WFLASH_SM_DBM1.SECTOR.77.baseaddress:0x1500E680
MEMORY.WFLASH_SM_DBM1.SECTOR.78.baseaddress:0x1500E700
MEMORY.WFLASH_SM_DBM1.SECTOR.79.baseaddress:0x1500E780
MEMORY.WFLASH_SM_DBM1.SECTOR.80.baseaddress:0x1500E800
MEMORY.WFLASH_SM_DBM1.SECTOR.81.baseaddress:0x1500E880
MEMORY.WFLASH_SM_DBM1.SECTOR.82.baseaddress:0x1500E900
MEMORY.WFLASH_SM_DBM1.SECTOR.83.baseaddress:0x1500E980
MEMORY.WFLASH_SM_DBM1.SECTOR.84.baseaddress:0x1500EA00
MEMORY.WFLASH_SM_DBM1.SECTOR.85.baseaddress:0x1500EA80
MEMORY.WFLASH_SM_DBM1.SECTOR.86.baseaddress:0x1500EB00
MEMORY.WFLASH_SM_DBM1.SECTOR.87.baseaddress:0x1500EB80
MEMORY.WFLASH_SM_DBM1.SECTOR.88.baseaddress:0x1500EC00
MEMORY.WFLASH_SM_DBM1.SECTOR.89.baseaddress:0x1500EC80
MEMORY.WFLASH_SM_DBM1.SECTOR.90.baseaddress:0x1500ED00
MEMORY.WFLASH_SM_DBM1.SECTOR.91.baseaddress:0x1500ED80
MEMORY.WFLASH_SM_DBM1.SECTOR.92.baseaddress:0x1500EE00
MEMORY.WFLASH_SM_DBM1.SECTOR.93.baseaddress:0x1500EE80
MEMORY.WFLASH_SM_DBM1.SECTOR.94.baseaddress:0x1500EF00
MEMORY.WFLASH_SM_DBM1.SECTOR.95.baseaddress:0x1500EF80
MEMORY.WFLASH_SM_DBM1.SECTOR.96.baseaddress:0x1500F000
MEMORY.WFLASH_SM_DBM1.SECTOR.97.baseaddress:0x1500F080
MEMORY.WFLASH_SM_DBM1.SECTOR.98.baseaddress:0x1500F100
MEMORY.WFLASH_SM_DBM1.SECTOR.99.baseaddress:0x1500F180
MEMORY.WFLASH_SM_DBM1.SECTOR.100.baseaddress:0x1500F200
MEMORY.WFLASH_SM_DBM1.SECTOR.101.baseaddress:0x1500F280
MEMORY.WFLASH_SM_DBM1.SECTOR.102.baseaddress:0x1500F300
MEMORY.WFLASH_SM_DBM1.SECTOR.103.baseaddress:0x1500F380
MEMORY.WFLASH_SM_DBM1.SECTOR.104.baseaddress:0x1500F400
MEMORY.WFLASH_SM_DBM1.SECTOR.105.baseaddress:0x1500F480
MEMORY.WFLASH_SM_DBM1.SECTOR.106.baseaddress:0x1500F500
MEMORY.WFLASH_SM_DBM1.SECTOR.107.baseaddress:0x1500F580
MEMORY.WFLASH_SM_DBM1.SECTOR.108.baseaddress:0x1500F600
MEMORY.WFLASH_SM_DBM1.SECTOR.109.baseaddress:0x1500F680
MEMORY.WFLASH_SM_DBM1.SECTOR.110.baseaddress:0x1500F700
MEMORY.WFLASH_SM_DBM1.SECTOR.111.baseaddress:0x1500F780
MEMORY.WFLASH_SM_DBM1.SECTOR.112.baseaddress:0x1500F800
MEMORY.WFLASH_SM_DBM1.SECTOR.113.baseaddress:0x1500F880
MEMORY.WFLASH_SM_DBM1.SECTOR.114.baseaddress:0x1500F900
MEMORY.WFLASH_SM_DBM1.SECTOR.115.baseaddress:0x1500F980
MEMORY.WFLASH_SM_DBM1.SECTOR.116.baseaddress:0x1500FA00
MEMORY.WFLASH_SM_DBM1.SECTOR.117.baseaddress:0x1500FA80
MEMORY.WFLASH_SM_DBM1.SECTOR.118.baseaddress:0x1500FB00
MEMORY.WFLASH_SM_DBM1.SECTOR.119.baseaddress:0x1500FB80
MEMORY.WFLASH_SM_DBM1.SECTOR.120.baseaddress:0x1500FC00
MEMORY.WFLASH_SM_DBM1.SECTOR.121.baseaddress:0x1500FC80
MEMORY.WFLASH_SM_DBM1.SECTOR.122.baseaddress:0x1500FD00
MEMORY.WFLASH_SM_DBM1.SECTOR.123.baseaddress:0x1500FD80
MEMORY.WFLASH_SM_DBM1.SECTOR.124.baseaddress:0x1500FE00
MEMORY.WFLASH_SM_DBM1.SECTOR.125.baseaddress:0x1500FE80
MEMORY.WFLASH_SM_DBM1.SECTOR.126.baseaddress:0x1500FF00
MEMORY.WFLASH_SM_DBM1.SECTOR.127.baseaddress:0x1500FF80
MEMORY.WFLASH_SM_DBM1.SECTOR.SIZE:0x80
MEMORY.WFLASH_SM_SBM.baseaddress:0x14018000
MEMORY.WFLASH_SM_SBM.size:0x8000
MEMORY.WFLASH_SM_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255
MEMORY.WFLASH_SM_SBM.SECTOR.0.baseaddress:0x14018000
MEMORY.WFLASH_SM_SBM.SECTOR.1.baseaddress:0x14018080
MEMORY.WFLASH_SM_SBM.SECTOR.2.baseaddress:0x14018100
MEMORY.WFLASH_SM_SBM.SECTOR.3.baseaddress:0x14018180
MEMORY.WFLASH_SM_SBM.SECTOR.4.baseaddress:0x14018200
MEMORY.WFLASH_SM_SBM.SECTOR.5.baseaddress:0x14018280
MEMORY.WFLASH_SM_SBM.SECTOR.6.baseaddress:0x14018300
MEMORY.WFLASH_SM_SBM.SECTOR.7.baseaddress:0x14018380
MEMORY.WFLASH_SM_SBM.SECTOR.8.baseaddress:0x14018400
MEMORY.WFLASH_SM_SBM.SECTOR.9.baseaddress:0x14018480
MEMORY.WFLASH_SM_SBM.SECTOR.10.baseaddress:0x14018500
MEMORY.WFLASH_SM_SBM.SECTOR.11.baseaddress:0x14018580
MEMORY.WFLASH_SM_SBM.SECTOR.12.baseaddress:0x14018600
MEMORY.WFLASH_SM_SBM.SECTOR.13.baseaddress:0x14018680
MEMORY.WFLASH_SM_SBM.SECTOR.14.baseaddress:0x14018700
MEMORY.WFLASH_SM_SBM.SECTOR.15.baseaddress:0x14018780
MEMORY.WFLASH_SM_SBM.SECTOR.16.baseaddress:0x14018800
MEMORY.WFLASH_SM_SBM.SECTOR.17.baseaddress:0x14018880
MEMORY.WFLASH_SM_SBM.SECTOR.18.baseaddress:0x14018900
MEMORY.WFLASH_SM_SBM.SECTOR.19.baseaddress:0x14018980
MEMORY.WFLASH_SM_SBM.SECTOR.20.baseaddress:0x14018A00
MEMORY.WFLASH_SM_SBM.SECTOR.21.baseaddress:0x14018A80
MEMORY.WFLASH_SM_SBM.SECTOR.22.baseaddress:0x14018B00
MEMORY.WFLASH_SM_SBM.SECTOR.23.baseaddress:0x14018B80
MEMORY.WFLASH_SM_SBM.SECTOR.24.baseaddress:0x14018C00
MEMORY.WFLASH_SM_SBM.SECTOR.25.baseaddress:0x14018C80
MEMORY.WFLASH_SM_SBM.SECTOR.26.baseaddress:0x14018D00
MEMORY.WFLASH_SM_SBM.SECTOR.27.baseaddress:0x14018D80
MEMORY.WFLASH_SM_SBM.SECTOR.28.baseaddress:0x14018E00
MEMORY.WFLASH_SM_SBM.SECTOR.29.baseaddress:0x14018E80
MEMORY.WFLASH_SM_SBM.SECTOR.30.baseaddress:0x14018F00
MEMORY.WFLASH_SM_SBM.SECTOR.31.baseaddress:0x14018F80
MEMORY.WFLASH_SM_SBM.SECTOR.32.baseaddress:0x14019000
MEMORY.WFLASH_SM_SBM.SECTOR.33.baseaddress:0x14019080
MEMORY.WFLASH_SM_SBM.SECTOR.34.baseaddress:0x14019100
MEMORY.WFLASH_SM_SBM.SECTOR.35.baseaddress:0x14019180
MEMORY.WFLASH_SM_SBM.SECTOR.36.baseaddress:0x14019200
MEMORY.WFLASH_SM_SBM.SECTOR.37.baseaddress:0x14019280
MEMORY.WFLASH_SM_SBM.SECTOR.38.baseaddress:0x14019300
MEMORY.WFLASH_SM_SBM.SECTOR.39.baseaddress:0x14019380
MEMORY.WFLASH_SM_SBM.SECTOR.40.baseaddress:0x14019400
MEMORY.WFLASH_SM_SBM.SECTOR.41.baseaddress:0x14019480
MEMORY.WFLASH_SM_SBM.SECTOR.42.baseaddress:0x14019500
MEMORY.WFLASH_SM_SBM.SECTOR.43.baseaddress:0x14019580
MEMORY.WFLASH_SM_SBM.SECTOR.44.baseaddress:0x14019600
MEMORY.WFLASH_SM_SBM.SECTOR.45.baseaddress:0x14019680
MEMORY.WFLASH_SM_SBM.SECTOR.46.baseaddress:0x14019700
MEMORY.WFLASH_SM_SBM.SECTOR.47.baseaddress:0x14019780
MEMORY.WFLASH_SM_SBM.SECTOR.48.baseaddress:0x14019800
MEMORY.WFLASH_SM_SBM.SECTOR.49.baseaddress:0x14019880
MEMORY.WFLASH_SM_SBM.SECTOR.50.baseaddress:0x14019900
MEMORY.WFLASH_SM_SBM.SECTOR.51.baseaddress:0x14019980
MEMORY.WFLASH_SM_SBM.SECTOR.52.baseaddress:0x14019A00
MEMORY.WFLASH_SM_SBM.SECTOR.53.baseaddress:0x14019A80
MEMORY.WFLASH_SM_SBM.SECTOR.54.baseaddress:0x14019B00
MEMORY.WFLASH_SM_SBM.SECTOR.55.baseaddress:0x14019B80
MEMORY.WFLASH_SM_SBM.SECTOR.56.baseaddress:0x14019C00
MEMORY.WFLASH_SM_SBM.SECTOR.57.baseaddress:0x14019C80
MEMORY.WFLASH_SM_SBM.SECTOR.58.baseaddress:0x14019D00
MEMORY.WFLASH_SM_SBM.SECTOR.59.baseaddress:0x14019D80
MEMORY.WFLASH_SM_SBM.SECTOR.60.baseaddress:0x14019E00
MEMORY.WFLASH_SM_SBM.SECTOR.61.baseaddress:0x14019E80
MEMORY.WFLASH_SM_SBM.SECTOR.62.baseaddress:0x14019F00
MEMORY.WFLASH_SM_SBM.SECTOR.63.baseaddress:0x14019F80
MEMORY.WFLASH_SM_SBM.SECTOR.64.baseaddress:0x1401A000
MEMORY.WFLASH_SM_SBM.SECTOR.65.baseaddress:0x1401A080
MEMORY.WFLASH_SM_SBM.SECTOR.66.baseaddress:0x1401A100
MEMORY.WFLASH_SM_SBM.SECTOR.67.baseaddress:0x1401A180
MEMORY.WFLASH_SM_SBM.SECTOR.68.baseaddress:0x1401A200
MEMORY.WFLASH_SM_SBM.SECTOR.69.baseaddress:0x1401A280
MEMORY.WFLASH_SM_SBM.SECTOR.70.baseaddress:0x1401A300
MEMORY.WFLASH_SM_SBM.SECTOR.71.baseaddress:0x1401A380
MEMORY.WFLASH_SM_SBM.SECTOR.72.baseaddress:0x1401A400
MEMORY.WFLASH_SM_SBM.SECTOR.73.baseaddress:0x1401A480
MEMORY.WFLASH_SM_SBM.SECTOR.74.baseaddress:0x1401A500
MEMORY.WFLASH_SM_SBM.SECTOR.75.baseaddress:0x1401A580
MEMORY.WFLASH_SM_SBM.SECTOR.76.baseaddress:0x1401A600
MEMORY.WFLASH_SM_SBM.SECTOR.77.baseaddress:0x1401A680
MEMORY.WFLASH_SM_SBM.SECTOR.78.baseaddress:0x1401A700
MEMORY.WFLASH_SM_SBM.SECTOR.79.baseaddress:0x1401A780
MEMORY.WFLASH_SM_SBM.SECTOR.80.baseaddress:0x1401A800
MEMORY.WFLASH_SM_SBM.SECTOR.81.baseaddress:0x1401A880
MEMORY.WFLASH_SM_SBM.SECTOR.82.baseaddress:0x1401A900
MEMORY.WFLASH_SM_SBM.SECTOR.83.baseaddress:0x1401A980
MEMORY.WFLASH_SM_SBM.SECTOR.84.baseaddress:0x1401AA00
MEMORY.WFLASH_SM_SBM.SECTOR.85.baseaddress:0x1401AA80
MEMORY.WFLASH_SM_SBM.SECTOR.86.baseaddress:0x1401AB00
MEMORY.WFLASH_SM_SBM.SECTOR.87.baseaddress:0x1401AB80
MEMORY.WFLASH_SM_SBM.SECTOR.88.baseaddress:0x1401AC00
MEMORY.WFLASH_SM_SBM.SECTOR.89.baseaddress:0x1401AC80
MEMORY.WFLASH_SM_SBM.SECTOR.90.baseaddress:0x1401AD00
MEMORY.WFLASH_SM_SBM.SECTOR.91.baseaddress:0x1401AD80
MEMORY.WFLASH_SM_SBM.SECTOR.92.baseaddress:0x1401AE00
MEMORY.WFLASH_SM_SBM.SECTOR.93.baseaddress:0x1401AE80
MEMORY.WFLASH_SM_SBM.SECTOR.94.baseaddress:0x1401AF00
MEMORY.WFLASH_SM_SBM.SECTOR.95.baseaddress:0x1401AF80
MEMORY.WFLASH_SM_SBM.SECTOR.96.baseaddress:0x1401B000
MEMORY.WFLASH_SM_SBM.SECTOR.97.baseaddress:0x1401B080
MEMORY.WFLASH_SM_SBM.SECTOR.98.baseaddress:0x1401B100
MEMORY.WFLASH_SM_SBM.SECTOR.99.baseaddress:0x1401B180
MEMORY.WFLASH_SM_SBM.SECTOR.100.baseaddress:0x1401B200
MEMORY.WFLASH_SM_SBM.SECTOR.101.baseaddress:0x1401B280
MEMORY.WFLASH_SM_SBM.SECTOR.102.baseaddress:0x1401B300
MEMORY.WFLASH_SM_SBM.SECTOR.103.baseaddress:0x1401B380
MEMORY.WFLASH_SM_SBM.SECTOR.104.baseaddress:0x1401B400
MEMORY.WFLASH_SM_SBM.SECTOR.105.baseaddress:0x1401B480
MEMORY.WFLASH_SM_SBM.SECTOR.106.baseaddress:0x1401B500
MEMORY.WFLASH_SM_SBM.SECTOR.107.baseaddress:0x1401B580
MEMORY.WFLASH_SM_SBM.SECTOR.108.baseaddress:0x1401B600
MEMORY.WFLASH_SM_SBM.SECTOR.109.baseaddress:0x1401B680
MEMORY.WFLASH_SM_SBM.SECTOR.110.baseaddress:0x1401B700
MEMORY.WFLASH_SM_SBM.SECTOR.111.baseaddress:0x1401B780
MEMORY.WFLASH_SM_SBM.SECTOR.112.baseaddress:0x1401B800
MEMORY.WFLASH_SM_SBM.SECTOR.113.baseaddress:0x1401B880
MEMORY.WFLASH_SM_SBM.SECTOR.114.baseaddress:0x1401B900
MEMORY.WFLASH_SM_SBM.SECTOR.115.baseaddress:0x1401B980
MEMORY.WFLASH_SM_SBM.SECTOR.116.baseaddress:0x1401BA00
MEMORY.WFLASH_SM_SBM.SECTOR.117.baseaddress:0x1401BA80
MEMORY.WFLASH_SM_SBM.SECTOR.118.baseaddress:0x1401BB00
MEMORY.WFLASH_SM_SBM.SECTOR.119.baseaddress:0x1401BB80
MEMORY.WFLASH_SM_SBM.SECTOR.120.baseaddress:0x1401BC00
MEMORY.WFLASH_SM_SBM.SECTOR.121.baseaddress:0x1401BC80
MEMORY.WFLASH_SM_SBM.SECTOR.122.baseaddress:0x1401BD00
MEMORY.WFLASH_SM_SBM.SECTOR.123.baseaddress:0x1401BD80
MEMORY.WFLASH_SM_SBM.SECTOR.124.baseaddress:0x1401BE00
MEMORY.WFLASH_SM_SBM.SECTOR.125.baseaddress:0x1401BE80
MEMORY.WFLASH_SM_SBM.SECTOR.126.baseaddress:0x1401BF00
MEMORY.WFLASH_SM_SBM.SECTOR.127.baseaddress:0x1401BF80
MEMORY.WFLASH_SM_SBM.SECTOR.128.baseaddress:0x1401C000
MEMORY.WFLASH_SM_SBM.SECTOR.129.baseaddress:0x1401C080
MEMORY.WFLASH_SM_SBM.SECTOR.130.baseaddress:0x1401C100
MEMORY.WFLASH_SM_SBM.SECTOR.131.baseaddress:0x1401C180
MEMORY.WFLASH_SM_SBM.SECTOR.132.baseaddress:0x1401C200
MEMORY.WFLASH_SM_SBM.SECTOR.133.baseaddress:0x1401C280
MEMORY.WFLASH_SM_SBM.SECTOR.134.baseaddress:0x1401C300
MEMORY.WFLASH_SM_SBM.SECTOR.135.baseaddress:0x1401C380
MEMORY.WFLASH_SM_SBM.SECTOR.136.baseaddress:0x1401C400
MEMORY.WFLASH_SM_SBM.SECTOR.137.baseaddress:0x1401C480
MEMORY.WFLASH_SM_SBM.SECTOR.138.baseaddress:0x1401C500
MEMORY.WFLASH_SM_SBM.SECTOR.139.baseaddress:0x1401C580
MEMORY.WFLASH_SM_SBM.SECTOR.140.baseaddress:0x1401C600
MEMORY.WFLASH_SM_SBM.SECTOR.141.baseaddress:0x1401C680
MEMORY.WFLASH_SM_SBM.SECTOR.142.baseaddress:0x1401C700
MEMORY.WFLASH_SM_SBM.SECTOR.143.baseaddress:0x1401C780
MEMORY.WFLASH_SM_SBM.SECTOR.144.baseaddress:0x1401C800
MEMORY.WFLASH_SM_SBM.SECTOR.145.baseaddress:0x1401C880
MEMORY.WFLASH_SM_SBM.SECTOR.146.baseaddress:0x1401C900
MEMORY.WFLASH_SM_SBM.SECTOR.147.baseaddress:0x1401C980
MEMORY.WFLASH_SM_SBM.SECTOR.148.baseaddress:0x1401CA00
MEMORY.WFLASH_SM_SBM.SECTOR.149.baseaddress:0x1401CA80
MEMORY.WFLASH_SM_SBM.SECTOR.150.baseaddress:0x1401CB00
MEMORY.WFLASH_SM_SBM.SECTOR.151.baseaddress:0x1401CB80
MEMORY.WFLASH_SM_SBM.SECTOR.152.baseaddress:0x1401CC00
MEMORY.WFLASH_SM_SBM.SECTOR.153.baseaddress:0x1401CC80
MEMORY.WFLASH_SM_SBM.SECTOR.154.baseaddress:0x1401CD00
MEMORY.WFLASH_SM_SBM.SECTOR.155.baseaddress:0x1401CD80
MEMORY.WFLASH_SM_SBM.SECTOR.156.baseaddress:0x1401CE00
MEMORY.WFLASH_SM_SBM.SECTOR.157.baseaddress:0x1401CE80
MEMORY.WFLASH_SM_SBM.SECTOR.158.baseaddress:0x1401CF00
MEMORY.WFLASH_SM_SBM.SECTOR.159.baseaddress:0x1401CF80
MEMORY.WFLASH_SM_SBM.SECTOR.160.baseaddress:0x1401D000
MEMORY.WFLASH_SM_SBM.SECTOR.161.baseaddress:0x1401D080
MEMORY.WFLASH_SM_SBM.SECTOR.162.baseaddress:0x1401D100
MEMORY.WFLASH_SM_SBM.SECTOR.163.baseaddress:0x1401D180
MEMORY.WFLASH_SM_SBM.SECTOR.164.baseaddress:0x1401D200
MEMORY.WFLASH_SM_SBM.SECTOR.165.baseaddress:0x1401D280
MEMORY.WFLASH_SM_SBM.SECTOR.166.baseaddress:0x1401D300
MEMORY.WFLASH_SM_SBM.SECTOR.167.baseaddress:0x1401D380
MEMORY.WFLASH_SM_SBM.SECTOR.168.baseaddress:0x1401D400
MEMORY.WFLASH_SM_SBM.SECTOR.169.baseaddress:0x1401D480
MEMORY.WFLASH_SM_SBM.SECTOR.170.baseaddress:0x1401D500
MEMORY.WFLASH_SM_SBM.SECTOR.171.baseaddress:0x1401D580
MEMORY.WFLASH_SM_SBM.SECTOR.172.baseaddress:0x1401D600
MEMORY.WFLASH_SM_SBM.SECTOR.173.baseaddress:0x1401D680
MEMORY.WFLASH_SM_SBM.SECTOR.174.baseaddress:0x1401D700
MEMORY.WFLASH_SM_SBM.SECTOR.175.baseaddress:0x1401D780
MEMORY.WFLASH_SM_SBM.SECTOR.176.baseaddress:0x1401D800
MEMORY.WFLASH_SM_SBM.SECTOR.177.baseaddress:0x1401D880
MEMORY.WFLASH_SM_SBM.SECTOR.178.baseaddress:0x1401D900
MEMORY.WFLASH_SM_SBM.SECTOR.179.baseaddress:0x1401D980
MEMORY.WFLASH_SM_SBM.SECTOR.180.baseaddress:0x1401DA00
MEMORY.WFLASH_SM_SBM.SECTOR.181.baseaddress:0x1401DA80
MEMORY.WFLASH_SM_SBM.SECTOR.182.baseaddress:0x1401DB00
MEMORY.WFLASH_SM_SBM.SECTOR.183.baseaddress:0x1401DB80
MEMORY.WFLASH_SM_SBM.SECTOR.184.baseaddress:0x1401DC00
MEMORY.WFLASH_SM_SBM.SECTOR.185.baseaddress:0x1401DC80
MEMORY.WFLASH_SM_SBM.SECTOR.186.baseaddress:0x1401DD00
MEMORY.WFLASH_SM_SBM.SECTOR.187.baseaddress:0x1401DD80
MEMORY.WFLASH_SM_SBM.SECTOR.188.baseaddress:0x1401DE00
MEMORY.WFLASH_SM_SBM.SECTOR.189.baseaddress:0x1401DE80
MEMORY.WFLASH_SM_SBM.SECTOR.190.baseaddress:0x1401DF00
MEMORY.WFLASH_SM_SBM.SECTOR.191.baseaddress:0x1401DF80
MEMORY.WFLASH_SM_SBM.SECTOR.192.baseaddress:0x1401E000
MEMORY.WFLASH_SM_SBM.SECTOR.193.baseaddress:0x1401E080
MEMORY.WFLASH_SM_SBM.SECTOR.194.baseaddress:0x1401E100
MEMORY.WFLASH_SM_SBM.SECTOR.195.baseaddress:0x1401E180
MEMORY.WFLASH_SM_SBM.SECTOR.196.baseaddress:0x1401E200
MEMORY.WFLASH_SM_SBM.SECTOR.197.baseaddress:0x1401E280
MEMORY.WFLASH_SM_SBM.SECTOR.198.baseaddress:0x1401E300
MEMORY.WFLASH_SM_SBM.SECTOR.199.baseaddress:0x1401E380
MEMORY.WFLASH_SM_SBM.SECTOR.200.baseaddress:0x1401E400
MEMORY.WFLASH_SM_SBM.SECTOR.201.baseaddress:0x1401E480
MEMORY.WFLASH_SM_SBM.SECTOR.202.baseaddress:0x1401E500
MEMORY.WFLASH_SM_SBM.SECTOR.203.baseaddress:0x1401E580
MEMORY.WFLASH_SM_SBM.SECTOR.204.baseaddress:0x1401E600
MEMORY.WFLASH_SM_SBM.SECTOR.205.baseaddress:0x1401E680
MEMORY.WFLASH_SM_SBM.SECTOR.206.baseaddress:0x1401E700
MEMORY.WFLASH_SM_SBM.SECTOR.207.baseaddress:0x1401E780
MEMORY.WFLASH_SM_SBM.SECTOR.208.baseaddress:0x1401E800
MEMORY.WFLASH_SM_SBM.SECTOR.209.baseaddress:0x1401E880
MEMORY.WFLASH_SM_SBM.SECTOR.210.baseaddress:0x1401E900
MEMORY.WFLASH_SM_SBM.SECTOR.211.baseaddress:0x1401E980
MEMORY.WFLASH_SM_SBM.SECTOR.212.baseaddress:0x1401EA00
MEMORY.WFLASH_SM_SBM.SECTOR.213.baseaddress:0x1401EA80
MEMORY.WFLASH_SM_SBM.SECTOR.214.baseaddress:0x1401EB00
MEMORY.WFLASH_SM_SBM.SECTOR.215.baseaddress:0x1401EB80
MEMORY.WFLASH_SM_SBM.SECTOR.216.baseaddress:0x1401EC00
MEMORY.WFLASH_SM_SBM.SECTOR.217.baseaddress:0x1401EC80
MEMORY.WFLASH_SM_SBM.SECTOR.218.baseaddress:0x1401ED00
MEMORY.WFLASH_SM_SBM.SECTOR.219.baseaddress:0x1401ED80
MEMORY.WFLASH_SM_SBM.SECTOR.220.baseaddress:0x1401EE00
MEMORY.WFLASH_SM_SBM.SECTOR.221.baseaddress:0x1401EE80
MEMORY.WFLASH_SM_SBM.SECTOR.222.baseaddress:0x1401EF00
MEMORY.WFLASH_SM_SBM.SECTOR.223.baseaddress:0x1401EF80
MEMORY.WFLASH_SM_SBM.SECTOR.224.baseaddress:0x1401F000
MEMORY.WFLASH_SM_SBM.SECTOR.225.baseaddress:0x1401F080
MEMORY.WFLASH_SM_SBM.SECTOR.226.baseaddress:0x1401F100
MEMORY.WFLASH_SM_SBM.SECTOR.227.baseaddress:0x1401F180
MEMORY.WFLASH_SM_SBM.SECTOR.228.baseaddress:0x1401F200
MEMORY.WFLASH_SM_SBM.SECTOR.229.baseaddress:0x1401F280
MEMORY.WFLASH_SM_SBM.SECTOR.230.baseaddress:0x1401F300
MEMORY.WFLASH_SM_SBM.SECTOR.231.baseaddress:0x1401F380
MEMORY.WFLASH_SM_SBM.SECTOR.232.baseaddress:0x1401F400
MEMORY.WFLASH_SM_SBM.SECTOR.233.baseaddress:0x1401F480
MEMORY.WFLASH_SM_SBM.SECTOR.234.baseaddress:0x1401F500
MEMORY.WFLASH_SM_SBM.SECTOR.235.baseaddress:0x1401F580
MEMORY.WFLASH_SM_SBM.SECTOR.236.baseaddress:0x1401F600
MEMORY.WFLASH_SM_SBM.SECTOR.237.baseaddress:0x1401F680
MEMORY.WFLASH_SM_SBM.SECTOR.238.baseaddress:0x1401F700
MEMORY.WFLASH_SM_SBM.SECTOR.239.baseaddress:0x1401F780
MEMORY.WFLASH_SM_SBM.SECTOR.240.baseaddress:0x1401F800
MEMORY.WFLASH_SM_SBM.SECTOR.241.baseaddress:0x1401F880
MEMORY.WFLASH_SM_SBM.SECTOR.242.baseaddress:0x1401F900
MEMORY.WFLASH_SM_SBM.SECTOR.243.baseaddress:0x1401F980
MEMORY.WFLASH_SM_SBM.SECTOR.244.baseaddress:0x1401FA00
MEMORY.WFLASH_SM_SBM.SECTOR.245.baseaddress:0x1401FA80
MEMORY.WFLASH_SM_SBM.SECTOR.246.baseaddress:0x1401FB00
MEMORY.WFLASH_SM_SBM.SECTOR.247.baseaddress:0x1401FB80
MEMORY.WFLASH_SM_SBM.SECTOR.248.baseaddress:0x1401FC00
MEMORY.WFLASH_SM_SBM.SECTOR.249.baseaddress:0x1401FC80
MEMORY.WFLASH_SM_SBM.SECTOR.250.baseaddress:0x1401FD00
MEMORY.WFLASH_SM_SBM.SECTOR.251.baseaddress:0x1401FD80
MEMORY.WFLASH_SM_SBM.SECTOR.252.baseaddress:0x1401FE00
MEMORY.WFLASH_SM_SBM.SECTOR.253.baseaddress:0x1401FE80
MEMORY.WFLASH_SM_SBM.SECTOR.254.baseaddress:0x1401FF00
MEMORY.WFLASH_SM_SBM.SECTOR.255.baseaddress:0x1401FF80
MEMORY.WFLASH_SM_SBM.SECTOR.SIZE:0x80

################################################################################
#
# PASS
#
PASS.instances:0
PASS.0.analog_signals:I_TEMP_KELVIN,SARMUX_MOTOR.0,SARMUX_MOTOR.1,SARMUX_MOTOR.2,SARMUX_PADS.0,SARMUX_PADS.1,SARMUX_PADS.2,SARMUX_PADS.3,SARMUX_PADS.4,SARMUX_PADS.5,SARMUX_PADS.8,SARMUX_PADS.9,SARMUX_PADS.10,SARMUX_PADS.11,SARMUX_PADS.12,SARMUX_PADS.13,SARMUX_PADS.16,SARMUX_PADS.17,SARMUX_PADS.36,SARMUX_PADS.37,SARMUX_PADS.38,SARMUX_PADS.39,SARMUX_PADS.40,SARMUX_PADS.44,SARMUX_PADS.45,SARMUX_PADS.46,SARMUX_PADS.47,SARMUX_PADS.48,SARMUX_PADS.49,SARMUX_PADS.50,SARMUX_PADS.51,SARMUX_PADS.52,SARMUX_PADS.53,SARMUX_PADS.54,SARMUX_PADS.55,SARMUX_PADS.64,SARMUX_PADS.65,SARMUX_PADS.66,SARMUX_PADS.67,SARMUX_PADS.68,SARMUX_PADS.69,SARMUX_PADS.70,SARMUX_PADS.71,VE_TEMP_KELVIN
PASS.0.interrupts.sar.0:96
PASS.0.interrupts.sar.1:97
PASS.0.interrupts.sar.2:98
PASS.0.interrupts.sar.3:99
PASS.0.interrupts.sar.4:100
PASS.0.interrupts.sar.5:101
PASS.0.interrupts.sar.6:102
PASS.0.interrupts.sar.7:103
PASS.0.interrupts.sar.8:104
PASS.0.interrupts.sar.9:105
PASS.0.interrupts.sar.10:106
PASS.0.interrupts.sar.11:107
PASS.0.interrupts.sar.12:108
PASS.0.interrupts.sar.13:109
PASS.0.interrupts.sar.14:110
PASS.0.interrupts.sar.15:111
PASS.0.interrupts.sar.16:112
PASS.0.interrupts.sar.17:113
PASS.0.interrupts.sar.18:114
PASS.0.interrupts.sar.19:115
PASS.0.interrupts.sar.20:116
PASS.0.interrupts.sar.21:117
PASS.0.interrupts.sar.22:118
PASS.0.interrupts.sar.23:119
PASS.0.interrupts.sar.32:120
PASS.0.interrupts.sar.33:121
PASS.0.interrupts.sar.34:122
PASS.0.interrupts.sar.35:123
PASS.0.interrupts.sar.36:124
PASS.0.interrupts.sar.37:125
PASS.0.interrupts.sar.38:126
PASS.0.interrupts.sar.39:127
PASS.0.interrupts.sar.40:128
PASS.0.interrupts.sar.41:129
PASS.0.interrupts.sar.42:130
PASS.0.interrupts.sar.43:131
PASS.0.interrupts.sar.44:132
PASS.0.interrupts.sar.45:133
PASS.0.interrupts.sar.46:134
PASS.0.interrupts.sar.47:135
PASS.0.interrupts.sar.48:136
PASS.0.interrupts.sar.49:137
PASS.0.interrupts.sar.50:138
PASS.0.interrupts.sar.51:139
PASS.0.interrupts.sar.52:140
PASS.0.interrupts.sar.53:141
PASS.0.interrupts.sar.54:142
PASS.0.interrupts.sar.55:143
PASS.0.interrupts.sar.56:144
PASS.0.interrupts.sar.57:145
PASS.0.interrupts.sar.58:146
PASS.0.interrupts.sar.59:147
PASS.0.interrupts.sar.60:148
PASS.0.interrupts.sar.61:149
PASS.0.interrupts.sar.62:150
PASS.0.interrupts.sar.63:151
PASS.0.interrupts.sar.64:152
PASS.0.interrupts.sar.65:153
PASS.0.interrupts.sar.66:154
PASS.0.interrupts.sar.67:155
PASS.0.interrupts.sar.68:156
PASS.0.interrupts.sar.69:157
PASS.0.interrupts.sar.70:158
PASS.0.interrupts.sar.71:159
PASS.0.pins.I_TEMP_KELVIN:PASS_0_I_TEMP_KELVIN
PASS.0.pins.SAR_EXT_MUX_EN:PASS_0_SAR_EXT_MUX_EN_1,PASS_0_SAR_EXT_MUX_EN_2
PASS.0.pins.SAR_EXT_MUX_SEL:PASS_0_SAR_EXT_MUX_SEL_3,PASS_0_SAR_EXT_MUX_SEL_4,PASS_0_SAR_EXT_MUX_SEL_6,PASS_0_SAR_EXT_MUX_SEL_7,PASS_0_SAR_EXT_MUX_SEL_8
PASS.0.pins.SARMUX_MOTOR:PASS_0_SARMUX_MOTOR_0,PASS_0_SARMUX_MOTOR_1,PASS_0_SARMUX_MOTOR_2
PASS.0.pins.SARMUX_PADS:PASS_0_SARMUX_PADS_0,PASS_0_SARMUX_PADS_1,PASS_0_SARMUX_PADS_2,PASS_0_SARMUX_PADS_3,PASS_0_SARMUX_PADS_4,PASS_0_SARMUX_PADS_5,PASS_0_SARMUX_PADS_8,PASS_0_SARMUX_PADS_9,PASS_0_SARMUX_PADS_10,PASS_0_SARMUX_PADS_11,PASS_0_SARMUX_PADS_12,PASS_0_SARMUX_PADS_13,PASS_0_SARMUX_PADS_16,PASS_0_SARMUX_PADS_17,PASS_0_SARMUX_PADS_36,PASS_0_SARMUX_PADS_37,PASS_0_SARMUX_PADS_38,PASS_0_SARMUX_PADS_39,PASS_0_SARMUX_PADS_40,PASS_0_SARMUX_PADS_44,PASS_0_SARMUX_PADS_45,PASS_0_SARMUX_PADS_46,PASS_0_SARMUX_PADS_47,PASS_0_SARMUX_PADS_48,PASS_0_SARMUX_PADS_49,PASS_0_SARMUX_PADS_50,PASS_0_SARMUX_PADS_51,PASS_0_SARMUX_PADS_52,PASS_0_SARMUX_PADS_53,PASS_0_SARMUX_PADS_54,PASS_0_SARMUX_PADS_55,PASS_0_SARMUX_PADS_64,PASS_0_SARMUX_PADS_65,PASS_0_SARMUX_PADS_66,PASS_0_SARMUX_PADS_67,PASS_0_SARMUX_PADS_68,PASS_0_SARMUX_PADS_69,PASS_0_SARMUX_PADS_70,PASS_0_SARMUX_PADS_71
PASS.0.pins.VE_TEMP_KELVIN:PASS_0_VE_TEMP_KELVIN
PASS.0.regBaseAddr:0x40900000
PASS.0.trigg.FROM.CPUSS.CTI_TR_OUT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.CPUSS.DW0_TR_OUT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.CPUSS.TR_FAULT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.CPUSS.ZERO.signals:PASS_0_TR_DEBUG_FREEZE,PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.EVTGEN.0.TR_OUT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.PASS.0.TR_SAR_GEN_OUT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.PERI.TR_IO_INPUT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.TCPWM.0.TR_OUT1.signals:PASS_0_TR_SAR_CH_IN_0,PASS_0_TR_SAR_CH_IN_1,PASS_0_TR_SAR_CH_IN_2,PASS_0_TR_SAR_CH_IN_3,PASS_0_TR_SAR_CH_IN_4,PASS_0_TR_SAR_CH_IN_5,PASS_0_TR_SAR_CH_IN_6,PASS_0_TR_SAR_CH_IN_7,PASS_0_TR_SAR_CH_IN_8,PASS_0_TR_SAR_CH_IN_9,PASS_0_TR_SAR_CH_IN_10,PASS_0_TR_SAR_CH_IN_11,PASS_0_TR_SAR_CH_IN_12,PASS_0_TR_SAR_CH_IN_13,PASS_0_TR_SAR_CH_IN_14,PASS_0_TR_SAR_CH_IN_15,PASS_0_TR_SAR_CH_IN_16,PASS_0_TR_SAR_CH_IN_17,PASS_0_TR_SAR_CH_IN_18,PASS_0_TR_SAR_CH_IN_19,PASS_0_TR_SAR_CH_IN_20,PASS_0_TR_SAR_CH_IN_21,PASS_0_TR_SAR_CH_IN_22,PASS_0_TR_SAR_CH_IN_23,PASS_0_TR_SAR_CH_IN_32,PASS_0_TR_SAR_CH_IN_33,PASS_0_TR_SAR_CH_IN_34,PASS_0_TR_SAR_CH_IN_35,PASS_0_TR_SAR_CH_IN_36,PASS_0_TR_SAR_CH_IN_37,PASS_0_TR_SAR_CH_IN_38,PASS_0_TR_SAR_CH_IN_39,PASS_0_TR_SAR_CH_IN_40,PASS_0_TR_SAR_CH_IN_41,PASS_0_TR_SAR_CH_IN_42,PASS_0_TR_SAR_CH_IN_43,PASS_0_TR_SAR_CH_IN_44,PASS_0_TR_SAR_CH_IN_45,PASS_0_TR_SAR_CH_IN_46,PASS_0_TR_SAR_CH_IN_47,PASS_0_TR_SAR_CH_IN_48,PASS_0_TR_SAR_CH_IN_49,PASS_0_TR_SAR_CH_IN_50,PASS_0_TR_SAR_CH_IN_51,PASS_0_TR_SAR_CH_IN_52,PASS_0_TR_SAR_CH_IN_53,PASS_0_TR_SAR_CH_IN_54,PASS_0_TR_SAR_CH_IN_55,PASS_0_TR_SAR_CH_IN_56,PASS_0_TR_SAR_CH_IN_57,PASS_0_TR_SAR_CH_IN_58,PASS_0_TR_SAR_CH_IN_59,PASS_0_TR_SAR_CH_IN_60,PASS_0_TR_SAR_CH_IN_61,PASS_0_TR_SAR_CH_IN_62,PASS_0_TR_SAR_CH_IN_63,PASS_0_TR_SAR_CH_IN_64,PASS_0_TR_SAR_CH_IN_65,PASS_0_TR_SAR_CH_IN_66,PASS_0_TR_SAR_CH_IN_67,PASS_0_TR_SAR_CH_IN_68,PASS_0_TR_SAR_CH_IN_69,PASS_0_TR_SAR_CH_IN_70,PASS_0_TR_SAR_CH_IN_71,PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.TR_GROUP.9.OUTPUT.signals:PASS_0_TR_DEBUG_FREEZE
PASS.0.trigg.FROM.TR_GROUP.10.OUTPUT.signals:PASS_0_TR_DEBUG_FREEZE
PASS.0.trigg.INPUT.TR_DEBUG_FREEZE.signal:PASS_0_TR_DEBUG_FREEZE
PASS.0.trigg.INPUT.TR_SAR_CH_IN.0.signal:PASS_0_TR_SAR_CH_IN_0
PASS.0.trigg.INPUT.TR_SAR_CH_IN.1.signal:PASS_0_TR_SAR_CH_IN_1
PASS.0.trigg.INPUT.TR_SAR_CH_IN.2.signal:PASS_0_TR_SAR_CH_IN_2
PASS.0.trigg.INPUT.TR_SAR_CH_IN.3.signal:PASS_0_TR_SAR_CH_IN_3
PASS.0.trigg.INPUT.TR_SAR_CH_IN.4.signal:PASS_0_TR_SAR_CH_IN_4
PASS.0.trigg.INPUT.TR_SAR_CH_IN.5.signal:PASS_0_TR_SAR_CH_IN_5
PASS.0.trigg.INPUT.TR_SAR_CH_IN.6.signal:PASS_0_TR_SAR_CH_IN_6
PASS.0.trigg.INPUT.TR_SAR_CH_IN.7.signal:PASS_0_TR_SAR_CH_IN_7
PASS.0.trigg.INPUT.TR_SAR_CH_IN.8.signal:PASS_0_TR_SAR_CH_IN_8
PASS.0.trigg.INPUT.TR_SAR_CH_IN.9.signal:PASS_0_TR_SAR_CH_IN_9
PASS.0.trigg.INPUT.TR_SAR_CH_IN.10.signal:PASS_0_TR_SAR_CH_IN_10
PASS.0.trigg.INPUT.TR_SAR_CH_IN.11.signal:PASS_0_TR_SAR_CH_IN_11
PASS.0.trigg.INPUT.TR_SAR_CH_IN.12.signal:PASS_0_TR_SAR_CH_IN_12
PASS.0.trigg.INPUT.TR_SAR_CH_IN.13.signal:PASS_0_TR_SAR_CH_IN_13
PASS.0.trigg.INPUT.TR_SAR_CH_IN.14.signal:PASS_0_TR_SAR_CH_IN_14
PASS.0.trigg.INPUT.TR_SAR_CH_IN.15.signal:PASS_0_TR_SAR_CH_IN_15
PASS.0.trigg.INPUT.TR_SAR_CH_IN.16.signal:PASS_0_TR_SAR_CH_IN_16
PASS.0.trigg.INPUT.TR_SAR_CH_IN.17.signal:PASS_0_TR_SAR_CH_IN_17
PASS.0.trigg.INPUT.TR_SAR_CH_IN.18.signal:PASS_0_TR_SAR_CH_IN_18
PASS.0.trigg.INPUT.TR_SAR_CH_IN.19.signal:PASS_0_TR_SAR_CH_IN_19
PASS.0.trigg.INPUT.TR_SAR_CH_IN.20.signal:PASS_0_TR_SAR_CH_IN_20
PASS.0.trigg.INPUT.TR_SAR_CH_IN.21.signal:PASS_0_TR_SAR_CH_IN_21
PASS.0.trigg.INPUT.TR_SAR_CH_IN.22.signal:PASS_0_TR_SAR_CH_IN_22
PASS.0.trigg.INPUT.TR_SAR_CH_IN.23.signal:PASS_0_TR_SAR_CH_IN_23
PASS.0.trigg.INPUT.TR_SAR_CH_IN.32.signal:PASS_0_TR_SAR_CH_IN_32
PASS.0.trigg.INPUT.TR_SAR_CH_IN.33.signal:PASS_0_TR_SAR_CH_IN_33
PASS.0.trigg.INPUT.TR_SAR_CH_IN.34.signal:PASS_0_TR_SAR_CH_IN_34
PASS.0.trigg.INPUT.TR_SAR_CH_IN.35.signal:PASS_0_TR_SAR_CH_IN_35
PASS.0.trigg.INPUT.TR_SAR_CH_IN.36.signal:PASS_0_TR_SAR_CH_IN_36
PASS.0.trigg.INPUT.TR_SAR_CH_IN.37.signal:PASS_0_TR_SAR_CH_IN_37
PASS.0.trigg.INPUT.TR_SAR_CH_IN.38.signal:PASS_0_TR_SAR_CH_IN_38
PASS.0.trigg.INPUT.TR_SAR_CH_IN.39.signal:PASS_0_TR_SAR_CH_IN_39
PASS.0.trigg.INPUT.TR_SAR_CH_IN.40.signal:PASS_0_TR_SAR_CH_IN_40
PASS.0.trigg.INPUT.TR_SAR_CH_IN.41.signal:PASS_0_TR_SAR_CH_IN_41
PASS.0.trigg.INPUT.TR_SAR_CH_IN.42.signal:PASS_0_TR_SAR_CH_IN_42
PASS.0.trigg.INPUT.TR_SAR_CH_IN.43.signal:PASS_0_TR_SAR_CH_IN_43
PASS.0.trigg.INPUT.TR_SAR_CH_IN.44.signal:PASS_0_TR_SAR_CH_IN_44
PASS.0.trigg.INPUT.TR_SAR_CH_IN.45.signal:PASS_0_TR_SAR_CH_IN_45
PASS.0.trigg.INPUT.TR_SAR_CH_IN.46.signal:PASS_0_TR_SAR_CH_IN_46
PASS.0.trigg.INPUT.TR_SAR_CH_IN.47.signal:PASS_0_TR_SAR_CH_IN_47
PASS.0.trigg.INPUT.TR_SAR_CH_IN.48.signal:PASS_0_TR_SAR_CH_IN_48
PASS.0.trigg.INPUT.TR_SAR_CH_IN.49.signal:PASS_0_TR_SAR_CH_IN_49
PASS.0.trigg.INPUT.TR_SAR_CH_IN.50.signal:PASS_0_TR_SAR_CH_IN_50
PASS.0.trigg.INPUT.TR_SAR_CH_IN.51.signal:PASS_0_TR_SAR_CH_IN_51
PASS.0.trigg.INPUT.TR_SAR_CH_IN.52.signal:PASS_0_TR_SAR_CH_IN_52
PASS.0.trigg.INPUT.TR_SAR_CH_IN.53.signal:PASS_0_TR_SAR_CH_IN_53
PASS.0.trigg.INPUT.TR_SAR_CH_IN.54.signal:PASS_0_TR_SAR_CH_IN_54
PASS.0.trigg.INPUT.TR_SAR_CH_IN.55.signal:PASS_0_TR_SAR_CH_IN_55
PASS.0.trigg.INPUT.TR_SAR_CH_IN.56.signal:PASS_0_TR_SAR_CH_IN_56
PASS.0.trigg.INPUT.TR_SAR_CH_IN.57.signal:PASS_0_TR_SAR_CH_IN_57
PASS.0.trigg.INPUT.TR_SAR_CH_IN.58.signal:PASS_0_TR_SAR_CH_IN_58
PASS.0.trigg.INPUT.TR_SAR_CH_IN.59.signal:PASS_0_TR_SAR_CH_IN_59
PASS.0.trigg.INPUT.TR_SAR_CH_IN.60.signal:PASS_0_TR_SAR_CH_IN_60
PASS.0.trigg.INPUT.TR_SAR_CH_IN.61.signal:PASS_0_TR_SAR_CH_IN_61
PASS.0.trigg.INPUT.TR_SAR_CH_IN.62.signal:PASS_0_TR_SAR_CH_IN_62
PASS.0.trigg.INPUT.TR_SAR_CH_IN.63.signal:PASS_0_TR_SAR_CH_IN_63
PASS.0.trigg.INPUT.TR_SAR_CH_IN.64.signal:PASS_0_TR_SAR_CH_IN_64
PASS.0.trigg.INPUT.TR_SAR_CH_IN.65.signal:PASS_0_TR_SAR_CH_IN_65
PASS.0.trigg.INPUT.TR_SAR_CH_IN.66.signal:PASS_0_TR_SAR_CH_IN_66
PASS.0.trigg.INPUT.TR_SAR_CH_IN.67.signal:PASS_0_TR_SAR_CH_IN_67
PASS.0.trigg.INPUT.TR_SAR_CH_IN.68.signal:PASS_0_TR_SAR_CH_IN_68
PASS.0.trigg.INPUT.TR_SAR_CH_IN.69.signal:PASS_0_TR_SAR_CH_IN_69
PASS.0.trigg.INPUT.TR_SAR_CH_IN.70.signal:PASS_0_TR_SAR_CH_IN_70
PASS.0.trigg.INPUT.TR_SAR_CH_IN.71.signal:PASS_0_TR_SAR_CH_IN_71
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.0.signal:PASS_0_TR_SAR_GEN_IN_0
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.1.signal:PASS_0_TR_SAR_GEN_IN_1
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.2.signal:PASS_0_TR_SAR_GEN_IN_2
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.3.signal:PASS_0_TR_SAR_GEN_IN_3
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.4.signal:PASS_0_TR_SAR_GEN_IN_4
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.5.signal:PASS_0_TR_SAR_GEN_IN_5
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.6.signal:PASS_0_TR_SAR_GEN_IN_6
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.7.signal:PASS_0_TR_SAR_GEN_IN_7
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.8.signal:PASS_0_TR_SAR_GEN_IN_8
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.9.signal:PASS_0_TR_SAR_GEN_IN_9
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.10.signal:PASS_0_TR_SAR_GEN_IN_10
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.11.signal:PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.0.signal:PASS_0_TR_SAR_CH_DONE_0
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.1.signal:PASS_0_TR_SAR_CH_DONE_1
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.2.signal:PASS_0_TR_SAR_CH_DONE_2
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.3.signal:PASS_0_TR_SAR_CH_DONE_3
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.4.signal:PASS_0_TR_SAR_CH_DONE_4
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.5.signal:PASS_0_TR_SAR_CH_DONE_5
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.6.signal:PASS_0_TR_SAR_CH_DONE_6
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.7.signal:PASS_0_TR_SAR_CH_DONE_7
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.8.signal:PASS_0_TR_SAR_CH_DONE_8
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.9.signal:PASS_0_TR_SAR_CH_DONE_9
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.10.signal:PASS_0_TR_SAR_CH_DONE_10
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.11.signal:PASS_0_TR_SAR_CH_DONE_11
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.12.signal:PASS_0_TR_SAR_CH_DONE_12
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.13.signal:PASS_0_TR_SAR_CH_DONE_13
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.14.signal:PASS_0_TR_SAR_CH_DONE_14
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.15.signal:PASS_0_TR_SAR_CH_DONE_15
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.16.signal:PASS_0_TR_SAR_CH_DONE_16
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.17.signal:PASS_0_TR_SAR_CH_DONE_17
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.18.signal:PASS_0_TR_SAR_CH_DONE_18
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.19.signal:PASS_0_TR_SAR_CH_DONE_19
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.20.signal:PASS_0_TR_SAR_CH_DONE_20
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.21.signal:PASS_0_TR_SAR_CH_DONE_21
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.22.signal:PASS_0_TR_SAR_CH_DONE_22
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.23.signal:PASS_0_TR_SAR_CH_DONE_23
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.32.signal:PASS_0_TR_SAR_CH_DONE_32
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.33.signal:PASS_0_TR_SAR_CH_DONE_33
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.34.signal:PASS_0_TR_SAR_CH_DONE_34
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.35.signal:PASS_0_TR_SAR_CH_DONE_35
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.36.signal:PASS_0_TR_SAR_CH_DONE_36
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.37.signal:PASS_0_TR_SAR_CH_DONE_37
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.38.signal:PASS_0_TR_SAR_CH_DONE_38
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.39.signal:PASS_0_TR_SAR_CH_DONE_39
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.40.signal:PASS_0_TR_SAR_CH_DONE_40
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.41.signal:PASS_0_TR_SAR_CH_DONE_41
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.42.signal:PASS_0_TR_SAR_CH_DONE_42
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.43.signal:PASS_0_TR_SAR_CH_DONE_43
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.44.signal:PASS_0_TR_SAR_CH_DONE_44
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.45.signal:PASS_0_TR_SAR_CH_DONE_45
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.46.signal:PASS_0_TR_SAR_CH_DONE_46
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.47.signal:PASS_0_TR_SAR_CH_DONE_47
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.48.signal:PASS_0_TR_SAR_CH_DONE_48
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.49.signal:PASS_0_TR_SAR_CH_DONE_49
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.50.signal:PASS_0_TR_SAR_CH_DONE_50
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.51.signal:PASS_0_TR_SAR_CH_DONE_51
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.52.signal:PASS_0_TR_SAR_CH_DONE_52
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.53.signal:PASS_0_TR_SAR_CH_DONE_53
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.54.signal:PASS_0_TR_SAR_CH_DONE_54
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.55.signal:PASS_0_TR_SAR_CH_DONE_55
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.56.signal:PASS_0_TR_SAR_CH_DONE_56
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.57.signal:PASS_0_TR_SAR_CH_DONE_57
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.58.signal:PASS_0_TR_SAR_CH_DONE_58
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.59.signal:PASS_0_TR_SAR_CH_DONE_59
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.60.signal:PASS_0_TR_SAR_CH_DONE_60
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.61.signal:PASS_0_TR_SAR_CH_DONE_61
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.62.signal:PASS_0_TR_SAR_CH_DONE_62
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.63.signal:PASS_0_TR_SAR_CH_DONE_63
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.64.signal:PASS_0_TR_SAR_CH_DONE_64
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.65.signal:PASS_0_TR_SAR_CH_DONE_65
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.66.signal:PASS_0_TR_SAR_CH_DONE_66
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.67.signal:PASS_0_TR_SAR_CH_DONE_67
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.68.signal:PASS_0_TR_SAR_CH_DONE_68
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.69.signal:PASS_0_TR_SAR_CH_DONE_69
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.70.signal:PASS_0_TR_SAR_CH_DONE_70
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.71.signal:PASS_0_TR_SAR_CH_DONE_71
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.0.signal:PASS_0_TR_SAR_CH_RANGEVIO_0
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.1.signal:PASS_0_TR_SAR_CH_RANGEVIO_1
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.2.signal:PASS_0_TR_SAR_CH_RANGEVIO_2
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.3.signal:PASS_0_TR_SAR_CH_RANGEVIO_3
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.4.signal:PASS_0_TR_SAR_CH_RANGEVIO_4
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.5.signal:PASS_0_TR_SAR_CH_RANGEVIO_5
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.6.signal:PASS_0_TR_SAR_CH_RANGEVIO_6
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.7.signal:PASS_0_TR_SAR_CH_RANGEVIO_7
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.8.signal:PASS_0_TR_SAR_CH_RANGEVIO_8
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.9.signal:PASS_0_TR_SAR_CH_RANGEVIO_9
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.10.signal:PASS_0_TR_SAR_CH_RANGEVIO_10
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.11.signal:PASS_0_TR_SAR_CH_RANGEVIO_11
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.12.signal:PASS_0_TR_SAR_CH_RANGEVIO_12
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.13.signal:PASS_0_TR_SAR_CH_RANGEVIO_13
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.14.signal:PASS_0_TR_SAR_CH_RANGEVIO_14
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.15.signal:PASS_0_TR_SAR_CH_RANGEVIO_15
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.16.signal:PASS_0_TR_SAR_CH_RANGEVIO_16
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.17.signal:PASS_0_TR_SAR_CH_RANGEVIO_17
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.18.signal:PASS_0_TR_SAR_CH_RANGEVIO_18
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.19.signal:PASS_0_TR_SAR_CH_RANGEVIO_19
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.20.signal:PASS_0_TR_SAR_CH_RANGEVIO_20
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.21.signal:PASS_0_TR_SAR_CH_RANGEVIO_21
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.22.signal:PASS_0_TR_SAR_CH_RANGEVIO_22
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.23.signal:PASS_0_TR_SAR_CH_RANGEVIO_23
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.32.signal:PASS_0_TR_SAR_CH_RANGEVIO_32
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.33.signal:PASS_0_TR_SAR_CH_RANGEVIO_33
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.34.signal:PASS_0_TR_SAR_CH_RANGEVIO_34
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.35.signal:PASS_0_TR_SAR_CH_RANGEVIO_35
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.36.signal:PASS_0_TR_SAR_CH_RANGEVIO_36
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.37.signal:PASS_0_TR_SAR_CH_RANGEVIO_37
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.38.signal:PASS_0_TR_SAR_CH_RANGEVIO_38
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.39.signal:PASS_0_TR_SAR_CH_RANGEVIO_39
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.40.signal:PASS_0_TR_SAR_CH_RANGEVIO_40
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.41.signal:PASS_0_TR_SAR_CH_RANGEVIO_41
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.42.signal:PASS_0_TR_SAR_CH_RANGEVIO_42
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.43.signal:PASS_0_TR_SAR_CH_RANGEVIO_43
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.44.signal:PASS_0_TR_SAR_CH_RANGEVIO_44
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.45.signal:PASS_0_TR_SAR_CH_RANGEVIO_45
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.46.signal:PASS_0_TR_SAR_CH_RANGEVIO_46
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.47.signal:PASS_0_TR_SAR_CH_RANGEVIO_47
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.48.signal:PASS_0_TR_SAR_CH_RANGEVIO_48
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.49.signal:PASS_0_TR_SAR_CH_RANGEVIO_49
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.50.signal:PASS_0_TR_SAR_CH_RANGEVIO_50
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.51.signal:PASS_0_TR_SAR_CH_RANGEVIO_51
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.52.signal:PASS_0_TR_SAR_CH_RANGEVIO_52
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.53.signal:PASS_0_TR_SAR_CH_RANGEVIO_53
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.54.signal:PASS_0_TR_SAR_CH_RANGEVIO_54
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.55.signal:PASS_0_TR_SAR_CH_RANGEVIO_55
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.56.signal:PASS_0_TR_SAR_CH_RANGEVIO_56
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.57.signal:PASS_0_TR_SAR_CH_RANGEVIO_57
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.58.signal:PASS_0_TR_SAR_CH_RANGEVIO_58
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.59.signal:PASS_0_TR_SAR_CH_RANGEVIO_59
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.60.signal:PASS_0_TR_SAR_CH_RANGEVIO_60
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.61.signal:PASS_0_TR_SAR_CH_RANGEVIO_61
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.62.signal:PASS_0_TR_SAR_CH_RANGEVIO_62
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.63.signal:PASS_0_TR_SAR_CH_RANGEVIO_63
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.64.signal:PASS_0_TR_SAR_CH_RANGEVIO_64
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.65.signal:PASS_0_TR_SAR_CH_RANGEVIO_65
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.66.signal:PASS_0_TR_SAR_CH_RANGEVIO_66
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.67.signal:PASS_0_TR_SAR_CH_RANGEVIO_67
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.68.signal:PASS_0_TR_SAR_CH_RANGEVIO_68
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.69.signal:PASS_0_TR_SAR_CH_RANGEVIO_69
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.70.signal:PASS_0_TR_SAR_CH_RANGEVIO_70
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.71.signal:PASS_0_TR_SAR_CH_RANGEVIO_71
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.0.signal:PASS_0_TR_SAR_GEN_OUT_0
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.1.signal:PASS_0_TR_SAR_GEN_OUT_1
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.2.signal:PASS_0_TR_SAR_GEN_OUT_2
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.3.signal:PASS_0_TR_SAR_GEN_OUT_3
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.4.signal:PASS_0_TR_SAR_GEN_OUT_4
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.5.signal:PASS_0_TR_SAR_GEN_OUT_5
PASS.0.trigg.TO.CPUSS.DW0_TR_IN.signals:PASS_0_TR_SAR_CH_DONE_0,PASS_0_TR_SAR_CH_DONE_1,PASS_0_TR_SAR_CH_DONE_2,PASS_0_TR_SAR_CH_DONE_3,PASS_0_TR_SAR_CH_DONE_4,PASS_0_TR_SAR_CH_DONE_5,PASS_0_TR_SAR_CH_DONE_6,PASS_0_TR_SAR_CH_DONE_7,PASS_0_TR_SAR_CH_DONE_8,PASS_0_TR_SAR_CH_DONE_9,PASS_0_TR_SAR_CH_DONE_10,PASS_0_TR_SAR_CH_DONE_11,PASS_0_TR_SAR_CH_DONE_12,PASS_0_TR_SAR_CH_DONE_13,PASS_0_TR_SAR_CH_DONE_14,PASS_0_TR_SAR_CH_DONE_15,PASS_0_TR_SAR_CH_DONE_16,PASS_0_TR_SAR_CH_DONE_17,PASS_0_TR_SAR_CH_DONE_18,PASS_0_TR_SAR_CH_DONE_19,PASS_0_TR_SAR_CH_DONE_20,PASS_0_TR_SAR_CH_DONE_21,PASS_0_TR_SAR_CH_DONE_22,PASS_0_TR_SAR_CH_DONE_23,PASS_0_TR_SAR_CH_DONE_32,PASS_0_TR_SAR_CH_DONE_33,PASS_0_TR_SAR_CH_DONE_34,PASS_0_TR_SAR_CH_DONE_35,PASS_0_TR_SAR_CH_DONE_36,PASS_0_TR_SAR_CH_DONE_37,PASS_0_TR_SAR_CH_DONE_38,PASS_0_TR_SAR_CH_DONE_39,PASS_0_TR_SAR_CH_DONE_40,PASS_0_TR_SAR_CH_DONE_41,PASS_0_TR_SAR_CH_DONE_42,PASS_0_TR_SAR_CH_DONE_43,PASS_0_TR_SAR_CH_DONE_44,PASS_0_TR_SAR_CH_DONE_45,PASS_0_TR_SAR_CH_DONE_46,PASS_0_TR_SAR_CH_DONE_47,PASS_0_TR_SAR_CH_DONE_48,PASS_0_TR_SAR_CH_DONE_49,PASS_0_TR_SAR_CH_DONE_50,PASS_0_TR_SAR_CH_DONE_51,PASS_0_TR_SAR_CH_DONE_52,PASS_0_TR_SAR_CH_DONE_53,PASS_0_TR_SAR_CH_DONE_54,PASS_0_TR_SAR_CH_DONE_55,PASS_0_TR_SAR_CH_DONE_56,PASS_0_TR_SAR_CH_DONE_57,PASS_0_TR_SAR_CH_DONE_58,PASS_0_TR_SAR_CH_DONE_59,PASS_0_TR_SAR_CH_DONE_60,PASS_0_TR_SAR_CH_DONE_61,PASS_0_TR_SAR_CH_DONE_62,PASS_0_TR_SAR_CH_DONE_63,PASS_0_TR_SAR_CH_DONE_64,PASS_0_TR_SAR_CH_DONE_65,PASS_0_TR_SAR_CH_DONE_66,PASS_0_TR_SAR_CH_DONE_67,PASS_0_TR_SAR_CH_DONE_68,PASS_0_TR_SAR_CH_DONE_69,PASS_0_TR_SAR_CH_DONE_70,PASS_0_TR_SAR_CH_DONE_71
PASS.0.trigg.TO.CPUSS.DW1_TR_IN.signals:PASS_0_TR_SAR_GEN_OUT_0,PASS_0_TR_SAR_GEN_OUT_1,PASS_0_TR_SAR_GEN_OUT_2,PASS_0_TR_SAR_GEN_OUT_3,PASS_0_TR_SAR_GEN_OUT_4,PASS_0_TR_SAR_GEN_OUT_5
PASS.0.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:PASS_0_TR_SAR_GEN_OUT_0,PASS_0_TR_SAR_GEN_OUT_1,PASS_0_TR_SAR_GEN_OUT_2,PASS_0_TR_SAR_GEN_OUT_3,PASS_0_TR_SAR_GEN_OUT_4,PASS_0_TR_SAR_GEN_OUT_5
PASS.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:PASS_0_TR_SAR_GEN_OUT_0,PASS_0_TR_SAR_GEN_OUT_1,PASS_0_TR_SAR_GEN_OUT_2,PASS_0_TR_SAR_GEN_OUT_3,PASS_0_TR_SAR_GEN_OUT_4,PASS_0_TR_SAR_GEN_OUT_5
PASS.0.trigg.TO.TCPWM.0.TR_ONE_CNT_IN.signals:PASS_0_TR_SAR_CH_RANGEVIO_0,PASS_0_TR_SAR_CH_RANGEVIO_1,PASS_0_TR_SAR_CH_RANGEVIO_2,PASS_0_TR_SAR_CH_RANGEVIO_3,PASS_0_TR_SAR_CH_RANGEVIO_4,PASS_0_TR_SAR_CH_RANGEVIO_5,PASS_0_TR_SAR_CH_RANGEVIO_6,PASS_0_TR_SAR_CH_RANGEVIO_7,PASS_0_TR_SAR_CH_RANGEVIO_8,PASS_0_TR_SAR_CH_RANGEVIO_9,PASS_0_TR_SAR_CH_RANGEVIO_10,PASS_0_TR_SAR_CH_RANGEVIO_11,PASS_0_TR_SAR_CH_RANGEVIO_12,PASS_0_TR_SAR_CH_RANGEVIO_13,PASS_0_TR_SAR_CH_RANGEVIO_14,PASS_0_TR_SAR_CH_RANGEVIO_15,PASS_0_TR_SAR_CH_RANGEVIO_16,PASS_0_TR_SAR_CH_RANGEVIO_17,PASS_0_TR_SAR_CH_RANGEVIO_18,PASS_0_TR_SAR_CH_RANGEVIO_19,PASS_0_TR_SAR_CH_RANGEVIO_20,PASS_0_TR_SAR_CH_RANGEVIO_21,PASS_0_TR_SAR_CH_RANGEVIO_22,PASS_0_TR_SAR_CH_RANGEVIO_23,PASS_0_TR_SAR_CH_RANGEVIO_32,PASS_0_TR_SAR_CH_RANGEVIO_33,PASS_0_TR_SAR_CH_RANGEVIO_34,PASS_0_TR_SAR_CH_RANGEVIO_35,PASS_0_TR_SAR_CH_RANGEVIO_36,PASS_0_TR_SAR_CH_RANGEVIO_37,PASS_0_TR_SAR_CH_RANGEVIO_38,PASS_0_TR_SAR_CH_RANGEVIO_39,PASS_0_TR_SAR_CH_RANGEVIO_40,PASS_0_TR_SAR_CH_RANGEVIO_41,PASS_0_TR_SAR_CH_RANGEVIO_42,PASS_0_TR_SAR_CH_RANGEVIO_43,PASS_0_TR_SAR_CH_RANGEVIO_44,PASS_0_TR_SAR_CH_RANGEVIO_45,PASS_0_TR_SAR_CH_RANGEVIO_46,PASS_0_TR_SAR_CH_RANGEVIO_47,PASS_0_TR_SAR_CH_RANGEVIO_48,PASS_0_TR_SAR_CH_RANGEVIO_49,PASS_0_TR_SAR_CH_RANGEVIO_50,PASS_0_TR_SAR_CH_RANGEVIO_51,PASS_0_TR_SAR_CH_RANGEVIO_52,PASS_0_TR_SAR_CH_RANGEVIO_53,PASS_0_TR_SAR_CH_RANGEVIO_54,PASS_0_TR_SAR_CH_RANGEVIO_55,PASS_0_TR_SAR_CH_RANGEVIO_56,PASS_0_TR_SAR_CH_RANGEVIO_57,PASS_0_TR_SAR_CH_RANGEVIO_58,PASS_0_TR_SAR_CH_RANGEVIO_59,PASS_0_TR_SAR_CH_RANGEVIO_60,PASS_0_TR_SAR_CH_RANGEVIO_61,PASS_0_TR_SAR_CH_RANGEVIO_62,PASS_0_TR_SAR_CH_RANGEVIO_63,PASS_0_TR_SAR_CH_RANGEVIO_64,PASS_0_TR_SAR_CH_RANGEVIO_65,PASS_0_TR_SAR_CH_RANGEVIO_66,PASS_0_TR_SAR_CH_RANGEVIO_67,PASS_0_TR_SAR_CH_RANGEVIO_68,PASS_0_TR_SAR_CH_RANGEVIO_69,PASS_0_TR_SAR_CH_RANGEVIO_70,PASS_0_TR_SAR_CH_RANGEVIO_71
PASS.0.trigg.TO.TR_GROUP.8.INPUT.signals:PASS_0_TR_SAR_GEN_OUT_0,PASS_0_TR_SAR_GEN_OUT_1,PASS_0_TR_SAR_GEN_OUT_2,PASS_0_TR_SAR_GEN_OUT_3,PASS_0_TR_SAR_GEN_OUT_4,PASS_0_TR_SAR_GEN_OUT_5
PASS.0.CLOCK_SAR.0:PCLK_PASS0_CLOCK_SAR0
PASS.0.CLOCK_SAR.1:PCLK_PASS0_CLOCK_SAR1
PASS.0.CLOCK_SAR.2:PCLK_PASS0_CLOCK_SAR2
PASS.0.PASS_SAR.instances:0,1,2
PASS.0.PASS_SAR.0.SAR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
PASS.0.PASS_SAR.1.SAR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
PASS.0.PASS_SAR.2.SAR.instances:0,1,2,3,4,5,6,7
PASS.0.SAR.SAR_ADC0:1
PASS.0.SAR_ADC_NR:3
PASS.0.SAR_SLICE_NR.instances:0,1,2
PASS.0.SAR_SLICE_NR.0.SAR.SAR_ADC_PRESENT:1
PASS.0.SAR_SLICE_NR.0.SAR.SAR_AVERAGE:1
PASS.0.SAR_SLICE_NR.0.SAR.SAR_CHAN_NR:24
PASS.0.SAR_SLICE_NR.0.SAR.SAR_MUX_IN:24
PASS.0.SAR_SLICE_NR.0.SAR.SAR_PULSEDET:1
PASS.0.SAR_SLICE_NR.0.SAR.SAR_RANGEDET:1
PASS.0.SAR_SLICE_NR.1.SAR.SAR_ADC_PRESENT:1
PASS.0.SAR_SLICE_NR.1.SAR.SAR_AVERAGE:1
PASS.0.SAR_SLICE_NR.1.SAR.SAR_CHAN_NR:32
PASS.0.SAR_SLICE_NR.1.SAR.SAR_MUX_IN:32
PASS.0.SAR_SLICE_NR.1.SAR.SAR_PULSEDET:1
PASS.0.SAR_SLICE_NR.1.SAR.SAR_RANGEDET:1
PASS.0.SAR_SLICE_NR.2.SAR.SAR_ADC_PRESENT:1
PASS.0.SAR_SLICE_NR.2.SAR.SAR_AVERAGE:1
PASS.0.SAR_SLICE_NR.2.SAR.SAR_CHAN_NR:8
PASS.0.SAR_SLICE_NR.2.SAR.SAR_MUX_IN:8
PASS.0.SAR_SLICE_NR.2.SAR.SAR_PULSEDET:1
PASS.0.SAR_SLICE_NR.2.SAR.SAR_RANGEDET:1
PASS.DdcName:mxs40epass
PASS.VersionSuffix:E_phase2

################################################################################
#
# PERI
#
PERI.pins.TR_IO_INPUT:PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31
PERI.pins.TR_IO_OUTPUT:PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.regBaseAddr:0x40000000
PERI.trigg.FROM.CPUSS.ZERO.signals:PERI_TR_DBG_FREEZE,PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.trigg.FROM.TR_GROUP.9.OUTPUT.signals:PERI_TR_DBG_FREEZE,PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.trigg.FROM.TR_GROUP.10.OUTPUT.signals:PERI_TR_DBG_FREEZE,PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.trigg.INPUT.TR_DBG_FREEZE.signal:PERI_TR_DBG_FREEZE
PERI.trigg.INPUT.TR_IO_OUTPUT.0.signal:PERI_TR_IO_OUTPUT_0
PERI.trigg.INPUT.TR_IO_OUTPUT.1.signal:PERI_TR_IO_OUTPUT_1
PERI.trigg.OUTPUT.TR_IO_INPUT.0.signal:PERI_TR_IO_INPUT_0
PERI.trigg.OUTPUT.TR_IO_INPUT.1.signal:PERI_TR_IO_INPUT_1
PERI.trigg.OUTPUT.TR_IO_INPUT.2.signal:PERI_TR_IO_INPUT_2
PERI.trigg.OUTPUT.TR_IO_INPUT.3.signal:PERI_TR_IO_INPUT_3
PERI.trigg.OUTPUT.TR_IO_INPUT.4.signal:PERI_TR_IO_INPUT_4
PERI.trigg.OUTPUT.TR_IO_INPUT.5.signal:PERI_TR_IO_INPUT_5
PERI.trigg.OUTPUT.TR_IO_INPUT.6.signal:PERI_TR_IO_INPUT_6
PERI.trigg.OUTPUT.TR_IO_INPUT.7.signal:PERI_TR_IO_INPUT_7
PERI.trigg.OUTPUT.TR_IO_INPUT.8.signal:PERI_TR_IO_INPUT_8
PERI.trigg.OUTPUT.TR_IO_INPUT.9.signal:PERI_TR_IO_INPUT_9
PERI.trigg.OUTPUT.TR_IO_INPUT.10.signal:PERI_TR_IO_INPUT_10
PERI.trigg.OUTPUT.TR_IO_INPUT.11.signal:PERI_TR_IO_INPUT_11
PERI.trigg.OUTPUT.TR_IO_INPUT.12.signal:PERI_TR_IO_INPUT_12
PERI.trigg.OUTPUT.TR_IO_INPUT.13.signal:PERI_TR_IO_INPUT_13
PERI.trigg.OUTPUT.TR_IO_INPUT.14.signal:PERI_TR_IO_INPUT_14
PERI.trigg.OUTPUT.TR_IO_INPUT.15.signal:PERI_TR_IO_INPUT_15
PERI.trigg.OUTPUT.TR_IO_INPUT.16.signal:PERI_TR_IO_INPUT_16
PERI.trigg.OUTPUT.TR_IO_INPUT.17.signal:PERI_TR_IO_INPUT_17
PERI.trigg.OUTPUT.TR_IO_INPUT.18.signal:PERI_TR_IO_INPUT_18
PERI.trigg.OUTPUT.TR_IO_INPUT.19.signal:PERI_TR_IO_INPUT_19
PERI.trigg.OUTPUT.TR_IO_INPUT.20.signal:PERI_TR_IO_INPUT_20
PERI.trigg.OUTPUT.TR_IO_INPUT.21.signal:PERI_TR_IO_INPUT_21
PERI.trigg.OUTPUT.TR_IO_INPUT.22.signal:PERI_TR_IO_INPUT_22
PERI.trigg.OUTPUT.TR_IO_INPUT.23.signal:PERI_TR_IO_INPUT_23
PERI.trigg.OUTPUT.TR_IO_INPUT.24.signal:PERI_TR_IO_INPUT_24
PERI.trigg.OUTPUT.TR_IO_INPUT.25.signal:PERI_TR_IO_INPUT_25
PERI.trigg.OUTPUT.TR_IO_INPUT.26.signal:PERI_TR_IO_INPUT_26
PERI.trigg.OUTPUT.TR_IO_INPUT.27.signal:PERI_TR_IO_INPUT_27
PERI.trigg.OUTPUT.TR_IO_INPUT.28.signal:PERI_TR_IO_INPUT_28
PERI.trigg.OUTPUT.TR_IO_INPUT.29.signal:PERI_TR_IO_INPUT_29
PERI.trigg.OUTPUT.TR_IO_INPUT.30.signal:PERI_TR_IO_INPUT_30
PERI.trigg.OUTPUT.TR_IO_INPUT.31.signal:PERI_TR_IO_INPUT_31
PERI.trigg.TO.CPUSS.DW0_TR_IN.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15
PERI.trigg.TO.CPUSS.DW1_TR_IN.signals:PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23,PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31
PERI.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23,PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31
PERI.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23,PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31
PERI.trigg.TO.TR_GROUP.8.INPUT.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23,PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31
PERI.CLOCK.instances:0
PERI.CLOCK.0.clocks:PCLK_CANFD0_CLOCK_CAN0,PCLK_CANFD0_CLOCK_CAN1,PCLK_CANFD0_CLOCK_CAN2,PCLK_CANFD0_CLOCK_CAN3,PCLK_CANFD1_CLOCK_CAN0,PCLK_CANFD1_CLOCK_CAN1,PCLK_CANFD1_CLOCK_CAN2,PCLK_CANFD1_CLOCK_CAN3,PCLK_CPUSS_CLOCK_TRACE_IN,PCLK_CXPI0_CLOCK_CH_EN0,PCLK_CXPI0_CLOCK_CH_EN1,PCLK_CXPI0_CLOCK_CH_EN2,PCLK_CXPI0_CLOCK_CH_EN3,PCLK_LIN0_CLOCK_CH_EN0,PCLK_LIN0_CLOCK_CH_EN1,PCLK_LIN0_CLOCK_CH_EN2,PCLK_LIN0_CLOCK_CH_EN3,PCLK_LIN0_CLOCK_CH_EN4,PCLK_LIN0_CLOCK_CH_EN5,PCLK_LIN0_CLOCK_CH_EN6,PCLK_LIN0_CLOCK_CH_EN7,PCLK_LIN0_CLOCK_CH_EN8,PCLK_LIN0_CLOCK_CH_EN9,PCLK_LIN0_CLOCK_CH_EN10,PCLK_LIN0_CLOCK_CH_EN11,PCLK_PASS0_CLOCK_SAR0,PCLK_PASS0_CLOCK_SAR1,PCLK_PASS0_CLOCK_SAR2,PCLK_SCB0_CLOCK,PCLK_SCB1_CLOCK,PCLK_SCB2_CLOCK,PCLK_SCB3_CLOCK,PCLK_SCB4_CLOCK,PCLK_SCB5_CLOCK,PCLK_SCB6_CLOCK,PCLK_SCB7_CLOCK,PCLK_SMARTIO12_CLOCK,PCLK_SMARTIO13_CLOCK,PCLK_SMARTIO14_CLOCK,PCLK_SMARTIO15_CLOCK,PCLK_SMARTIO17_CLOCK,PCLK_TCPWM0_CLOCKS0,PCLK_TCPWM0_CLOCKS1,PCLK_TCPWM0_CLOCKS2,PCLK_TCPWM0_CLOCKS3,PCLK_TCPWM0_CLOCKS4,PCLK_TCPWM0_CLOCKS5,PCLK_TCPWM0_CLOCKS6,PCLK_TCPWM0_CLOCKS7,PCLK_TCPWM0_CLOCKS8,PCLK_TCPWM0_CLOCKS9,PCLK_TCPWM0_CLOCKS10,PCLK_TCPWM0_CLOCKS11,PCLK_TCPWM0_CLOCKS12,PCLK_TCPWM0_CLOCKS13,PCLK_TCPWM0_CLOCKS14,PCLK_TCPWM0_CLOCKS15,PCLK_TCPWM0_CLOCKS16,PCLK_TCPWM0_CLOCKS17,PCLK_TCPWM0_CLOCKS18,PCLK_TCPWM0_CLOCKS19,PCLK_TCPWM0_CLOCKS20,PCLK_TCPWM0_CLOCKS21,PCLK_TCPWM0_CLOCKS22,PCLK_TCPWM0_CLOCKS23,PCLK_TCPWM0_CLOCKS24,PCLK_TCPWM0_CLOCKS25,PCLK_TCPWM0_CLOCKS26,PCLK_TCPWM0_CLOCKS27,PCLK_TCPWM0_CLOCKS28,PCLK_TCPWM0_CLOCKS29,PCLK_TCPWM0_CLOCKS30,PCLK_TCPWM0_CLOCKS31,PCLK_TCPWM0_CLOCKS32,PCLK_TCPWM0_CLOCKS33,PCLK_TCPWM0_CLOCKS34,PCLK_TCPWM0_CLOCKS35,PCLK_TCPWM0_CLOCKS36,PCLK_TCPWM0_CLOCKS37,PCLK_TCPWM0_CLOCKS38,PCLK_TCPWM0_CLOCKS39,PCLK_TCPWM0_CLOCKS40,PCLK_TCPWM0_CLOCKS41,PCLK_TCPWM0_CLOCKS42,PCLK_TCPWM0_CLOCKS43,PCLK_TCPWM0_CLOCKS44,PCLK_TCPWM0_CLOCKS45,PCLK_TCPWM0_CLOCKS46,PCLK_TCPWM0_CLOCKS47,PCLK_TCPWM0_CLOCKS48,PCLK_TCPWM0_CLOCKS49,PCLK_TCPWM0_CLOCKS50,PCLK_TCPWM0_CLOCKS51,PCLK_TCPWM0_CLOCKS52,PCLK_TCPWM0_CLOCKS53,PCLK_TCPWM0_CLOCKS54,PCLK_TCPWM0_CLOCKS55,PCLK_TCPWM0_CLOCKS56,PCLK_TCPWM0_CLOCKS57,PCLK_TCPWM0_CLOCKS58,PCLK_TCPWM0_CLOCKS59,PCLK_TCPWM0_CLOCKS60,PCLK_TCPWM0_CLOCKS61,PCLK_TCPWM0_CLOCKS62,PCLK_TCPWM0_CLOCKS256,PCLK_TCPWM0_CLOCKS257,PCLK_TCPWM0_CLOCKS258,PCLK_TCPWM0_CLOCKS259,PCLK_TCPWM0_CLOCKS260,PCLK_TCPWM0_CLOCKS261,PCLK_TCPWM0_CLOCKS262,PCLK_TCPWM0_CLOCKS263,PCLK_TCPWM0_CLOCKS264,PCLK_TCPWM0_CLOCKS265,PCLK_TCPWM0_CLOCKS266,PCLK_TCPWM0_CLOCKS267,PCLK_TCPWM0_CLOCKS512,PCLK_TCPWM0_CLOCKS513,PCLK_TCPWM0_CLOCKS514,PCLK_TCPWM0_CLOCKS515,PCLK_TCPWM0_CLOCKS516,PCLK_TCPWM0_CLOCKS517,PCLK_TCPWM0_CLOCKS518,PCLK_TCPWM0_CLOCKS519
PERI.CLOCK.0.div_16:16
PERI.CLOCK.0.div_16_5:0
PERI.CLOCK.0.div_24_5:8
PERI.CLOCK.0.div_8:32
PERI.CLOCK.0.divide_count:56
PERI.CLOCK.0.CLOCK_NR:124
PERI.CLOCK.0.PCLK_CANFD0_CLOCK_CAN0:6
PERI.CLOCK.0.PCLK_CANFD0_CLOCK_CAN1:7
PERI.CLOCK.0.PCLK_CANFD0_CLOCK_CAN2:8
PERI.CLOCK.0.PCLK_CANFD0_CLOCK_CAN3:9
PERI.CLOCK.0.PCLK_CANFD1_CLOCK_CAN0:10
PERI.CLOCK.0.PCLK_CANFD1_CLOCK_CAN1:11
PERI.CLOCK.0.PCLK_CANFD1_CLOCK_CAN2:12
PERI.CLOCK.0.PCLK_CANFD1_CLOCK_CAN3:13
PERI.CLOCK.0.PCLK_CPUSS_CLOCK_TRACE_IN:0
PERI.CLOCK.0.PCLK_CXPI0_CLOCK_CH_EN0:26
PERI.CLOCK.0.PCLK_CXPI0_CLOCK_CH_EN1:27
PERI.CLOCK.0.PCLK_CXPI0_CLOCK_CH_EN2:28
PERI.CLOCK.0.PCLK_CXPI0_CLOCK_CH_EN3:29
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN0:14
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN1:15
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN10:24
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN11:25
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN2:16
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN3:17
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN4:18
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN5:19
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN6:20
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN7:21
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN8:22
PERI.CLOCK.0.PCLK_LIN0_CLOCK_CH_EN9:23
PERI.CLOCK.0.PCLK_PASS0_CLOCK_SAR0:38
PERI.CLOCK.0.PCLK_PASS0_CLOCK_SAR1:39
PERI.CLOCK.0.PCLK_PASS0_CLOCK_SAR2:40
PERI.CLOCK.0.PCLK_SCB0_CLOCK:30
PERI.CLOCK.0.PCLK_SCB1_CLOCK:31
PERI.CLOCK.0.PCLK_SCB2_CLOCK:32
PERI.CLOCK.0.PCLK_SCB3_CLOCK:33
PERI.CLOCK.0.PCLK_SCB4_CLOCK:34
PERI.CLOCK.0.PCLK_SCB5_CLOCK:35
PERI.CLOCK.0.PCLK_SCB6_CLOCK:36
PERI.CLOCK.0.PCLK_SCB7_CLOCK:37
PERI.CLOCK.0.PCLK_SMARTIO12_CLOCK:1
PERI.CLOCK.0.PCLK_SMARTIO13_CLOCK:2
PERI.CLOCK.0.PCLK_SMARTIO14_CLOCK:3
PERI.CLOCK.0.PCLK_SMARTIO15_CLOCK:4
PERI.CLOCK.0.PCLK_SMARTIO17_CLOCK:5
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS0:41
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS1:42
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS10:51
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS11:52
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS12:53
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS13:54
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS14:55
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS15:56
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS16:57
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS17:58
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS18:59
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS19:60
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS2:43
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS20:61
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS21:62
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS22:63
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS23:64
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS24:65
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS25:66
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS256:104
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS257:105
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS258:106
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS259:107
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS26:67
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS260:108
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS261:109
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS262:110
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS263:111
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS264:112
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS265:113
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS266:114
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS267:115
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS27:68
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS28:69
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS29:70
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS3:44
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS30:71
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS31:72
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS32:73
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS33:74
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS34:75
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS35:76
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS36:77
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS37:78
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS38:79
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS39:80
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS4:45
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS40:81
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS41:82
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS42:83
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS43:84
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS44:85
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS45:86
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS46:87
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS47:88
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS48:89
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS49:90
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS5:46
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS50:91
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS51:92
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS512:116
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS513:117
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS514:118
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS515:119
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS516:120
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS517:121
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS518:122
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS519:123
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS52:93
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS53:94
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS54:95
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS55:96
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS56:97
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS57:98
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS58:99
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS59:100
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS6:47
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS60:101
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS61:102
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS62:103
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS7:48
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS8:49
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS9:50
PERI.CLOCK_NR:124
PERI.DdcName:mxperi_ver2
PERI.DIV_16_5_NR:0
PERI.DIV_16_NR:16
PERI.DIV_24_5_NR:8
PERI.DIV_8_NR:32
PERI.DIV_ADDR_WIDTH:5
PERI.ECC_ADDR_PRESENT:1
PERI.ECC_PRESENT:1
PERI.GROUP.instances:0,1,2,3,5,6,9
PERI.GROUP.0.NAME:MMIO0
PERI.GROUP.0.SLAVE.instances:0,1
PERI.GROUP.0.SLAVE.0.NAME:PERI
PERI.GROUP.0.SLAVE.1.NAME:PERI_MS
PERI.GROUP.1.NAME:MMIO1
PERI.GROUP.1.SLAVE.instances:0
PERI.GROUP.1.SLAVE.0.NAME:CRYPTO
PERI.GROUP.2.NAME:MMIO2
PERI.GROUP.2.SLAVE.instances:0,1,2,3,4,5,6,7,8,9,10,11
PERI.GROUP.2.SLAVE.0.NAME:CPUSS
PERI.GROUP.2.SLAVE.1.NAME:FAULT
PERI.GROUP.2.SLAVE.2.NAME:IPC
PERI.GROUP.2.SLAVE.3.NAME:PROT
PERI.GROUP.2.SLAVE.4.NAME:FLASHC
PERI.GROUP.2.SLAVE.5.NAME:SRSS
PERI.GROUP.2.SLAVE.6.NAME:BACKUP
PERI.GROUP.2.SLAVE.7.NAME:DW0
PERI.GROUP.2.SLAVE.8.NAME:DW1
PERI.GROUP.2.SLAVE.9.NAME:DMAC
PERI.GROUP.2.SLAVE.10.NAME:EFUSE
PERI.GROUP.2.SLAVE.11.NAME:DFT
PERI.GROUP.3.NAME:MMIO3
PERI.GROUP.3.SLAVE.instances:0,1,2,3,4
PERI.GROUP.3.SLAVE.0.NAME:HSIOM
PERI.GROUP.3.SLAVE.1.NAME:GPIO
PERI.GROUP.3.SLAVE.2.NAME:SMARTIO
PERI.GROUP.3.SLAVE.3.NAME:TCPWM
PERI.GROUP.3.SLAVE.4.NAME:EVTGEN
PERI.GROUP.5.NAME:MMIO5
PERI.GROUP.5.SLAVE.instances:0,1,2,3
PERI.GROUP.5.SLAVE.0.NAME:LIN
PERI.GROUP.5.SLAVE.1.NAME:CXPI
PERI.GROUP.5.SLAVE.2.NAME:CANFD0
PERI.GROUP.5.SLAVE.3.NAME:CANFD1
PERI.GROUP.6.NAME:MMIO6
PERI.GROUP.6.SLAVE.instances:0,1,2,3,4,5,6,7
PERI.GROUP.6.SLAVE.0.NAME:SCB0
PERI.GROUP.6.SLAVE.1.NAME:SCB1
PERI.GROUP.6.SLAVE.2.NAME:SCB2
PERI.GROUP.6.SLAVE.3.NAME:SCB3
PERI.GROUP.6.SLAVE.4.NAME:SCB4
PERI.GROUP.6.SLAVE.5.NAME:SCB5
PERI.GROUP.6.SLAVE.6.NAME:SCB6
PERI.GROUP.6.SLAVE.7.NAME:SCB7
PERI.GROUP.9.NAME:MMIO9
PERI.GROUP.9.SLAVE.instances:0
PERI.GROUP.9.SLAVE.0.NAME:PASS
PERI.GROUP_PRESENT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL10_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL11_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL4_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL5_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL6_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL7_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL8_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL9_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL4_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL4_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL5_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL6_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL7_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.MASTER_WIDTH:8
PERI.MS_PRESENT:15
PERI.PC_NR:8
PERI.PERI_GROUP_STRUCT.instances:0,1,2,3,5,6,9
PERI.PERI_MS.PPU_FIXED_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280,281,282,283,284,285,286,287,288,289,290,291,292,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,311,312,313,314,315,316,317,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,372,373,374,375,376,377,378,379,380,381,382,383,384,385,386,387,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,413,414,415,416,417,418,419,420,421,422,423,424,425,426,427,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486
PERI.PERI_MS.PPU_PROG_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PERI.TIMEOUT_PRESENT:1
PERI.TR:1
PERI.TR_1TO1_GROUP.instances:0,1,2,3,4,5,6,7,8,9,10
PERI.TR_1TO1_GROUP_NR.instances:0,1,2,3,4,5,6,7,8,9,10
PERI.TR_1TO1_GROUP_NR.0.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.1.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.2.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.3.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.4.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.5.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.6.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.7.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.8.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.9.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.10.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_GROUP.instances:0,1,2,3,4,5,6,7,8,9,10
PERI.TR_GROUP_NR.instances:0,1,2,3,4,5,6,7,8,9,10
PERI.TR_GROUP_NR.0.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.1.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.2.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.3.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.4.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.5.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.6.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.7.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.8.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.9.TR_GROUP.TR_MANIPULATION_PRESENT:0
PERI.TR_GROUP_NR.10.TR_GROUP.TR_MANIPULATION_PRESENT:0
PERI.VersionSuffix:_ver2

################################################################################
#
# PERI_MS
#
PERI_MS.regBaseAddr:0x40010000
PERI_MS.DdcName:mxperi_ver2
PERI_MS.PPU_FIXED_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280,281,282,283,284,285,286,287,288,289,290,291,292,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,311,312,313,314,315,316,317,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,372,373,374,375,376,377,378,379,380,381,382,383,384,385,386,387,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,413,414,415,416,417,418,419,420,421,422,423,424,425,426,427,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486
PERI_MS.PPU_PROG_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PERI_MS.VersionSuffix:_ver2

################################################################################
#
# PORT
#
PORT.ports:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
PORT.0.pins:0,1,2,3
PORT.0.0.bond:True
PORT.0.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_1,SCB_0_SPI_MISO,SCB_0_UART_RX,SCB_7_I2C_SDA,TCPWM_0_LINE_18,TCPWM_0_LINE_COMPL_22,TCPWM_0_TR_ONE_CNT_IN_54,TCPWM_0_TR_ONE_CNT_IN_67
PORT.0.0.physical_pin:2
PORT.0.0.AMUXA.num:4
PORT.0.0.AMUXA_DSI.num:6
PORT.0.0.AMUXB.num:5
PORT.0.0.AMUXB_DSI.num:7
PORT.0.0.GPIO.num:0
PORT.0.0.LIN_0_LIN_RX_1.num:20
PORT.0.0.SCB_0_SPI_MISO.num:30
PORT.0.0.SCB_0_UART_RX.num:17
PORT.0.0.SCB_7_I2C_SDA.num:18
PORT.0.0.TCPWM_0_LINE_18.num:8
PORT.0.0.TCPWM_0_LINE_COMPL_22.num:9
PORT.0.0.TCPWM_0_TR_ONE_CNT_IN_54.num:10
PORT.0.0.TCPWM_0_TR_ONE_CNT_IN_67.num:11
PORT.0.1.bond:True
PORT.0.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_1,SCB_0_SPI_MOSI,SCB_0_UART_TX,SCB_7_I2C_SCL,TCPWM_0_LINE_17,TCPWM_0_LINE_COMPL_18,TCPWM_0_TR_ONE_CNT_IN_51,TCPWM_0_TR_ONE_CNT_IN_55
PORT.0.1.physical_pin:3
PORT.0.1.AMUXA.num:4
PORT.0.1.AMUXA_DSI.num:6
PORT.0.1.AMUXB.num:5
PORT.0.1.AMUXB_DSI.num:7
PORT.0.1.GPIO.num:0
PORT.0.1.LIN_0_LIN_TX_1.num:20
PORT.0.1.SCB_0_SPI_MOSI.num:30
PORT.0.1.SCB_0_UART_TX.num:17
PORT.0.1.SCB_7_I2C_SCL.num:18
PORT.0.1.TCPWM_0_LINE_17.num:8
PORT.0.1.TCPWM_0_LINE_COMPL_18.num:9
PORT.0.1.TCPWM_0_TR_ONE_CNT_IN_51.num:10
PORT.0.1.TCPWM_0_TR_ONE_CNT_IN_55.num:11
PORT.0.2.bond:True
PORT.0.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_1,GPIO,LIN_0_LIN_EN_1,SCB_0_I2C_SCL,SCB_0_SPI_CLK,SCB_0_UART_RTS,TCPWM_0_LINE_14,TCPWM_0_LINE_COMPL_17,TCPWM_0_TR_ONE_CNT_IN_42,TCPWM_0_TR_ONE_CNT_IN_52
PORT.0.2.physical_pin:4
PORT.0.2.AMUXA.num:4
PORT.0.2.AMUXA_DSI.num:6
PORT.0.2.AMUXB.num:5
PORT.0.2.AMUXB_DSI.num:7
PORT.0.2.CANFD_0_TTCAN_TX_1.num:21
PORT.0.2.GPIO.num:0
PORT.0.2.LIN_0_LIN_EN_1.num:20
PORT.0.2.SCB_0_I2C_SCL.num:14
PORT.0.2.SCB_0_SPI_CLK.num:30
PORT.0.2.SCB_0_UART_RTS.num:17
PORT.0.2.TCPWM_0_LINE_14.num:8
PORT.0.2.TCPWM_0_LINE_COMPL_17.num:9
PORT.0.2.TCPWM_0_TR_ONE_CNT_IN_42.num:10
PORT.0.2.TCPWM_0_TR_ONE_CNT_IN_52.num:11
PORT.0.3.bond:True
PORT.0.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_1,GPIO,SCB_0_I2C_SDA,SCB_0_SPI_SELECT0,SCB_0_UART_CTS,TCPWM_0_LINE_13,TCPWM_0_LINE_COMPL_14,TCPWM_0_TR_ONE_CNT_IN_39,TCPWM_0_TR_ONE_CNT_IN_43
PORT.0.3.physical_pin:5
PORT.0.3.AMUXA.num:4
PORT.0.3.AMUXA_DSI.num:6
PORT.0.3.AMUXB.num:5
PORT.0.3.AMUXB_DSI.num:7
PORT.0.3.CANFD_0_TTCAN_RX_1.num:21
PORT.0.3.GPIO.num:0
PORT.0.3.SCB_0_I2C_SDA.num:14
PORT.0.3.SCB_0_SPI_SELECT0.num:30
PORT.0.3.SCB_0_UART_CTS.num:17
PORT.0.3.TCPWM_0_LINE_13.num:8
PORT.0.3.TCPWM_0_LINE_COMPL_14.num:9
PORT.0.3.TCPWM_0_TR_ONE_CNT_IN_39.num:10
PORT.0.3.TCPWM_0_TR_ONE_CNT_IN_43.num:11
PORT.1.pins:0,1,2,3
PORT.1.0.bond:False
PORT.1.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_0_I2C_SCL,SCB_0_SPI_MISO,TCPWM_0_LINE_12,TCPWM_0_LINE_516,TCPWM_0_LINE_COMPL_13,TCPWM_0_TR_ONE_CNT_IN_36,TCPWM_0_TR_ONE_CNT_IN_40
PORT.1.0.AMUXA.num:4
PORT.1.0.AMUXA_DSI.num:6
PORT.1.0.AMUXB.num:5
PORT.1.0.AMUXB_DSI.num:7
PORT.1.0.GPIO.num:0
PORT.1.0.SCB_0_I2C_SCL.num:14
PORT.1.0.SCB_0_SPI_MISO.num:30
PORT.1.0.TCPWM_0_LINE_12.num:8
PORT.1.0.TCPWM_0_LINE_516.num:16
PORT.1.0.TCPWM_0_LINE_COMPL_13.num:9
PORT.1.0.TCPWM_0_TR_ONE_CNT_IN_36.num:10
PORT.1.0.TCPWM_0_TR_ONE_CNT_IN_40.num:11
PORT.1.1.bond:False
PORT.1.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_0_I2C_SDA,SCB_0_SPI_MOSI,TCPWM_0_LINE_11,TCPWM_0_LINE_517,TCPWM_0_LINE_COMPL_12,TCPWM_0_TR_ONE_CNT_IN_33,TCPWM_0_TR_ONE_CNT_IN_37
PORT.1.1.AMUXA.num:4
PORT.1.1.AMUXA_DSI.num:6
PORT.1.1.AMUXB.num:5
PORT.1.1.AMUXB_DSI.num:7
PORT.1.1.GPIO.num:0
PORT.1.1.SCB_0_I2C_SDA.num:14
PORT.1.1.SCB_0_SPI_MOSI.num:30
PORT.1.1.TCPWM_0_LINE_11.num:8
PORT.1.1.TCPWM_0_LINE_517.num:16
PORT.1.1.TCPWM_0_LINE_COMPL_12.num:9
PORT.1.1.TCPWM_0_TR_ONE_CNT_IN_33.num:10
PORT.1.1.TCPWM_0_TR_ONE_CNT_IN_37.num:11
PORT.1.2.bond:False
PORT.1.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_0,SCB_0_SPI_CLK,TCPWM_0_LINE_10,TCPWM_0_LINE_518,TCPWM_0_LINE_COMPL_11,TCPWM_0_TR_ONE_CNT_IN_30,TCPWM_0_TR_ONE_CNT_IN_34
PORT.1.2.AMUXA.num:4
PORT.1.2.AMUXA_DSI.num:6
PORT.1.2.AMUXB.num:5
PORT.1.2.AMUXB_DSI.num:7
PORT.1.2.GPIO.num:0
PORT.1.2.PERI_TR_IO_INPUT_0.num:26
PORT.1.2.SCB_0_SPI_CLK.num:30
PORT.1.2.TCPWM_0_LINE_10.num:8
PORT.1.2.TCPWM_0_LINE_518.num:16
PORT.1.2.TCPWM_0_LINE_COMPL_11.num:9
PORT.1.2.TCPWM_0_TR_ONE_CNT_IN_30.num:10
PORT.1.2.TCPWM_0_TR_ONE_CNT_IN_34.num:11
PORT.1.3.bond:False
PORT.1.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_1,SCB_0_SPI_SELECT0,TCPWM_0_LINE_8,TCPWM_0_LINE_519,TCPWM_0_LINE_COMPL_10,TCPWM_0_TR_ONE_CNT_IN_24,TCPWM_0_TR_ONE_CNT_IN_31
PORT.1.3.AMUXA.num:4
PORT.1.3.AMUXA_DSI.num:6
PORT.1.3.AMUXB.num:5
PORT.1.3.AMUXB_DSI.num:7
PORT.1.3.GPIO.num:0
PORT.1.3.PERI_TR_IO_INPUT_1.num:26
PORT.1.3.SCB_0_SPI_SELECT0.num:30
PORT.1.3.TCPWM_0_LINE_519.num:16
PORT.1.3.TCPWM_0_LINE_8.num:8
PORT.1.3.TCPWM_0_LINE_COMPL_10.num:9
PORT.1.3.TCPWM_0_TR_ONE_CNT_IN_24.num:10
PORT.1.3.TCPWM_0_TR_ONE_CNT_IN_31.num:11
PORT.2.pins:0,1,2,3,4,5
PORT.2.0.bond:True
PORT.2.0.dft_signals:SWJ_TRSTN
PORT.2.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_0,CPUSS_SWJ_TRSTN,GPIO,LIN_0_LIN_RX_0,PERI_TR_IO_INPUT_2,SCB_0_SPI_SELECT1,SCB_7_SPI_MISO,SCB_7_UART_RX,TCPWM_0_LINE_7,TCPWM_0_LINE_COMPL_8,TCPWM_0_TR_ONE_CNT_IN_21,TCPWM_0_TR_ONE_CNT_IN_25,TCPWM_0_TR_ONE_CNT_IN_1548
PORT.2.0.physical_pin:6
PORT.2.0.AMUXA.num:4
PORT.2.0.AMUXA_DSI.num:6
PORT.2.0.AMUXB.num:5
PORT.2.0.AMUXB_DSI.num:7
PORT.2.0.CANFD_0_TTCAN_TX_0.num:21
PORT.2.0.CPUSS_SWJ_TRSTN.num:29
PORT.2.0.GPIO.num:0
PORT.2.0.LIN_0_LIN_RX_0.num:20
PORT.2.0.PERI_TR_IO_INPUT_2.num:26
PORT.2.0.SCB_0_SPI_SELECT1.num:30
PORT.2.0.SCB_7_SPI_MISO.num:19
PORT.2.0.SCB_7_UART_RX.num:17
PORT.2.0.TCPWM_0_LINE_7.num:8
PORT.2.0.TCPWM_0_LINE_COMPL_8.num:9
PORT.2.0.TCPWM_0_TR_ONE_CNT_IN_1548.num:16
PORT.2.0.TCPWM_0_TR_ONE_CNT_IN_21.num:10
PORT.2.0.TCPWM_0_TR_ONE_CNT_IN_25.num:11
PORT.2.1.bond:True
PORT.2.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_0,GPIO,LIN_0_LIN_TX_0,PERI_TR_IO_INPUT_3,SCB_0_SPI_SELECT2,SCB_7_I2C_SDA,SCB_7_SPI_MOSI,SCB_7_UART_TX,TCPWM_0_LINE_6,TCPWM_0_LINE_COMPL_7,TCPWM_0_TR_ONE_CNT_IN_18,TCPWM_0_TR_ONE_CNT_IN_22,TCPWM_0_TR_ONE_CNT_IN_1551
PORT.2.1.physical_pin:7
PORT.2.1.AMUXA.num:4
PORT.2.1.AMUXA_DSI.num:6
PORT.2.1.AMUXB.num:5
PORT.2.1.AMUXB_DSI.num:7
PORT.2.1.CANFD_0_TTCAN_RX_0.num:21
PORT.2.1.GPIO.num:0
PORT.2.1.LIN_0_LIN_TX_0.num:20
PORT.2.1.PERI_TR_IO_INPUT_3.num:26
PORT.2.1.SCB_0_SPI_SELECT2.num:30
PORT.2.1.SCB_7_I2C_SDA.num:18
PORT.2.1.SCB_7_SPI_MOSI.num:19
PORT.2.1.SCB_7_UART_TX.num:17
PORT.2.1.TCPWM_0_LINE_6.num:8
PORT.2.1.TCPWM_0_LINE_COMPL_7.num:9
PORT.2.1.TCPWM_0_TR_ONE_CNT_IN_1551.num:16
PORT.2.1.TCPWM_0_TR_ONE_CNT_IN_18.num:10
PORT.2.1.TCPWM_0_TR_ONE_CNT_IN_22.num:11
PORT.2.2.bond:True
PORT.2.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_0,PERI_TR_IO_INPUT_4,SCB_0_SPI_SELECT3,SCB_7_I2C_SCL,SCB_7_SPI_CLK,SCB_7_UART_RTS,TCPWM_0_LINE_5,TCPWM_0_LINE_COMPL_6,TCPWM_0_TR_ONE_CNT_IN_15,TCPWM_0_TR_ONE_CNT_IN_19,TCPWM_0_TR_ONE_CNT_IN_1554
PORT.2.2.physical_pin:8
PORT.2.2.AMUXA.num:4
PORT.2.2.AMUXA_DSI.num:6
PORT.2.2.AMUXB.num:5
PORT.2.2.AMUXB_DSI.num:7
PORT.2.2.GPIO.num:0
PORT.2.2.LIN_0_LIN_EN_0.num:20
PORT.2.2.PERI_TR_IO_INPUT_4.num:26
PORT.2.2.SCB_0_SPI_SELECT3.num:30
PORT.2.2.SCB_7_I2C_SCL.num:18
PORT.2.2.SCB_7_SPI_CLK.num:19
PORT.2.2.SCB_7_UART_RTS.num:17
PORT.2.2.TCPWM_0_LINE_5.num:8
PORT.2.2.TCPWM_0_LINE_COMPL_6.num:9
PORT.2.2.TCPWM_0_TR_ONE_CNT_IN_15.num:10
PORT.2.2.TCPWM_0_TR_ONE_CNT_IN_1554.num:16
PORT.2.2.TCPWM_0_TR_ONE_CNT_IN_19.num:11
PORT.2.3.bond:True
PORT.2.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_5,SCB_7_SPI_SELECT0,SCB_7_UART_CTS,TCPWM_0_LINE_4,TCPWM_0_LINE_COMPL_5,TCPWM_0_TR_ONE_CNT_IN_12,TCPWM_0_TR_ONE_CNT_IN_16,TCPWM_0_TR_ONE_CNT_IN_1557
PORT.2.3.physical_pin:9
PORT.2.3.AMUXA.num:4
PORT.2.3.AMUXA_DSI.num:6
PORT.2.3.AMUXB.num:5
PORT.2.3.AMUXB_DSI.num:7
PORT.2.3.GPIO.num:0
PORT.2.3.PERI_TR_IO_INPUT_5.num:26
PORT.2.3.SCB_7_SPI_SELECT0.num:19
PORT.2.3.SCB_7_UART_CTS.num:17
PORT.2.3.TCPWM_0_LINE_4.num:8
PORT.2.3.TCPWM_0_LINE_COMPL_5.num:9
PORT.2.3.TCPWM_0_TR_ONE_CNT_IN_12.num:10
PORT.2.3.TCPWM_0_TR_ONE_CNT_IN_1557.num:16
PORT.2.3.TCPWM_0_TR_ONE_CNT_IN_16.num:11
PORT.2.4.bond:False
PORT.2.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_6,SCB_7_SPI_SELECT1,TCPWM_0_LINE_3,TCPWM_0_LINE_COMPL_4,TCPWM_0_LINE_COMPL_516,TCPWM_0_TR_ONE_CNT_IN_9,TCPWM_0_TR_ONE_CNT_IN_13
PORT.2.4.AMUXA.num:4
PORT.2.4.AMUXA_DSI.num:6
PORT.2.4.AMUXB.num:5
PORT.2.4.AMUXB_DSI.num:7
PORT.2.4.GPIO.num:0
PORT.2.4.PERI_TR_IO_INPUT_6.num:26
PORT.2.4.SCB_7_SPI_SELECT1.num:19
PORT.2.4.TCPWM_0_LINE_3.num:8
PORT.2.4.TCPWM_0_LINE_COMPL_4.num:9
PORT.2.4.TCPWM_0_LINE_COMPL_516.num:16
PORT.2.4.TCPWM_0_TR_ONE_CNT_IN_13.num:11
PORT.2.4.TCPWM_0_TR_ONE_CNT_IN_9.num:10
PORT.2.5.bond:False
PORT.2.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_7,SCB_7_SPI_SELECT2,TCPWM_0_LINE_2,TCPWM_0_LINE_COMPL_3,TCPWM_0_LINE_COMPL_517,TCPWM_0_TR_ONE_CNT_IN_6,TCPWM_0_TR_ONE_CNT_IN_10
PORT.2.5.AMUXA.num:4
PORT.2.5.AMUXA_DSI.num:6
PORT.2.5.AMUXB.num:5
PORT.2.5.AMUXB_DSI.num:7
PORT.2.5.GPIO.num:0
PORT.2.5.PERI_TR_IO_INPUT_7.num:26
PORT.2.5.SCB_7_SPI_SELECT2.num:19
PORT.2.5.TCPWM_0_LINE_2.num:8
PORT.2.5.TCPWM_0_LINE_COMPL_3.num:9
PORT.2.5.TCPWM_0_LINE_COMPL_517.num:16
PORT.2.5.TCPWM_0_TR_ONE_CNT_IN_10.num:11
PORT.2.5.TCPWM_0_TR_ONE_CNT_IN_6.num:10
PORT.3.pins:0,1,2,3,4,5
PORT.3.0.bond:True
PORT.3.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_3,GPIO,PERI_TR_IO_OUTPUT_0,SCB_6_SPI_MISO,SCB_6_UART_RX,TCPWM_0_LINE_1,TCPWM_0_LINE_COMPL_2,TCPWM_0_LINE_COMPL_518,TCPWM_0_TR_ONE_CNT_IN_3,TCPWM_0_TR_ONE_CNT_IN_7
PORT.3.0.physical_pin:10
PORT.3.0.AMUXA.num:4
PORT.3.0.AMUXA_DSI.num:6
PORT.3.0.AMUXB.num:5
PORT.3.0.AMUXB_DSI.num:7
PORT.3.0.CANFD_0_TTCAN_TX_3.num:21
PORT.3.0.GPIO.num:0
PORT.3.0.PERI_TR_IO_OUTPUT_0.num:27
PORT.3.0.SCB_6_SPI_MISO.num:19
PORT.3.0.SCB_6_UART_RX.num:17
PORT.3.0.TCPWM_0_LINE_1.num:8
PORT.3.0.TCPWM_0_LINE_COMPL_2.num:9
PORT.3.0.TCPWM_0_LINE_COMPL_518.num:16
PORT.3.0.TCPWM_0_TR_ONE_CNT_IN_3.num:10
PORT.3.0.TCPWM_0_TR_ONE_CNT_IN_7.num:11
PORT.3.1.bond:True
PORT.3.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_3,GPIO,PERI_TR_IO_OUTPUT_1,SCB_6_I2C_SDA,SCB_6_SPI_MOSI,SCB_6_UART_TX,TCPWM_0_LINE_0,TCPWM_0_LINE_COMPL_1,TCPWM_0_LINE_COMPL_519,TCPWM_0_TR_ONE_CNT_IN_0,TCPWM_0_TR_ONE_CNT_IN_4
PORT.3.1.physical_pin:11
PORT.3.1.AMUXA.num:4
PORT.3.1.AMUXA_DSI.num:6
PORT.3.1.AMUXB.num:5
PORT.3.1.AMUXB_DSI.num:7
PORT.3.1.CANFD_0_TTCAN_RX_3.num:21
PORT.3.1.GPIO.num:0
PORT.3.1.PERI_TR_IO_OUTPUT_1.num:27
PORT.3.1.SCB_6_I2C_SDA.num:18
PORT.3.1.SCB_6_SPI_MOSI.num:19
PORT.3.1.SCB_6_UART_TX.num:17
PORT.3.1.TCPWM_0_LINE_0.num:8
PORT.3.1.TCPWM_0_LINE_COMPL_1.num:9
PORT.3.1.TCPWM_0_LINE_COMPL_519.num:16
PORT.3.1.TCPWM_0_TR_ONE_CNT_IN_0.num:10
PORT.3.1.TCPWM_0_TR_ONE_CNT_IN_4.num:11
PORT.3.2.bond:False
PORT.3.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_6_I2C_SCL,SCB_6_SPI_CLK,SCB_6_UART_RTS,TCPWM_0_LINE_259,TCPWM_0_LINE_COMPL_0,TCPWM_0_TR_ONE_CNT_IN_1,TCPWM_0_TR_ONE_CNT_IN_777,TCPWM_0_TR_ONE_CNT_IN_1549
PORT.3.2.AMUXA.num:4
PORT.3.2.AMUXA_DSI.num:6
PORT.3.2.AMUXB.num:5
PORT.3.2.AMUXB_DSI.num:7
PORT.3.2.GPIO.num:0
PORT.3.2.SCB_6_I2C_SCL.num:18
PORT.3.2.SCB_6_SPI_CLK.num:19
PORT.3.2.SCB_6_UART_RTS.num:17
PORT.3.2.TCPWM_0_LINE_259.num:8
PORT.3.2.TCPWM_0_LINE_COMPL_0.num:9
PORT.3.2.TCPWM_0_TR_ONE_CNT_IN_1.num:11
PORT.3.2.TCPWM_0_TR_ONE_CNT_IN_1549.num:16
PORT.3.2.TCPWM_0_TR_ONE_CNT_IN_777.num:10
PORT.3.3.bond:False
PORT.3.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_6_SPI_SELECT0,SCB_6_UART_CTS,TCPWM_0_LINE_258,TCPWM_0_LINE_COMPL_259,TCPWM_0_TR_ONE_CNT_IN_774,TCPWM_0_TR_ONE_CNT_IN_778,TCPWM_0_TR_ONE_CNT_IN_1552
PORT.3.3.AMUXA.num:4
PORT.3.3.AMUXA_DSI.num:6
PORT.3.3.AMUXB.num:5
PORT.3.3.AMUXB_DSI.num:7
PORT.3.3.GPIO.num:0
PORT.3.3.SCB_6_SPI_SELECT0.num:19
PORT.3.3.SCB_6_UART_CTS.num:17
PORT.3.3.TCPWM_0_LINE_258.num:8
PORT.3.3.TCPWM_0_LINE_COMPL_259.num:9
PORT.3.3.TCPWM_0_TR_ONE_CNT_IN_1552.num:16
PORT.3.3.TCPWM_0_TR_ONE_CNT_IN_774.num:10
PORT.3.3.TCPWM_0_TR_ONE_CNT_IN_778.num:11
PORT.3.4.bond:False
PORT.3.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_6_SPI_SELECT1,TCPWM_0_LINE_257,TCPWM_0_LINE_COMPL_258,TCPWM_0_TR_ONE_CNT_IN_771,TCPWM_0_TR_ONE_CNT_IN_775,TCPWM_0_TR_ONE_CNT_IN_1555
PORT.3.4.AMUXA.num:4
PORT.3.4.AMUXA_DSI.num:6
PORT.3.4.AMUXB.num:5
PORT.3.4.AMUXB_DSI.num:7
PORT.3.4.GPIO.num:0
PORT.3.4.SCB_6_SPI_SELECT1.num:19
PORT.3.4.TCPWM_0_LINE_257.num:8
PORT.3.4.TCPWM_0_LINE_COMPL_258.num:9
PORT.3.4.TCPWM_0_TR_ONE_CNT_IN_1555.num:16
PORT.3.4.TCPWM_0_TR_ONE_CNT_IN_771.num:10
PORT.3.4.TCPWM_0_TR_ONE_CNT_IN_775.num:11
PORT.3.5.bond:False
PORT.3.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_6_SPI_SELECT2,TCPWM_0_LINE_256,TCPWM_0_LINE_COMPL_257,TCPWM_0_TR_ONE_CNT_IN_768,TCPWM_0_TR_ONE_CNT_IN_772,TCPWM_0_TR_ONE_CNT_IN_1558
PORT.3.5.AMUXA.num:4
PORT.3.5.AMUXA_DSI.num:6
PORT.3.5.AMUXB.num:5
PORT.3.5.AMUXB_DSI.num:7
PORT.3.5.GPIO.num:0
PORT.3.5.SCB_6_SPI_SELECT2.num:19
PORT.3.5.TCPWM_0_LINE_256.num:8
PORT.3.5.TCPWM_0_LINE_COMPL_257.num:9
PORT.3.5.TCPWM_0_TR_ONE_CNT_IN_1558.num:16
PORT.3.5.TCPWM_0_TR_ONE_CNT_IN_768.num:10
PORT.3.5.TCPWM_0_TR_ONE_CNT_IN_772.num:11
PORT.4.pins:0,1,2,3,4
PORT.4.0.bond:False
PORT.4.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_1,PASS_0_SAR_EXT_MUX_SEL_0,PERI_TR_IO_INPUT_10,SCB_5_SPI_MISO,SCB_5_UART_RX,TCPWM_0_LINE_4,TCPWM_0_LINE_COMPL_256,TCPWM_0_TR_ONE_CNT_IN_12,TCPWM_0_TR_ONE_CNT_IN_769
PORT.4.0.AMUXA.num:4
PORT.4.0.AMUXA_DSI.num:6
PORT.4.0.AMUXB.num:5
PORT.4.0.AMUXB_DSI.num:7
PORT.4.0.GPIO.num:0
PORT.4.0.LIN_0_LIN_RX_1.num:20
PORT.4.0.PASS_0_SAR_EXT_MUX_SEL_0.num:16
PORT.4.0.PERI_TR_IO_INPUT_10.num:26
PORT.4.0.SCB_5_SPI_MISO.num:19
PORT.4.0.SCB_5_UART_RX.num:17
PORT.4.0.TCPWM_0_LINE_4.num:8
PORT.4.0.TCPWM_0_LINE_COMPL_256.num:9
PORT.4.0.TCPWM_0_TR_ONE_CNT_IN_12.num:10
PORT.4.0.TCPWM_0_TR_ONE_CNT_IN_769.num:11
PORT.4.1.bond:False
PORT.4.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_1,PASS_0_SAR_EXT_MUX_SEL_1,PERI_TR_IO_INPUT_11,SCB_5_I2C_SDA,SCB_5_SPI_MOSI,SCB_5_UART_TX,TCPWM_0_LINE_5,TCPWM_0_LINE_COMPL_4,TCPWM_0_TR_ONE_CNT_IN_13,TCPWM_0_TR_ONE_CNT_IN_15
PORT.4.1.AMUXA.num:4
PORT.4.1.AMUXA_DSI.num:6
PORT.4.1.AMUXB.num:5
PORT.4.1.AMUXB_DSI.num:7
PORT.4.1.GPIO.num:0
PORT.4.1.LIN_0_LIN_TX_1.num:20
PORT.4.1.PASS_0_SAR_EXT_MUX_SEL_1.num:16
PORT.4.1.PERI_TR_IO_INPUT_11.num:26
PORT.4.1.SCB_5_I2C_SDA.num:18
PORT.4.1.SCB_5_SPI_MOSI.num:19
PORT.4.1.SCB_5_UART_TX.num:17
PORT.4.1.TCPWM_0_LINE_5.num:8
PORT.4.1.TCPWM_0_LINE_COMPL_4.num:9
PORT.4.1.TCPWM_0_TR_ONE_CNT_IN_13.num:11
PORT.4.1.TCPWM_0_TR_ONE_CNT_IN_15.num:10
PORT.4.2.bond:False
PORT.4.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_1,PASS_0_SAR_EXT_MUX_SEL_2,PERI_TR_IO_INPUT_12,SCB_5_I2C_SCL,SCB_5_SPI_CLK,SCB_5_UART_RTS,TCPWM_0_LINE_6,TCPWM_0_LINE_COMPL_5,TCPWM_0_TR_ONE_CNT_IN_16,TCPWM_0_TR_ONE_CNT_IN_18
PORT.4.2.AMUXA.num:4
PORT.4.2.AMUXA_DSI.num:6
PORT.4.2.AMUXB.num:5
PORT.4.2.AMUXB_DSI.num:7
PORT.4.2.GPIO.num:0
PORT.4.2.LIN_0_LIN_EN_1.num:20
PORT.4.2.PASS_0_SAR_EXT_MUX_SEL_2.num:16
PORT.4.2.PERI_TR_IO_INPUT_12.num:26
PORT.4.2.SCB_5_I2C_SCL.num:18
PORT.4.2.SCB_5_SPI_CLK.num:19
PORT.4.2.SCB_5_UART_RTS.num:17
PORT.4.2.TCPWM_0_LINE_6.num:8
PORT.4.2.TCPWM_0_LINE_COMPL_5.num:9
PORT.4.2.TCPWM_0_TR_ONE_CNT_IN_16.num:11
PORT.4.2.TCPWM_0_TR_ONE_CNT_IN_18.num:10
PORT.4.3.bond:False
PORT.4.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_1,GPIO,PASS_0_SAR_EXT_MUX_EN_0,PERI_TR_IO_INPUT_13,SCB_5_SPI_SELECT0,SCB_5_UART_CTS,TCPWM_0_LINE_7,TCPWM_0_LINE_COMPL_6,TCPWM_0_TR_ONE_CNT_IN_19,TCPWM_0_TR_ONE_CNT_IN_21
PORT.4.3.AMUXA.num:4
PORT.4.3.AMUXA_DSI.num:6
PORT.4.3.AMUXB.num:5
PORT.4.3.AMUXB_DSI.num:7
PORT.4.3.CANFD_0_TTCAN_TX_1.num:21
PORT.4.3.GPIO.num:0
PORT.4.3.PASS_0_SAR_EXT_MUX_EN_0.num:16
PORT.4.3.PERI_TR_IO_INPUT_13.num:26
PORT.4.3.SCB_5_SPI_SELECT0.num:19
PORT.4.3.SCB_5_UART_CTS.num:17
PORT.4.3.TCPWM_0_LINE_7.num:8
PORT.4.3.TCPWM_0_LINE_COMPL_6.num:9
PORT.4.3.TCPWM_0_TR_ONE_CNT_IN_19.num:11
PORT.4.3.TCPWM_0_TR_ONE_CNT_IN_21.num:10
PORT.4.4.bond:False
PORT.4.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_1,GPIO,SCB_5_SPI_SELECT1,TCPWM_0_LINE_8,TCPWM_0_LINE_COMPL_7,TCPWM_0_TR_ONE_CNT_IN_22,TCPWM_0_TR_ONE_CNT_IN_24
PORT.4.4.AMUXA.num:4
PORT.4.4.AMUXA_DSI.num:6
PORT.4.4.AMUXB.num:5
PORT.4.4.AMUXB_DSI.num:7
PORT.4.4.CANFD_0_TTCAN_RX_1.num:21
PORT.4.4.GPIO.num:0
PORT.4.4.SCB_5_SPI_SELECT1.num:19
PORT.4.4.TCPWM_0_LINE_8.num:8
PORT.4.4.TCPWM_0_LINE_COMPL_7.num:9
PORT.4.4.TCPWM_0_TR_ONE_CNT_IN_22.num:11
PORT.4.4.TCPWM_0_TR_ONE_CNT_IN_24.num:10
PORT.5.pins:0,1,2,3,4,5
PORT.5.0.bond:True
PORT.5.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_7,SCB_5_SPI_SELECT2,TCPWM_0_LINE_9,TCPWM_0_LINE_COMPL_8,TCPWM_0_TR_ONE_CNT_IN_25,TCPWM_0_TR_ONE_CNT_IN_27
PORT.5.0.physical_pin:14
PORT.5.0.AMUXA.num:4
PORT.5.0.AMUXA_DSI.num:6
PORT.5.0.AMUXB.num:5
PORT.5.0.AMUXB_DSI.num:7
PORT.5.0.GPIO.num:0
PORT.5.0.LIN_0_LIN_RX_7.num:20
PORT.5.0.SCB_5_SPI_SELECT2.num:19
PORT.5.0.TCPWM_0_LINE_9.num:8
PORT.5.0.TCPWM_0_LINE_COMPL_8.num:9
PORT.5.0.TCPWM_0_TR_ONE_CNT_IN_25.num:11
PORT.5.0.TCPWM_0_TR_ONE_CNT_IN_27.num:10
PORT.5.1.bond:True
PORT.5.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_7,TCPWM_0_LINE_10,TCPWM_0_LINE_COMPL_9,TCPWM_0_TR_ONE_CNT_IN_28,TCPWM_0_TR_ONE_CNT_IN_30
PORT.5.1.physical_pin:15
PORT.5.1.AMUXA.num:4
PORT.5.1.AMUXA_DSI.num:6
PORT.5.1.AMUXB.num:5
PORT.5.1.AMUXB_DSI.num:7
PORT.5.1.GPIO.num:0
PORT.5.1.LIN_0_LIN_TX_7.num:20
PORT.5.1.TCPWM_0_LINE_10.num:8
PORT.5.1.TCPWM_0_LINE_COMPL_9.num:9
PORT.5.1.TCPWM_0_TR_ONE_CNT_IN_28.num:11
PORT.5.1.TCPWM_0_TR_ONE_CNT_IN_30.num:10
PORT.5.2.bond:True
PORT.5.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_7,TCPWM_0_LINE_11,TCPWM_0_LINE_COMPL_10,TCPWM_0_TR_ONE_CNT_IN_31,TCPWM_0_TR_ONE_CNT_IN_33
PORT.5.2.physical_pin:16
PORT.5.2.AMUXA.num:4
PORT.5.2.AMUXA_DSI.num:6
PORT.5.2.AMUXB.num:5
PORT.5.2.AMUXB_DSI.num:7
PORT.5.2.GPIO.num:0
PORT.5.2.LIN_0_LIN_EN_7.num:20
PORT.5.2.TCPWM_0_LINE_11.num:8
PORT.5.2.TCPWM_0_LINE_COMPL_10.num:9
PORT.5.2.TCPWM_0_TR_ONE_CNT_IN_31.num:11
PORT.5.2.TCPWM_0_TR_ONE_CNT_IN_33.num:10
PORT.5.3.bond:True
PORT.5.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_2,TCPWM_0_LINE_12,TCPWM_0_LINE_COMPL_11,TCPWM_0_TR_ONE_CNT_IN_34,TCPWM_0_TR_ONE_CNT_IN_36
PORT.5.3.physical_pin:17
PORT.5.3.AMUXA.num:4
PORT.5.3.AMUXA_DSI.num:6
PORT.5.3.AMUXB.num:5
PORT.5.3.AMUXB_DSI.num:7
PORT.5.3.GPIO.num:0
PORT.5.3.LIN_0_LIN_RX_2.num:20
PORT.5.3.TCPWM_0_LINE_12.num:8
PORT.5.3.TCPWM_0_LINE_COMPL_11.num:9
PORT.5.3.TCPWM_0_TR_ONE_CNT_IN_34.num:11
PORT.5.3.TCPWM_0_TR_ONE_CNT_IN_36.num:10
PORT.5.4.bond:False
PORT.5.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_2,TCPWM_0_LINE_13,TCPWM_0_LINE_COMPL_12,TCPWM_0_TR_ONE_CNT_IN_37,TCPWM_0_TR_ONE_CNT_IN_39
PORT.5.4.AMUXA.num:4
PORT.5.4.AMUXA_DSI.num:6
PORT.5.4.AMUXB.num:5
PORT.5.4.AMUXB_DSI.num:7
PORT.5.4.GPIO.num:0
PORT.5.4.LIN_0_LIN_TX_2.num:20
PORT.5.4.TCPWM_0_LINE_13.num:8
PORT.5.4.TCPWM_0_LINE_COMPL_12.num:9
PORT.5.4.TCPWM_0_TR_ONE_CNT_IN_37.num:11
PORT.5.4.TCPWM_0_TR_ONE_CNT_IN_39.num:10
PORT.5.5.bond:False
PORT.5.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_2,TCPWM_0_LINE_14,TCPWM_0_LINE_COMPL_13,TCPWM_0_TR_ONE_CNT_IN_40,TCPWM_0_TR_ONE_CNT_IN_42
PORT.5.5.AMUXA.num:4
PORT.5.5.AMUXA_DSI.num:6
PORT.5.5.AMUXB.num:5
PORT.5.5.AMUXB_DSI.num:7
PORT.5.5.GPIO.num:0
PORT.5.5.LIN_0_LIN_EN_2.num:20
PORT.5.5.TCPWM_0_LINE_14.num:8
PORT.5.5.TCPWM_0_LINE_COMPL_13.num:9
PORT.5.5.TCPWM_0_TR_ONE_CNT_IN_40.num:11
PORT.5.5.TCPWM_0_TR_ONE_CNT_IN_42.num:10
PORT.6.pins:0,1,2,3,4,5,6,7
PORT.6.0.analog_signals:PASS.0.SARMUX_PADS.0
PORT.6.0.bond:True
PORT.6.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_3,SCB_4_SPI_MISO,SCB_4_UART_RX,TCPWM_0_LINE_256,TCPWM_0_LINE_COMPL_14,TCPWM_0_TR_ONE_CNT_IN_43,TCPWM_0_TR_ONE_CNT_IN_768
PORT.6.0.physical_pin:18
PORT.6.0.AMUXA.num:4
PORT.6.0.AMUXA_DSI.num:6
PORT.6.0.AMUXB.num:5
PORT.6.0.AMUXB_DSI.num:7
PORT.6.0.GPIO.num:0
PORT.6.0.LIN_0_LIN_RX_3.num:20
PORT.6.0.SCB_4_SPI_MISO.num:19
PORT.6.0.SCB_4_UART_RX.num:17
PORT.6.0.TCPWM_0_LINE_256.num:8
PORT.6.0.TCPWM_0_LINE_COMPL_14.num:9
PORT.6.0.TCPWM_0_TR_ONE_CNT_IN_43.num:11
PORT.6.0.TCPWM_0_TR_ONE_CNT_IN_768.num:10
PORT.6.1.analog_signals:PASS.0.SARMUX_PADS.1
PORT.6.1.bond:True
PORT.6.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_3,SCB_4_I2C_SDA,SCB_4_SPI_MOSI,SCB_4_UART_TX,TCPWM_0_LINE_0,TCPWM_0_LINE_COMPL_256,TCPWM_0_TR_ONE_CNT_IN_0,TCPWM_0_TR_ONE_CNT_IN_769
PORT.6.1.physical_pin:19
PORT.6.1.AMUXA.num:4
PORT.6.1.AMUXA_DSI.num:6
PORT.6.1.AMUXB.num:5
PORT.6.1.AMUXB_DSI.num:7
PORT.6.1.GPIO.num:0
PORT.6.1.LIN_0_LIN_TX_3.num:20
PORT.6.1.SCB_4_I2C_SDA.num:18
PORT.6.1.SCB_4_SPI_MOSI.num:19
PORT.6.1.SCB_4_UART_TX.num:17
PORT.6.1.TCPWM_0_LINE_0.num:8
PORT.6.1.TCPWM_0_LINE_COMPL_256.num:9
PORT.6.1.TCPWM_0_TR_ONE_CNT_IN_0.num:10
PORT.6.1.TCPWM_0_TR_ONE_CNT_IN_769.num:11
PORT.6.2.analog_signals:PASS.0.SARMUX_PADS.2
PORT.6.2.bond:True
PORT.6.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_2,GPIO,LIN_0_LIN_EN_3,SCB_4_I2C_SCL,SCB_4_SPI_CLK,SCB_4_UART_RTS,TCPWM_0_LINE_257,TCPWM_0_LINE_COMPL_0,TCPWM_0_TR_ONE_CNT_IN_1,TCPWM_0_TR_ONE_CNT_IN_771
PORT.6.2.physical_pin:20
PORT.6.2.AMUXA.num:4
PORT.6.2.AMUXA_DSI.num:6
PORT.6.2.AMUXB.num:5
PORT.6.2.AMUXB_DSI.num:7
PORT.6.2.CANFD_0_TTCAN_TX_2.num:21
PORT.6.2.GPIO.num:0
PORT.6.2.LIN_0_LIN_EN_3.num:20
PORT.6.2.SCB_4_I2C_SCL.num:18
PORT.6.2.SCB_4_SPI_CLK.num:19
PORT.6.2.SCB_4_UART_RTS.num:17
PORT.6.2.TCPWM_0_LINE_257.num:8
PORT.6.2.TCPWM_0_LINE_COMPL_0.num:9
PORT.6.2.TCPWM_0_TR_ONE_CNT_IN_1.num:11
PORT.6.2.TCPWM_0_TR_ONE_CNT_IN_771.num:10
PORT.6.3.analog_signals:PASS.0.SARMUX_PADS.3
PORT.6.3.bond:True
PORT.6.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_2,CPUSS_CAL_SUP_NZ,GPIO,LIN_0_LIN_RX_4,SCB_4_SPI_SELECT0,SCB_4_UART_CTS,TCPWM_0_LINE_1,TCPWM_0_LINE_COMPL_257,TCPWM_0_TR_ONE_CNT_IN_3,TCPWM_0_TR_ONE_CNT_IN_772
PORT.6.3.physical_pin:21
PORT.6.3.AMUXA.num:4
PORT.6.3.AMUXA_DSI.num:6
PORT.6.3.AMUXB.num:5
PORT.6.3.AMUXB_DSI.num:7
PORT.6.3.CANFD_0_TTCAN_RX_2.num:21
PORT.6.3.CPUSS_CAL_SUP_NZ.num:27
PORT.6.3.GPIO.num:0
PORT.6.3.LIN_0_LIN_RX_4.num:20
PORT.6.3.SCB_4_SPI_SELECT0.num:19
PORT.6.3.SCB_4_UART_CTS.num:17
PORT.6.3.TCPWM_0_LINE_1.num:8
PORT.6.3.TCPWM_0_LINE_COMPL_257.num:9
PORT.6.3.TCPWM_0_TR_ONE_CNT_IN_3.num:10
PORT.6.3.TCPWM_0_TR_ONE_CNT_IN_772.num:11
PORT.6.4.analog_signals:PASS.0.SARMUX_PADS.4
PORT.6.4.bond:True
PORT.6.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_4,SCB_4_SPI_SELECT1,TCPWM_0_LINE_258,TCPWM_0_LINE_COMPL_1,TCPWM_0_TR_ONE_CNT_IN_4,TCPWM_0_TR_ONE_CNT_IN_774
PORT.6.4.physical_pin:22
PORT.6.4.AMUXA.num:4
PORT.6.4.AMUXA_DSI.num:6
PORT.6.4.AMUXB.num:5
PORT.6.4.AMUXB_DSI.num:7
PORT.6.4.GPIO.num:0
PORT.6.4.LIN_0_LIN_TX_4.num:20
PORT.6.4.SCB_4_SPI_SELECT1.num:19
PORT.6.4.TCPWM_0_LINE_258.num:8
PORT.6.4.TCPWM_0_LINE_COMPL_1.num:9
PORT.6.4.TCPWM_0_TR_ONE_CNT_IN_4.num:11
PORT.6.4.TCPWM_0_TR_ONE_CNT_IN_774.num:10
PORT.6.5.analog_signals:PASS.0.SARMUX_PADS.5
PORT.6.5.bond:True
PORT.6.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_4,SCB_4_SPI_SELECT2,TCPWM_0_LINE_2,TCPWM_0_LINE_COMPL_258,TCPWM_0_TR_ONE_CNT_IN_6,TCPWM_0_TR_ONE_CNT_IN_775
PORT.6.5.physical_pin:23
PORT.6.5.AMUXA.num:4
PORT.6.5.AMUXA_DSI.num:6
PORT.6.5.AMUXB.num:5
PORT.6.5.AMUXB_DSI.num:7
PORT.6.5.GPIO.num:0
PORT.6.5.LIN_0_LIN_EN_4.num:20
PORT.6.5.SCB_4_SPI_SELECT2.num:19
PORT.6.5.TCPWM_0_LINE_2.num:8
PORT.6.5.TCPWM_0_LINE_COMPL_258.num:9
PORT.6.5.TCPWM_0_TR_ONE_CNT_IN_6.num:10
PORT.6.5.TCPWM_0_TR_ONE_CNT_IN_775.num:11
PORT.6.6.analog_signals:PASS.0.SARMUX_PADS.6
PORT.6.6.bond:False
PORT.6.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_8,SCB_4_SPI_SELECT3,TCPWM_0_LINE_259,TCPWM_0_LINE_COMPL_2,TCPWM_0_TR_ONE_CNT_IN_7,TCPWM_0_TR_ONE_CNT_IN_777
PORT.6.6.AMUXA.num:4
PORT.6.6.AMUXA_DSI.num:6
PORT.6.6.AMUXB.num:5
PORT.6.6.AMUXB_DSI.num:7
PORT.6.6.GPIO.num:0
PORT.6.6.PERI_TR_IO_INPUT_8.num:26
PORT.6.6.SCB_4_SPI_SELECT3.num:19
PORT.6.6.TCPWM_0_LINE_259.num:8
PORT.6.6.TCPWM_0_LINE_COMPL_2.num:9
PORT.6.6.TCPWM_0_TR_ONE_CNT_IN_7.num:11
PORT.6.6.TCPWM_0_TR_ONE_CNT_IN_777.num:10
PORT.6.7.analog_signals:PASS.0.SARMUX_PADS.7
PORT.6.7.bond:False
PORT.6.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_9,TCPWM_0_LINE_3,TCPWM_0_LINE_COMPL_259,TCPWM_0_TR_ONE_CNT_IN_9,TCPWM_0_TR_ONE_CNT_IN_778
PORT.6.7.AMUXA.num:4
PORT.6.7.AMUXA_DSI.num:6
PORT.6.7.AMUXB.num:5
PORT.6.7.AMUXB_DSI.num:7
PORT.6.7.GPIO.num:0
PORT.6.7.PERI_TR_IO_INPUT_9.num:26
PORT.6.7.TCPWM_0_LINE_3.num:8
PORT.6.7.TCPWM_0_LINE_COMPL_259.num:9
PORT.6.7.TCPWM_0_TR_ONE_CNT_IN_778.num:11
PORT.6.7.TCPWM_0_TR_ONE_CNT_IN_9.num:10
PORT.7.pins:0,1,2,3,4,5,6,7
PORT.7.0.analog_signals:PASS.0.SARMUX_PADS.8
PORT.7.0.bond:True
PORT.7.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_RX_0,GPIO,LIN_0_LIN_RX_4,SCB_5_SPI_MISO,SCB_5_UART_RX,TCPWM_0_LINE_260,TCPWM_0_LINE_COMPL_3,TCPWM_0_TR_ONE_CNT_IN_10,TCPWM_0_TR_ONE_CNT_IN_780
PORT.7.0.physical_pin:29
PORT.7.0.AMUXA.num:4
PORT.7.0.AMUXA_DSI.num:6
PORT.7.0.AMUXB.num:5
PORT.7.0.AMUXB_DSI.num:7
PORT.7.0.CXPI_0_CXPI_RX_0.num:22
PORT.7.0.GPIO.num:0
PORT.7.0.LIN_0_LIN_RX_4.num:20
PORT.7.0.SCB_5_SPI_MISO.num:19
PORT.7.0.SCB_5_UART_RX.num:17
PORT.7.0.TCPWM_0_LINE_260.num:8
PORT.7.0.TCPWM_0_LINE_COMPL_3.num:9
PORT.7.0.TCPWM_0_TR_ONE_CNT_IN_10.num:11
PORT.7.0.TCPWM_0_TR_ONE_CNT_IN_780.num:10
PORT.7.1.analog_signals:PASS.0.SARMUX_PADS.9
PORT.7.1.bond:True
PORT.7.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_TX_0,GPIO,LIN_0_LIN_TX_4,SCB_5_I2C_SDA,SCB_5_SPI_MOSI,SCB_5_UART_TX,TCPWM_0_LINE_15,TCPWM_0_LINE_COMPL_260,TCPWM_0_TR_ONE_CNT_IN_45,TCPWM_0_TR_ONE_CNT_IN_781
PORT.7.1.physical_pin:30
PORT.7.1.AMUXA.num:4
PORT.7.1.AMUXA_DSI.num:6
PORT.7.1.AMUXB.num:5
PORT.7.1.AMUXB_DSI.num:7
PORT.7.1.CXPI_0_CXPI_TX_0.num:22
PORT.7.1.GPIO.num:0
PORT.7.1.LIN_0_LIN_TX_4.num:20
PORT.7.1.SCB_5_I2C_SDA.num:18
PORT.7.1.SCB_5_SPI_MOSI.num:19
PORT.7.1.SCB_5_UART_TX.num:17
PORT.7.1.TCPWM_0_LINE_15.num:8
PORT.7.1.TCPWM_0_LINE_COMPL_260.num:9
PORT.7.1.TCPWM_0_TR_ONE_CNT_IN_45.num:10
PORT.7.1.TCPWM_0_TR_ONE_CNT_IN_781.num:11
PORT.7.2.analog_signals:PASS.0.SARMUX_PADS.10
PORT.7.2.bond:True
PORT.7.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_EN_0,GPIO,LIN_0_LIN_EN_4,SCB_5_I2C_SCL,SCB_5_SPI_CLK,SCB_5_UART_RTS,TCPWM_0_LINE_261,TCPWM_0_LINE_COMPL_15,TCPWM_0_TR_ONE_CNT_IN_46,TCPWM_0_TR_ONE_CNT_IN_783
PORT.7.2.physical_pin:31
PORT.7.2.AMUXA.num:4
PORT.7.2.AMUXA_DSI.num:6
PORT.7.2.AMUXB.num:5
PORT.7.2.AMUXB_DSI.num:7
PORT.7.2.CXPI_0_CXPI_EN_0.num:22
PORT.7.2.GPIO.num:0
PORT.7.2.LIN_0_LIN_EN_4.num:20
PORT.7.2.SCB_5_I2C_SCL.num:18
PORT.7.2.SCB_5_SPI_CLK.num:19
PORT.7.2.SCB_5_UART_RTS.num:17
PORT.7.2.TCPWM_0_LINE_261.num:8
PORT.7.2.TCPWM_0_LINE_COMPL_15.num:9
PORT.7.2.TCPWM_0_TR_ONE_CNT_IN_46.num:11
PORT.7.2.TCPWM_0_TR_ONE_CNT_IN_783.num:10
PORT.7.3.analog_signals:PASS.0.SARMUX_PADS.11
PORT.7.3.bond:True
PORT.7.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_5_SPI_SELECT0,SCB_5_UART_CTS,TCPWM_0_LINE_16,TCPWM_0_LINE_COMPL_261,TCPWM_0_TR_ONE_CNT_IN_48,TCPWM_0_TR_ONE_CNT_IN_784
PORT.7.3.physical_pin:32
PORT.7.3.AMUXA.num:4
PORT.7.3.AMUXA_DSI.num:6
PORT.7.3.AMUXB.num:5
PORT.7.3.AMUXB_DSI.num:7
PORT.7.3.GPIO.num:0
PORT.7.3.SCB_5_SPI_SELECT0.num:19
PORT.7.3.SCB_5_UART_CTS.num:17
PORT.7.3.TCPWM_0_LINE_16.num:8
PORT.7.3.TCPWM_0_LINE_COMPL_261.num:9
PORT.7.3.TCPWM_0_TR_ONE_CNT_IN_48.num:10
PORT.7.3.TCPWM_0_TR_ONE_CNT_IN_784.num:11
PORT.7.4.analog_signals:PASS.0.SARMUX_PADS.12
PORT.7.4.bond:True
PORT.7.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_5_SPI_SELECT1,TCPWM_0_LINE_262,TCPWM_0_LINE_COMPL_16,TCPWM_0_TR_ONE_CNT_IN_49,TCPWM_0_TR_ONE_CNT_IN_786
PORT.7.4.physical_pin:33
PORT.7.4.AMUXA.num:4
PORT.7.4.AMUXA_DSI.num:6
PORT.7.4.AMUXB.num:5
PORT.7.4.AMUXB_DSI.num:7
PORT.7.4.GPIO.num:0
PORT.7.4.SCB_5_SPI_SELECT1.num:19
PORT.7.4.TCPWM_0_LINE_262.num:8
PORT.7.4.TCPWM_0_LINE_COMPL_16.num:9
PORT.7.4.TCPWM_0_TR_ONE_CNT_IN_49.num:11
PORT.7.4.TCPWM_0_TR_ONE_CNT_IN_786.num:10
PORT.7.5.analog_signals:PASS.0.SARMUX_PADS.13
PORT.7.5.bond:True
PORT.7.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_5_SPI_SELECT2,TCPWM_0_LINE_17,TCPWM_0_LINE_COMPL_262,TCPWM_0_TR_ONE_CNT_IN_51,TCPWM_0_TR_ONE_CNT_IN_787
PORT.7.5.physical_pin:34
PORT.7.5.AMUXA.num:4
PORT.7.5.AMUXA_DSI.num:6
PORT.7.5.AMUXB.num:5
PORT.7.5.AMUXB_DSI.num:7
PORT.7.5.GPIO.num:0
PORT.7.5.SCB_5_SPI_SELECT2.num:19
PORT.7.5.TCPWM_0_LINE_17.num:8
PORT.7.5.TCPWM_0_LINE_COMPL_262.num:9
PORT.7.5.TCPWM_0_TR_ONE_CNT_IN_51.num:10
PORT.7.5.TCPWM_0_TR_ONE_CNT_IN_787.num:11
PORT.7.6.analog_signals:PASS.0.SARMUX_PADS.14
PORT.7.6.bond:False
PORT.7.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_16,TCPWM_0_LINE_263,TCPWM_0_LINE_COMPL_17,TCPWM_0_TR_ONE_CNT_IN_52,TCPWM_0_TR_ONE_CNT_IN_789
PORT.7.6.AMUXA.num:4
PORT.7.6.AMUXA_DSI.num:6
PORT.7.6.AMUXB.num:5
PORT.7.6.AMUXB_DSI.num:7
PORT.7.6.GPIO.num:0
PORT.7.6.PERI_TR_IO_INPUT_16.num:26
PORT.7.6.TCPWM_0_LINE_263.num:8
PORT.7.6.TCPWM_0_LINE_COMPL_17.num:9
PORT.7.6.TCPWM_0_TR_ONE_CNT_IN_52.num:11
PORT.7.6.TCPWM_0_TR_ONE_CNT_IN_789.num:10
PORT.7.7.analog_signals:PASS.0.SARMUX_PADS.15
PORT.7.7.bond:False
PORT.7.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_17,TCPWM_0_LINE_18,TCPWM_0_LINE_COMPL_263,TCPWM_0_TR_ONE_CNT_IN_54,TCPWM_0_TR_ONE_CNT_IN_790
PORT.7.7.AMUXA.num:4
PORT.7.7.AMUXA_DSI.num:6
PORT.7.7.AMUXB.num:5
PORT.7.7.AMUXB_DSI.num:7
PORT.7.7.GPIO.num:0
PORT.7.7.PERI_TR_IO_INPUT_17.num:26
PORT.7.7.TCPWM_0_LINE_18.num:8
PORT.7.7.TCPWM_0_LINE_COMPL_263.num:9
PORT.7.7.TCPWM_0_TR_ONE_CNT_IN_54.num:10
PORT.7.7.TCPWM_0_TR_ONE_CNT_IN_790.num:11
PORT.8.pins:0,1,2,3,4
PORT.8.0.bond:True
PORT.8.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_0,GPIO,LIN_0_LIN_RX_2,TCPWM_0_LINE_19,TCPWM_0_LINE_COMPL_18,TCPWM_0_TR_ONE_CNT_IN_55,TCPWM_0_TR_ONE_CNT_IN_57
PORT.8.0.physical_pin:35
PORT.8.0.AMUXA.num:4
PORT.8.0.AMUXA_DSI.num:6
PORT.8.0.AMUXB.num:5
PORT.8.0.AMUXB_DSI.num:7
PORT.8.0.CANFD_0_TTCAN_TX_0.num:21
PORT.8.0.GPIO.num:0
PORT.8.0.LIN_0_LIN_RX_2.num:20
PORT.8.0.TCPWM_0_LINE_19.num:8
PORT.8.0.TCPWM_0_LINE_COMPL_18.num:9
PORT.8.0.TCPWM_0_TR_ONE_CNT_IN_55.num:11
PORT.8.0.TCPWM_0_TR_ONE_CNT_IN_57.num:10
PORT.8.1.analog_signals:PASS.0.SARMUX_PADS.16
PORT.8.1.bond:True
PORT.8.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_0,GPIO,LIN_0_LIN_TX_2,PERI_TR_IO_INPUT_14,TCPWM_0_LINE_20,TCPWM_0_LINE_COMPL_19,TCPWM_0_TR_ONE_CNT_IN_58,TCPWM_0_TR_ONE_CNT_IN_60
PORT.8.1.physical_pin:36
PORT.8.1.AMUXA.num:4
PORT.8.1.AMUXA_DSI.num:6
PORT.8.1.AMUXB.num:5
PORT.8.1.AMUXB_DSI.num:7
PORT.8.1.CANFD_0_TTCAN_RX_0.num:21
PORT.8.1.GPIO.num:0
PORT.8.1.LIN_0_LIN_TX_2.num:20
PORT.8.1.PERI_TR_IO_INPUT_14.num:26
PORT.8.1.TCPWM_0_LINE_20.num:8
PORT.8.1.TCPWM_0_LINE_COMPL_19.num:9
PORT.8.1.TCPWM_0_TR_ONE_CNT_IN_58.num:11
PORT.8.1.TCPWM_0_TR_ONE_CNT_IN_60.num:10
PORT.8.2.analog_signals:PASS.0.SARMUX_PADS.17
PORT.8.2.bond:True
PORT.8.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_2,PERI_TR_IO_INPUT_15,TCPWM_0_LINE_21,TCPWM_0_LINE_COMPL_20,TCPWM_0_TR_ONE_CNT_IN_61,TCPWM_0_TR_ONE_CNT_IN_63
PORT.8.2.physical_pin:37
PORT.8.2.AMUXA.num:4
PORT.8.2.AMUXA_DSI.num:6
PORT.8.2.AMUXB.num:5
PORT.8.2.AMUXB_DSI.num:7
PORT.8.2.GPIO.num:0
PORT.8.2.LIN_0_LIN_EN_2.num:20
PORT.8.2.PERI_TR_IO_INPUT_15.num:26
PORT.8.2.TCPWM_0_LINE_21.num:8
PORT.8.2.TCPWM_0_LINE_COMPL_20.num:9
PORT.8.2.TCPWM_0_TR_ONE_CNT_IN_61.num:11
PORT.8.2.TCPWM_0_TR_ONE_CNT_IN_63.num:10
PORT.8.3.analog_signals:PASS.0.SARMUX_PADS.18
PORT.8.3.bond:False
PORT.8.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_OUTPUT_0,TCPWM_0_LINE_22,TCPWM_0_LINE_COMPL_21,TCPWM_0_TR_ONE_CNT_IN_64,TCPWM_0_TR_ONE_CNT_IN_66
PORT.8.3.AMUXA.num:4
PORT.8.3.AMUXA_DSI.num:6
PORT.8.3.AMUXB.num:5
PORT.8.3.AMUXB_DSI.num:7
PORT.8.3.GPIO.num:0
PORT.8.3.PERI_TR_IO_OUTPUT_0.num:27
PORT.8.3.TCPWM_0_LINE_22.num:8
PORT.8.3.TCPWM_0_LINE_COMPL_21.num:9
PORT.8.3.TCPWM_0_TR_ONE_CNT_IN_64.num:11
PORT.8.3.TCPWM_0_TR_ONE_CNT_IN_66.num:10
PORT.8.4.analog_signals:PASS.0.SARMUX_PADS.19
PORT.8.4.bond:False
PORT.8.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_OUTPUT_1,TCPWM_0_LINE_23,TCPWM_0_LINE_COMPL_22,TCPWM_0_TR_ONE_CNT_IN_67,TCPWM_0_TR_ONE_CNT_IN_69
PORT.8.4.AMUXA.num:4
PORT.8.4.AMUXA_DSI.num:6
PORT.8.4.AMUXB.num:5
PORT.8.4.AMUXB_DSI.num:7
PORT.8.4.GPIO.num:0
PORT.8.4.PERI_TR_IO_OUTPUT_1.num:27
PORT.8.4.TCPWM_0_LINE_23.num:8
PORT.8.4.TCPWM_0_LINE_COMPL_22.num:9
PORT.8.4.TCPWM_0_TR_ONE_CNT_IN_67.num:11
PORT.8.4.TCPWM_0_TR_ONE_CNT_IN_69.num:10
PORT.9.pins:0,1,2,3
PORT.9.0.analog_signals:PASS.0.SARMUX_PADS.20
PORT.9.0.bond:False
PORT.9.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_24,TCPWM_0_LINE_COMPL_23,TCPWM_0_TR_ONE_CNT_IN_70,TCPWM_0_TR_ONE_CNT_IN_72
PORT.9.0.AMUXA.num:4
PORT.9.0.AMUXA_DSI.num:6
PORT.9.0.AMUXB.num:5
PORT.9.0.AMUXB_DSI.num:7
PORT.9.0.GPIO.num:0
PORT.9.0.TCPWM_0_LINE_24.num:8
PORT.9.0.TCPWM_0_LINE_COMPL_23.num:9
PORT.9.0.TCPWM_0_TR_ONE_CNT_IN_70.num:11
PORT.9.0.TCPWM_0_TR_ONE_CNT_IN_72.num:10
PORT.9.1.analog_signals:PASS.0.SARMUX_PADS.21
PORT.9.1.bond:False
PORT.9.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_25,TCPWM_0_LINE_COMPL_24,TCPWM_0_TR_ONE_CNT_IN_73,TCPWM_0_TR_ONE_CNT_IN_75
PORT.9.1.AMUXA.num:4
PORT.9.1.AMUXA_DSI.num:6
PORT.9.1.AMUXB.num:5
PORT.9.1.AMUXB_DSI.num:7
PORT.9.1.GPIO.num:0
PORT.9.1.TCPWM_0_LINE_25.num:8
PORT.9.1.TCPWM_0_LINE_COMPL_24.num:9
PORT.9.1.TCPWM_0_TR_ONE_CNT_IN_73.num:11
PORT.9.1.TCPWM_0_TR_ONE_CNT_IN_75.num:10
PORT.9.2.analog_signals:PASS.0.SARMUX_PADS.22
PORT.9.2.bond:False
PORT.9.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_26,TCPWM_0_LINE_COMPL_25,TCPWM_0_TR_ONE_CNT_IN_76,TCPWM_0_TR_ONE_CNT_IN_78
PORT.9.2.AMUXA.num:4
PORT.9.2.AMUXA_DSI.num:6
PORT.9.2.AMUXB.num:5
PORT.9.2.AMUXB_DSI.num:7
PORT.9.2.GPIO.num:0
PORT.9.2.TCPWM_0_LINE_26.num:8
PORT.9.2.TCPWM_0_LINE_COMPL_25.num:9
PORT.9.2.TCPWM_0_TR_ONE_CNT_IN_76.num:11
PORT.9.2.TCPWM_0_TR_ONE_CNT_IN_78.num:10
PORT.9.3.analog_signals:PASS.0.SARMUX_PADS.23
PORT.9.3.bond:False
PORT.9.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_27,TCPWM_0_LINE_COMPL_26,TCPWM_0_TR_ONE_CNT_IN_79,TCPWM_0_TR_ONE_CNT_IN_81
PORT.9.3.AMUXA.num:4
PORT.9.3.AMUXA_DSI.num:6
PORT.9.3.AMUXB.num:5
PORT.9.3.AMUXB_DSI.num:7
PORT.9.3.GPIO.num:0
PORT.9.3.TCPWM_0_LINE_27.num:8
PORT.9.3.TCPWM_0_LINE_COMPL_26.num:9
PORT.9.3.TCPWM_0_TR_ONE_CNT_IN_79.num:11
PORT.9.3.TCPWM_0_TR_ONE_CNT_IN_81.num:10
PORT.10.pins:0,1,2,3,4,5,6,7
PORT.10.0.bond:False
PORT.10.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_18,SCB_4_SPI_MISO,SCB_4_UART_RX,TCPWM_0_LINE_28,TCPWM_0_LINE_COMPL_27,TCPWM_0_TR_ONE_CNT_IN_82,TCPWM_0_TR_ONE_CNT_IN_84
PORT.10.0.AMUXA.num:4
PORT.10.0.AMUXA_DSI.num:6
PORT.10.0.AMUXB.num:5
PORT.10.0.AMUXB_DSI.num:7
PORT.10.0.GPIO.num:0
PORT.10.0.PERI_TR_IO_INPUT_18.num:26
PORT.10.0.SCB_4_SPI_MISO.num:19
PORT.10.0.SCB_4_UART_RX.num:17
PORT.10.0.TCPWM_0_LINE_28.num:8
PORT.10.0.TCPWM_0_LINE_COMPL_27.num:9
PORT.10.0.TCPWM_0_TR_ONE_CNT_IN_82.num:11
PORT.10.0.TCPWM_0_TR_ONE_CNT_IN_84.num:10
PORT.10.1.bond:False
PORT.10.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_19,SCB_4_I2C_SDA,SCB_4_SPI_MOSI,SCB_4_UART_TX,TCPWM_0_LINE_29,TCPWM_0_LINE_COMPL_28,TCPWM_0_TR_ONE_CNT_IN_85,TCPWM_0_TR_ONE_CNT_IN_87
PORT.10.1.AMUXA.num:4
PORT.10.1.AMUXA_DSI.num:6
PORT.10.1.AMUXB.num:5
PORT.10.1.AMUXB_DSI.num:7
PORT.10.1.GPIO.num:0
PORT.10.1.PERI_TR_IO_INPUT_19.num:26
PORT.10.1.SCB_4_I2C_SDA.num:18
PORT.10.1.SCB_4_SPI_MOSI.num:19
PORT.10.1.SCB_4_UART_TX.num:17
PORT.10.1.TCPWM_0_LINE_29.num:8
PORT.10.1.TCPWM_0_LINE_COMPL_28.num:9
PORT.10.1.TCPWM_0_TR_ONE_CNT_IN_85.num:11
PORT.10.1.TCPWM_0_TR_ONE_CNT_IN_87.num:10
PORT.10.2.bond:False
PORT.10.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_8,SCB_4_I2C_SCL,SCB_4_SPI_CLK,SCB_4_UART_RTS,TCPWM_0_LINE_30,TCPWM_0_LINE_COMPL_29,TCPWM_0_TR_ONE_CNT_IN_88,TCPWM_0_TR_ONE_CNT_IN_90
PORT.10.2.AMUXA.num:4
PORT.10.2.AMUXA_DSI.num:6
PORT.10.2.AMUXB.num:5
PORT.10.2.AMUXB_DSI.num:7
PORT.10.2.GPIO.num:0
PORT.10.2.LIN_0_LIN_RX_8.num:20
PORT.10.2.SCB_4_I2C_SCL.num:18
PORT.10.2.SCB_4_SPI_CLK.num:19
PORT.10.2.SCB_4_UART_RTS.num:17
PORT.10.2.TCPWM_0_LINE_30.num:8
PORT.10.2.TCPWM_0_LINE_COMPL_29.num:9
PORT.10.2.TCPWM_0_TR_ONE_CNT_IN_88.num:11
PORT.10.2.TCPWM_0_TR_ONE_CNT_IN_90.num:10
PORT.10.3.bond:False
PORT.10.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_8,SCB_4_SPI_SELECT0,SCB_4_UART_CTS,TCPWM_0_LINE_31,TCPWM_0_LINE_COMPL_30,TCPWM_0_TR_ONE_CNT_IN_91,TCPWM_0_TR_ONE_CNT_IN_93
PORT.10.3.AMUXA.num:4
PORT.10.3.AMUXA_DSI.num:6
PORT.10.3.AMUXB.num:5
PORT.10.3.AMUXB_DSI.num:7
PORT.10.3.GPIO.num:0
PORT.10.3.LIN_0_LIN_TX_8.num:20
PORT.10.3.SCB_4_SPI_SELECT0.num:19
PORT.10.3.SCB_4_UART_CTS.num:17
PORT.10.3.TCPWM_0_LINE_31.num:8
PORT.10.3.TCPWM_0_LINE_COMPL_30.num:9
PORT.10.3.TCPWM_0_TR_ONE_CNT_IN_91.num:11
PORT.10.3.TCPWM_0_TR_ONE_CNT_IN_93.num:10
PORT.10.4.analog_signals:PASS.0.SARMUX_PADS.32,PASS.0.VB_TEMP_KELVIN
PORT.10.4.bond:False
PORT.10.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_8,SCB_4_SPI_SELECT1,TCPWM_0_LINE_32,TCPWM_0_LINE_COMPL_31,TCPWM_0_TR_ONE_CNT_IN_94,TCPWM_0_TR_ONE_CNT_IN_96
PORT.10.4.AMUXA.num:4
PORT.10.4.AMUXA_DSI.num:6
PORT.10.4.AMUXB.num:5
PORT.10.4.AMUXB_DSI.num:7
PORT.10.4.GPIO.num:0
PORT.10.4.LIN_0_LIN_EN_8.num:20
PORT.10.4.SCB_4_SPI_SELECT1.num:19
PORT.10.4.TCPWM_0_LINE_32.num:8
PORT.10.4.TCPWM_0_LINE_COMPL_31.num:9
PORT.10.4.TCPWM_0_TR_ONE_CNT_IN_94.num:11
PORT.10.4.TCPWM_0_TR_ONE_CNT_IN_96.num:10
PORT.10.5.analog_signals:PASS.0.SARMUX_PADS.33
PORT.10.5.bond:False
PORT.10.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_RX_0,GPIO,SCB_4_SPI_SELECT2,TCPWM_0_LINE_33,TCPWM_0_LINE_COMPL_32,TCPWM_0_TR_ONE_CNT_IN_97,TCPWM_0_TR_ONE_CNT_IN_99
PORT.10.5.AMUXA.num:4
PORT.10.5.AMUXA_DSI.num:6
PORT.10.5.AMUXB.num:5
PORT.10.5.AMUXB_DSI.num:7
PORT.10.5.CXPI_0_CXPI_RX_0.num:22
PORT.10.5.GPIO.num:0
PORT.10.5.SCB_4_SPI_SELECT2.num:19
PORT.10.5.TCPWM_0_LINE_33.num:8
PORT.10.5.TCPWM_0_LINE_COMPL_32.num:9
PORT.10.5.TCPWM_0_TR_ONE_CNT_IN_97.num:11
PORT.10.5.TCPWM_0_TR_ONE_CNT_IN_99.num:10
PORT.10.6.analog_signals:PASS.0.SARMUX_PADS.34
PORT.10.6.bond:False
PORT.10.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_TX_0,GPIO,TCPWM_0_LINE_34,TCPWM_0_LINE_COMPL_33,TCPWM_0_TR_ONE_CNT_IN_100,TCPWM_0_TR_ONE_CNT_IN_102
PORT.10.6.AMUXA.num:4
PORT.10.6.AMUXA_DSI.num:6
PORT.10.6.AMUXB.num:5
PORT.10.6.AMUXB_DSI.num:7
PORT.10.6.CXPI_0_CXPI_TX_0.num:22
PORT.10.6.GPIO.num:0
PORT.10.6.TCPWM_0_LINE_34.num:8
PORT.10.6.TCPWM_0_LINE_COMPL_33.num:9
PORT.10.6.TCPWM_0_TR_ONE_CNT_IN_100.num:11
PORT.10.6.TCPWM_0_TR_ONE_CNT_IN_102.num:10
PORT.10.7.analog_signals:PASS.0.SARMUX_PADS.35
PORT.10.7.bond:False
PORT.10.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_EN_0,GPIO,TCPWM_0_LINE_35,TCPWM_0_LINE_COMPL_34,TCPWM_0_TR_ONE_CNT_IN_103,TCPWM_0_TR_ONE_CNT_IN_105
PORT.10.7.AMUXA.num:4
PORT.10.7.AMUXA_DSI.num:6
PORT.10.7.AMUXB.num:5
PORT.10.7.AMUXB_DSI.num:7
PORT.10.7.CXPI_0_CXPI_EN_0.num:22
PORT.10.7.GPIO.num:0
PORT.10.7.TCPWM_0_LINE_35.num:8
PORT.10.7.TCPWM_0_LINE_COMPL_34.num:9
PORT.10.7.TCPWM_0_TR_ONE_CNT_IN_103.num:11
PORT.10.7.TCPWM_0_TR_ONE_CNT_IN_105.num:10
PORT.11.pins:0,1,2
PORT.11.0.analog_signals:PASS.0.SARMUX_MOTOR.0
PORT.11.0.bond:True
PORT.11.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO
PORT.11.0.physical_pin:38
PORT.11.0.AMUXA.num:4
PORT.11.0.AMUXA_DSI.num:6
PORT.11.0.AMUXB.num:5
PORT.11.0.AMUXB_DSI.num:7
PORT.11.0.GPIO.num:0
PORT.11.1.analog_signals:PASS.0.SARMUX_MOTOR.1
PORT.11.1.bond:True
PORT.11.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO
PORT.11.1.physical_pin:39
PORT.11.1.AMUXA.num:4
PORT.11.1.AMUXA_DSI.num:6
PORT.11.1.AMUXB.num:5
PORT.11.1.AMUXB_DSI.num:7
PORT.11.1.GPIO.num:0
PORT.11.2.analog_signals:PASS.0.SARMUX_MOTOR.2
PORT.11.2.bond:True
PORT.11.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO
PORT.11.2.physical_pin:40
PORT.11.2.AMUXA.num:4
PORT.11.2.AMUXA_DSI.num:6
PORT.11.2.AMUXB.num:5
PORT.11.2.AMUXB_DSI.num:7
PORT.11.2.GPIO.num:0
PORT.12.pins:0,1,2,3,4,5,6,7
PORT.12.0.analog_signals:PASS.0.SARMUX_PADS.36
PORT.12.0.bond:True
PORT.12.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_2,GPIO,PERI_TR_IO_INPUT_20,TCPWM_0_LINE_36,TCPWM_0_LINE_COMPL_35,TCPWM_0_TR_ONE_CNT_IN_106,TCPWM_0_TR_ONE_CNT_IN_108
PORT.12.0.physical_pin:45
PORT.12.0.AMUXA.num:4
PORT.12.0.AMUXA_DSI.num:6
PORT.12.0.AMUXB.num:5
PORT.12.0.AMUXB_DSI.num:7
PORT.12.0.CANFD_0_TTCAN_TX_2.num:21
PORT.12.0.GPIO.num:0
PORT.12.0.PERI_TR_IO_INPUT_20.num:26
PORT.12.0.TCPWM_0_LINE_36.num:8
PORT.12.0.TCPWM_0_LINE_COMPL_35.num:9
PORT.12.0.TCPWM_0_TR_ONE_CNT_IN_106.num:11
PORT.12.0.TCPWM_0_TR_ONE_CNT_IN_108.num:10
PORT.12.1.analog_signals:PASS.0.SARMUX_PADS.37
PORT.12.1.bond:True
PORT.12.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_2,GPIO,LIN_0_LIN_EN_6,PERI_TR_IO_INPUT_21,TCPWM_0_LINE_37,TCPWM_0_LINE_COMPL_36,TCPWM_0_TR_ONE_CNT_IN_109,TCPWM_0_TR_ONE_CNT_IN_111
PORT.12.1.physical_pin:46
PORT.12.1.AMUXA.num:4
PORT.12.1.AMUXA_DSI.num:6
PORT.12.1.AMUXB.num:5
PORT.12.1.AMUXB_DSI.num:7
PORT.12.1.CANFD_0_TTCAN_RX_2.num:21
PORT.12.1.GPIO.num:0
PORT.12.1.LIN_0_LIN_EN_6.num:20
PORT.12.1.PERI_TR_IO_INPUT_21.num:26
PORT.12.1.TCPWM_0_LINE_37.num:8
PORT.12.1.TCPWM_0_LINE_COMPL_36.num:9
PORT.12.1.TCPWM_0_TR_ONE_CNT_IN_109.num:11
PORT.12.1.TCPWM_0_TR_ONE_CNT_IN_111.num:10
PORT.12.2.analog_signals:PASS.0.SARMUX_PADS.38
PORT.12.2.bond:True
PORT.12.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_6,PASS_0_SAR_EXT_MUX_EN_1,TCPWM_0_LINE_38,TCPWM_0_LINE_COMPL_37,TCPWM_0_TR_ONE_CNT_IN_112,TCPWM_0_TR_ONE_CNT_IN_114
PORT.12.2.physical_pin:47
PORT.12.2.AMUXA.num:4
PORT.12.2.AMUXA_DSI.num:6
PORT.12.2.AMUXB.num:5
PORT.12.2.AMUXB_DSI.num:7
PORT.12.2.GPIO.num:0
PORT.12.2.LIN_0_LIN_RX_6.num:20
PORT.12.2.PASS_0_SAR_EXT_MUX_EN_1.num:16
PORT.12.2.TCPWM_0_LINE_38.num:8
PORT.12.2.TCPWM_0_LINE_COMPL_37.num:9
PORT.12.2.TCPWM_0_TR_ONE_CNT_IN_112.num:11
PORT.12.2.TCPWM_0_TR_ONE_CNT_IN_114.num:10
PORT.12.3.analog_signals:PASS.0.SARMUX_PADS.39
PORT.12.3.bond:True
PORT.12.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_6,PASS_0_SAR_EXT_MUX_SEL_3,TCPWM_0_LINE_39,TCPWM_0_LINE_COMPL_38,TCPWM_0_TR_ONE_CNT_IN_115,TCPWM_0_TR_ONE_CNT_IN_117
PORT.12.3.physical_pin:48
PORT.12.3.AMUXA.num:4
PORT.12.3.AMUXA_DSI.num:6
PORT.12.3.AMUXB.num:5
PORT.12.3.AMUXB_DSI.num:7
PORT.12.3.GPIO.num:0
PORT.12.3.LIN_0_LIN_TX_6.num:20
PORT.12.3.PASS_0_SAR_EXT_MUX_SEL_3.num:16
PORT.12.3.TCPWM_0_LINE_39.num:8
PORT.12.3.TCPWM_0_LINE_COMPL_38.num:9
PORT.12.3.TCPWM_0_TR_ONE_CNT_IN_115.num:11
PORT.12.3.TCPWM_0_TR_ONE_CNT_IN_117.num:10
PORT.12.4.analog_signals:PASS.0.SARMUX_PADS.40
PORT.12.4.bond:True
PORT.12.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PASS_0_SAR_EXT_MUX_SEL_4,TCPWM_0_LINE_40,TCPWM_0_LINE_COMPL_39,TCPWM_0_TR_ONE_CNT_IN_118,TCPWM_0_TR_ONE_CNT_IN_120
PORT.12.4.physical_pin:49
PORT.12.4.AMUXA.num:4
PORT.12.4.AMUXA_DSI.num:6
PORT.12.4.AMUXB.num:5
PORT.12.4.AMUXB_DSI.num:7
PORT.12.4.GPIO.num:0
PORT.12.4.PASS_0_SAR_EXT_MUX_SEL_4.num:16
PORT.12.4.TCPWM_0_LINE_40.num:8
PORT.12.4.TCPWM_0_LINE_COMPL_39.num:9
PORT.12.4.TCPWM_0_TR_ONE_CNT_IN_118.num:11
PORT.12.4.TCPWM_0_TR_ONE_CNT_IN_120.num:10
PORT.12.5.analog_signals:PASS.0.SARMUX_PADS.41
PORT.12.5.bond:False
PORT.12.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PASS_0_SAR_EXT_MUX_SEL_5,TCPWM_0_LINE_41,TCPWM_0_LINE_COMPL_40,TCPWM_0_TR_ONE_CNT_IN_121,TCPWM_0_TR_ONE_CNT_IN_123
PORT.12.5.AMUXA.num:4
PORT.12.5.AMUXA_DSI.num:6
PORT.12.5.AMUXB.num:5
PORT.12.5.AMUXB_DSI.num:7
PORT.12.5.GPIO.num:0
PORT.12.5.PASS_0_SAR_EXT_MUX_SEL_5.num:16
PORT.12.5.TCPWM_0_LINE_41.num:8
PORT.12.5.TCPWM_0_LINE_COMPL_40.num:9
PORT.12.5.TCPWM_0_TR_ONE_CNT_IN_121.num:11
PORT.12.5.TCPWM_0_TR_ONE_CNT_IN_123.num:10
PORT.12.6.analog_signals:PASS.0.SARMUX_PADS.42
PORT.12.6.bond:False
PORT.12.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_42,TCPWM_0_LINE_COMPL_41,TCPWM_0_TR_ONE_CNT_IN_124,TCPWM_0_TR_ONE_CNT_IN_126
PORT.12.6.AMUXA.num:4
PORT.12.6.AMUXA_DSI.num:6
PORT.12.6.AMUXB.num:5
PORT.12.6.AMUXB_DSI.num:7
PORT.12.6.GPIO.num:0
PORT.12.6.TCPWM_0_LINE_42.num:8
PORT.12.6.TCPWM_0_LINE_COMPL_41.num:9
PORT.12.6.TCPWM_0_TR_ONE_CNT_IN_124.num:11
PORT.12.6.TCPWM_0_TR_ONE_CNT_IN_126.num:10
PORT.12.7.analog_signals:PASS.0.SARMUX_PADS.43
PORT.12.7.bond:False
PORT.12.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_43,TCPWM_0_LINE_COMPL_42,TCPWM_0_TR_ONE_CNT_IN_127,TCPWM_0_TR_ONE_CNT_IN_129
PORT.12.7.AMUXA.num:4
PORT.12.7.AMUXA_DSI.num:6
PORT.12.7.AMUXB.num:5
PORT.12.7.AMUXB_DSI.num:7
PORT.12.7.GPIO.num:0
PORT.12.7.TCPWM_0_LINE_43.num:8
PORT.12.7.TCPWM_0_LINE_COMPL_42.num:9
PORT.12.7.TCPWM_0_TR_ONE_CNT_IN_127.num:11
PORT.12.7.TCPWM_0_TR_ONE_CNT_IN_129.num:10
PORT.13.pins:0,1,2,3,4,5,6,7
PORT.13.0.analog_signals:PASS.0.SARMUX_PADS.44
PORT.13.0.bond:True
PORT.13.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_RX_1,GPIO,LIN_0_LIN_RX_3,PASS_0_SAR_EXT_MUX_SEL_6,SCB_3_SPI_MISO,SCB_3_UART_RX,TCPWM_0_LINE_264,TCPWM_0_LINE_COMPL_43,TCPWM_0_TR_ONE_CNT_IN_130,TCPWM_0_TR_ONE_CNT_IN_792
PORT.13.0.physical_pin:52
PORT.13.0.AMUXA.num:4
PORT.13.0.AMUXA_DSI.num:6
PORT.13.0.AMUXB.num:5
PORT.13.0.AMUXB_DSI.num:7
PORT.13.0.CXPI_0_CXPI_RX_1.num:22
PORT.13.0.GPIO.num:0
PORT.13.0.LIN_0_LIN_RX_3.num:20
PORT.13.0.PASS_0_SAR_EXT_MUX_SEL_6.num:16
PORT.13.0.SCB_3_SPI_MISO.num:19
PORT.13.0.SCB_3_UART_RX.num:17
PORT.13.0.TCPWM_0_LINE_264.num:8
PORT.13.0.TCPWM_0_LINE_COMPL_43.num:9
PORT.13.0.TCPWM_0_TR_ONE_CNT_IN_130.num:11
PORT.13.0.TCPWM_0_TR_ONE_CNT_IN_792.num:10
PORT.13.1.analog_signals:PASS.0.SARMUX_PADS.45
PORT.13.1.bond:True
PORT.13.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_TX_1,GPIO,LIN_0_LIN_TX_3,PASS_0_SAR_EXT_MUX_SEL_7,SCB_3_I2C_SDA,SCB_3_SPI_MOSI,SCB_3_UART_TX,TCPWM_0_LINE_44,TCPWM_0_LINE_COMPL_264,TCPWM_0_TR_ONE_CNT_IN_132,TCPWM_0_TR_ONE_CNT_IN_793
PORT.13.1.physical_pin:53
PORT.13.1.AMUXA.num:4
PORT.13.1.AMUXA_DSI.num:6
PORT.13.1.AMUXB.num:5
PORT.13.1.AMUXB_DSI.num:7
PORT.13.1.CXPI_0_CXPI_TX_1.num:22
PORT.13.1.GPIO.num:0
PORT.13.1.LIN_0_LIN_TX_3.num:20
PORT.13.1.PASS_0_SAR_EXT_MUX_SEL_7.num:16
PORT.13.1.SCB_3_I2C_SDA.num:18
PORT.13.1.SCB_3_SPI_MOSI.num:19
PORT.13.1.SCB_3_UART_TX.num:17
PORT.13.1.TCPWM_0_LINE_44.num:8
PORT.13.1.TCPWM_0_LINE_COMPL_264.num:9
PORT.13.1.TCPWM_0_TR_ONE_CNT_IN_132.num:10
PORT.13.1.TCPWM_0_TR_ONE_CNT_IN_793.num:11
PORT.13.2.analog_signals:PASS.0.SARMUX_PADS.46
PORT.13.2.bond:True
PORT.13.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_EN_1,GPIO,LIN_0_LIN_EN_3,PASS_0_SAR_EXT_MUX_SEL_8,SCB_3_I2C_SCL,SCB_3_SPI_CLK,SCB_3_UART_RTS,TCPWM_0_LINE_265,TCPWM_0_LINE_COMPL_44,TCPWM_0_TR_ONE_CNT_IN_133,TCPWM_0_TR_ONE_CNT_IN_795
PORT.13.2.physical_pin:54
PORT.13.2.AMUXA.num:4
PORT.13.2.AMUXA_DSI.num:6
PORT.13.2.AMUXB.num:5
PORT.13.2.AMUXB_DSI.num:7
PORT.13.2.CXPI_0_CXPI_EN_1.num:22
PORT.13.2.GPIO.num:0
PORT.13.2.LIN_0_LIN_EN_3.num:20
PORT.13.2.PASS_0_SAR_EXT_MUX_SEL_8.num:16
PORT.13.2.SCB_3_I2C_SCL.num:18
PORT.13.2.SCB_3_SPI_CLK.num:19
PORT.13.2.SCB_3_UART_RTS.num:17
PORT.13.2.TCPWM_0_LINE_265.num:8
PORT.13.2.TCPWM_0_LINE_COMPL_44.num:9
PORT.13.2.TCPWM_0_TR_ONE_CNT_IN_133.num:11
PORT.13.2.TCPWM_0_TR_ONE_CNT_IN_795.num:10
PORT.13.3.analog_signals:PASS.0.SARMUX_PADS.47
PORT.13.3.bond:True
PORT.13.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PASS_0_SAR_EXT_MUX_EN_2,SCB_3_SPI_SELECT0,SCB_3_UART_CTS,TCPWM_0_LINE_45,TCPWM_0_LINE_COMPL_265,TCPWM_0_TR_ONE_CNT_IN_135,TCPWM_0_TR_ONE_CNT_IN_796
PORT.13.3.physical_pin:55
PORT.13.3.AMUXA.num:4
PORT.13.3.AMUXA_DSI.num:6
PORT.13.3.AMUXB.num:5
PORT.13.3.AMUXB_DSI.num:7
PORT.13.3.GPIO.num:0
PORT.13.3.PASS_0_SAR_EXT_MUX_EN_2.num:16
PORT.13.3.SCB_3_SPI_SELECT0.num:19
PORT.13.3.SCB_3_UART_CTS.num:17
PORT.13.3.TCPWM_0_LINE_45.num:8
PORT.13.3.TCPWM_0_LINE_COMPL_265.num:9
PORT.13.3.TCPWM_0_TR_ONE_CNT_IN_135.num:10
PORT.13.3.TCPWM_0_TR_ONE_CNT_IN_796.num:11
PORT.13.4.analog_signals:PASS.0.SARMUX_PADS.48
PORT.13.4.bond:True
PORT.13.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_8,SCB_3_SPI_SELECT1,TCPWM_0_LINE_266,TCPWM_0_LINE_516,TCPWM_0_LINE_COMPL_45,TCPWM_0_TR_ONE_CNT_IN_136,TCPWM_0_TR_ONE_CNT_IN_798
PORT.13.4.physical_pin:56
PORT.13.4.AMUXA.num:4
PORT.13.4.AMUXA_DSI.num:6
PORT.13.4.AMUXB.num:5
PORT.13.4.AMUXB_DSI.num:7
PORT.13.4.GPIO.num:0
PORT.13.4.LIN_0_LIN_RX_8.num:20
PORT.13.4.SCB_3_SPI_SELECT1.num:19
PORT.13.4.TCPWM_0_LINE_266.num:8
PORT.13.4.TCPWM_0_LINE_516.num:16
PORT.13.4.TCPWM_0_LINE_COMPL_45.num:9
PORT.13.4.TCPWM_0_TR_ONE_CNT_IN_136.num:11
PORT.13.4.TCPWM_0_TR_ONE_CNT_IN_798.num:10
PORT.13.5.analog_signals:PASS.0.SARMUX_PADS.49
PORT.13.5.bond:True
PORT.13.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_RX_2,GPIO,LIN_0_LIN_TX_8,SCB_3_SPI_SELECT2,TCPWM_0_LINE_46,TCPWM_0_LINE_COMPL_266,TCPWM_0_LINE_COMPL_516,TCPWM_0_TR_ONE_CNT_IN_138,TCPWM_0_TR_ONE_CNT_IN_799
PORT.13.5.physical_pin:57
PORT.13.5.AMUXA.num:4
PORT.13.5.AMUXA_DSI.num:6
PORT.13.5.AMUXB.num:5
PORT.13.5.AMUXB_DSI.num:7
PORT.13.5.CXPI_0_CXPI_RX_2.num:22
PORT.13.5.GPIO.num:0
PORT.13.5.LIN_0_LIN_TX_8.num:20
PORT.13.5.SCB_3_SPI_SELECT2.num:19
PORT.13.5.TCPWM_0_LINE_46.num:8
PORT.13.5.TCPWM_0_LINE_COMPL_266.num:9
PORT.13.5.TCPWM_0_LINE_COMPL_516.num:16
PORT.13.5.TCPWM_0_TR_ONE_CNT_IN_138.num:10
PORT.13.5.TCPWM_0_TR_ONE_CNT_IN_799.num:11
PORT.13.6.analog_signals:PASS.0.SARMUX_PADS.50
PORT.13.6.bond:True
PORT.13.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_TX_2,GPIO,LIN_0_LIN_EN_8,PERI_TR_IO_INPUT_22,SCB_3_SPI_SELECT3,TCPWM_0_LINE_267,TCPWM_0_LINE_517,TCPWM_0_LINE_COMPL_46,TCPWM_0_TR_ONE_CNT_IN_139,TCPWM_0_TR_ONE_CNT_IN_801
PORT.13.6.physical_pin:58
PORT.13.6.AMUXA.num:4
PORT.13.6.AMUXA_DSI.num:6
PORT.13.6.AMUXB.num:5
PORT.13.6.AMUXB_DSI.num:7
PORT.13.6.CXPI_0_CXPI_TX_2.num:22
PORT.13.6.GPIO.num:0
PORT.13.6.LIN_0_LIN_EN_8.num:20
PORT.13.6.PERI_TR_IO_INPUT_22.num:26
PORT.13.6.SCB_3_SPI_SELECT3.num:19
PORT.13.6.TCPWM_0_LINE_267.num:8
PORT.13.6.TCPWM_0_LINE_517.num:16
PORT.13.6.TCPWM_0_LINE_COMPL_46.num:9
PORT.13.6.TCPWM_0_TR_ONE_CNT_IN_139.num:11
PORT.13.6.TCPWM_0_TR_ONE_CNT_IN_801.num:10
PORT.13.7.analog_signals:PASS.0.SARMUX_PADS.51
PORT.13.7.bond:True
PORT.13.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_EN_2,GPIO,PERI_TR_IO_INPUT_23,TCPWM_0_LINE_47,TCPWM_0_LINE_COMPL_267,TCPWM_0_LINE_COMPL_517,TCPWM_0_TR_ONE_CNT_IN_141,TCPWM_0_TR_ONE_CNT_IN_802
PORT.13.7.physical_pin:59
PORT.13.7.AMUXA.num:4
PORT.13.7.AMUXA_DSI.num:6
PORT.13.7.AMUXB.num:5
PORT.13.7.AMUXB_DSI.num:7
PORT.13.7.CXPI_0_CXPI_EN_2.num:22
PORT.13.7.GPIO.num:0
PORT.13.7.PERI_TR_IO_INPUT_23.num:26
PORT.13.7.TCPWM_0_LINE_47.num:8
PORT.13.7.TCPWM_0_LINE_COMPL_267.num:9
PORT.13.7.TCPWM_0_LINE_COMPL_517.num:16
PORT.13.7.TCPWM_0_TR_ONE_CNT_IN_141.num:10
PORT.13.7.TCPWM_0_TR_ONE_CNT_IN_802.num:11
PORT.14.pins:0,1,2,3,4,5,6,7
PORT.14.0.analog_signals:PASS.0.SARMUX_PADS.52
PORT.14.0.bond:True
PORT.14.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_0,GPIO,SCB_2_SPI_MISO,SCB_2_UART_RX,TCPWM_0_LINE_48,TCPWM_0_LINE_518,TCPWM_0_LINE_COMPL_47,TCPWM_0_TR_ONE_CNT_IN_142,TCPWM_0_TR_ONE_CNT_IN_144
PORT.14.0.physical_pin:60
PORT.14.0.AMUXA.num:4
PORT.14.0.AMUXA_DSI.num:6
PORT.14.0.AMUXB.num:5
PORT.14.0.AMUXB_DSI.num:7
PORT.14.0.CANFD_1_TTCAN_TX_0.num:21
PORT.14.0.GPIO.num:0
PORT.14.0.SCB_2_SPI_MISO.num:19
PORT.14.0.SCB_2_UART_RX.num:17
PORT.14.0.TCPWM_0_LINE_48.num:8
PORT.14.0.TCPWM_0_LINE_518.num:16
PORT.14.0.TCPWM_0_LINE_COMPL_47.num:9
PORT.14.0.TCPWM_0_TR_ONE_CNT_IN_142.num:11
PORT.14.0.TCPWM_0_TR_ONE_CNT_IN_144.num:10
PORT.14.1.analog_signals:PASS.0.SARMUX_PADS.53
PORT.14.1.bond:True
PORT.14.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_0,GPIO,SCB_2_I2C_SDA,SCB_2_SPI_MOSI,SCB_2_UART_TX,TCPWM_0_LINE_49,TCPWM_0_LINE_COMPL_48,TCPWM_0_LINE_COMPL_518,TCPWM_0_TR_ONE_CNT_IN_145,TCPWM_0_TR_ONE_CNT_IN_147
PORT.14.1.physical_pin:61
PORT.14.1.AMUXA.num:4
PORT.14.1.AMUXA_DSI.num:6
PORT.14.1.AMUXB.num:5
PORT.14.1.AMUXB_DSI.num:7
PORT.14.1.CANFD_1_TTCAN_RX_0.num:21
PORT.14.1.GPIO.num:0
PORT.14.1.SCB_2_I2C_SDA.num:18
PORT.14.1.SCB_2_SPI_MOSI.num:19
PORT.14.1.SCB_2_UART_TX.num:17
PORT.14.1.TCPWM_0_LINE_49.num:8
PORT.14.1.TCPWM_0_LINE_COMPL_48.num:9
PORT.14.1.TCPWM_0_LINE_COMPL_518.num:16
PORT.14.1.TCPWM_0_TR_ONE_CNT_IN_145.num:11
PORT.14.1.TCPWM_0_TR_ONE_CNT_IN_147.num:10
PORT.14.2.analog_signals:PASS.0.SARMUX_PADS.54
PORT.14.2.bond:True
PORT.14.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_6,SCB_2_I2C_SCL,SCB_2_SPI_CLK,SCB_2_UART_RTS,TCPWM_0_LINE_50,TCPWM_0_LINE_519,TCPWM_0_LINE_COMPL_49,TCPWM_0_TR_ONE_CNT_IN_148,TCPWM_0_TR_ONE_CNT_IN_150
PORT.14.2.physical_pin:62
PORT.14.2.AMUXA.num:4
PORT.14.2.AMUXA_DSI.num:6
PORT.14.2.AMUXB.num:5
PORT.14.2.AMUXB_DSI.num:7
PORT.14.2.GPIO.num:0
PORT.14.2.LIN_0_LIN_RX_6.num:20
PORT.14.2.SCB_2_I2C_SCL.num:18
PORT.14.2.SCB_2_SPI_CLK.num:19
PORT.14.2.SCB_2_UART_RTS.num:17
PORT.14.2.TCPWM_0_LINE_50.num:8
PORT.14.2.TCPWM_0_LINE_519.num:16
PORT.14.2.TCPWM_0_LINE_COMPL_49.num:9
PORT.14.2.TCPWM_0_TR_ONE_CNT_IN_148.num:11
PORT.14.2.TCPWM_0_TR_ONE_CNT_IN_150.num:10
PORT.14.3.analog_signals:PASS.0.SARMUX_PADS.55
PORT.14.3.bond:True
PORT.14.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_6,SCB_2_SPI_SELECT0,SCB_2_UART_CTS,TCPWM_0_LINE_51,TCPWM_0_LINE_COMPL_50,TCPWM_0_LINE_COMPL_519,TCPWM_0_TR_ONE_CNT_IN_151,TCPWM_0_TR_ONE_CNT_IN_153
PORT.14.3.physical_pin:63
PORT.14.3.AMUXA.num:4
PORT.14.3.AMUXA_DSI.num:6
PORT.14.3.AMUXB.num:5
PORT.14.3.AMUXB_DSI.num:7
PORT.14.3.GPIO.num:0
PORT.14.3.LIN_0_LIN_TX_6.num:20
PORT.14.3.SCB_2_SPI_SELECT0.num:19
PORT.14.3.SCB_2_UART_CTS.num:17
PORT.14.3.TCPWM_0_LINE_51.num:8
PORT.14.3.TCPWM_0_LINE_COMPL_50.num:9
PORT.14.3.TCPWM_0_LINE_COMPL_519.num:16
PORT.14.3.TCPWM_0_TR_ONE_CNT_IN_151.num:11
PORT.14.3.TCPWM_0_TR_ONE_CNT_IN_153.num:10
PORT.14.4.analog_signals:PASS.0.SARMUX_PADS.56
PORT.14.4.bond:False
PORT.14.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_6,SCB_2_SPI_SELECT1,TCPWM_0_LINE_52,TCPWM_0_LINE_COMPL_51,TCPWM_0_TR_ONE_CNT_IN_154,TCPWM_0_TR_ONE_CNT_IN_156,TCPWM_0_TR_ONE_CNT_IN_1548
PORT.14.4.AMUXA.num:4
PORT.14.4.AMUXA_DSI.num:6
PORT.14.4.AMUXB.num:5
PORT.14.4.AMUXB_DSI.num:7
PORT.14.4.GPIO.num:0
PORT.14.4.LIN_0_LIN_EN_6.num:20
PORT.14.4.SCB_2_SPI_SELECT1.num:19
PORT.14.4.TCPWM_0_LINE_52.num:8
PORT.14.4.TCPWM_0_LINE_COMPL_51.num:9
PORT.14.4.TCPWM_0_TR_ONE_CNT_IN_154.num:11
PORT.14.4.TCPWM_0_TR_ONE_CNT_IN_1548.num:16
PORT.14.4.TCPWM_0_TR_ONE_CNT_IN_156.num:10
PORT.14.5.analog_signals:PASS.0.SARMUX_PADS.57
PORT.14.5.bond:False
PORT.14.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_RX_2,GPIO,SCB_2_SPI_SELECT2,TCPWM_0_LINE_53,TCPWM_0_LINE_COMPL_52,TCPWM_0_TR_ONE_CNT_IN_157,TCPWM_0_TR_ONE_CNT_IN_159,TCPWM_0_TR_ONE_CNT_IN_1549
PORT.14.5.AMUXA.num:4
PORT.14.5.AMUXA_DSI.num:6
PORT.14.5.AMUXB.num:5
PORT.14.5.AMUXB_DSI.num:7
PORT.14.5.CXPI_0_CXPI_RX_2.num:22
PORT.14.5.GPIO.num:0
PORT.14.5.SCB_2_SPI_SELECT2.num:19
PORT.14.5.TCPWM_0_LINE_53.num:8
PORT.14.5.TCPWM_0_LINE_COMPL_52.num:9
PORT.14.5.TCPWM_0_TR_ONE_CNT_IN_1549.num:16
PORT.14.5.TCPWM_0_TR_ONE_CNT_IN_157.num:11
PORT.14.5.TCPWM_0_TR_ONE_CNT_IN_159.num:10
PORT.14.6.analog_signals:PASS.0.SARMUX_PADS.58
PORT.14.6.bond:False
PORT.14.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_TX_2,GPIO,PERI_TR_IO_INPUT_24,TCPWM_0_LINE_54,TCPWM_0_LINE_COMPL_53,TCPWM_0_TR_ONE_CNT_IN_160,TCPWM_0_TR_ONE_CNT_IN_162,TCPWM_0_TR_ONE_CNT_IN_1551
PORT.14.6.AMUXA.num:4
PORT.14.6.AMUXA_DSI.num:6
PORT.14.6.AMUXB.num:5
PORT.14.6.AMUXB_DSI.num:7
PORT.14.6.CXPI_0_CXPI_TX_2.num:22
PORT.14.6.GPIO.num:0
PORT.14.6.PERI_TR_IO_INPUT_24.num:26
PORT.14.6.TCPWM_0_LINE_54.num:8
PORT.14.6.TCPWM_0_LINE_COMPL_53.num:9
PORT.14.6.TCPWM_0_TR_ONE_CNT_IN_1551.num:16
PORT.14.6.TCPWM_0_TR_ONE_CNT_IN_160.num:11
PORT.14.6.TCPWM_0_TR_ONE_CNT_IN_162.num:10
PORT.14.7.analog_signals:PASS.0.SARMUX_PADS.59
PORT.14.7.bond:False
PORT.14.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_EN_2,GPIO,PERI_TR_IO_INPUT_25,TCPWM_0_LINE_55,TCPWM_0_LINE_COMPL_54,TCPWM_0_TR_ONE_CNT_IN_163,TCPWM_0_TR_ONE_CNT_IN_165,TCPWM_0_TR_ONE_CNT_IN_1552
PORT.14.7.AMUXA.num:4
PORT.14.7.AMUXA_DSI.num:6
PORT.14.7.AMUXB.num:5
PORT.14.7.AMUXB_DSI.num:7
PORT.14.7.CXPI_0_CXPI_EN_2.num:22
PORT.14.7.GPIO.num:0
PORT.14.7.PERI_TR_IO_INPUT_25.num:26
PORT.14.7.TCPWM_0_LINE_55.num:8
PORT.14.7.TCPWM_0_LINE_COMPL_54.num:9
PORT.14.7.TCPWM_0_TR_ONE_CNT_IN_1552.num:16
PORT.14.7.TCPWM_0_TR_ONE_CNT_IN_163.num:11
PORT.14.7.TCPWM_0_TR_ONE_CNT_IN_165.num:10
PORT.15.pins:0,1,2,3
PORT.15.0.analog_signals:PASS.0.SARMUX_PADS.60
PORT.15.0.bond:False
PORT.15.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_3,CXPI_0_CXPI_RX_1,GPIO,TCPWM_0_LINE_56,TCPWM_0_LINE_COMPL_55,TCPWM_0_TR_ONE_CNT_IN_166,TCPWM_0_TR_ONE_CNT_IN_168,TCPWM_0_TR_ONE_CNT_IN_1554
PORT.15.0.AMUXA.num:4
PORT.15.0.AMUXA_DSI.num:6
PORT.15.0.AMUXB.num:5
PORT.15.0.AMUXB_DSI.num:7
PORT.15.0.CANFD_1_TTCAN_TX_3.num:21
PORT.15.0.CXPI_0_CXPI_RX_1.num:22
PORT.15.0.GPIO.num:0
PORT.15.0.TCPWM_0_LINE_56.num:8
PORT.15.0.TCPWM_0_LINE_COMPL_55.num:9
PORT.15.0.TCPWM_0_TR_ONE_CNT_IN_1554.num:16
PORT.15.0.TCPWM_0_TR_ONE_CNT_IN_166.num:11
PORT.15.0.TCPWM_0_TR_ONE_CNT_IN_168.num:10
PORT.15.1.analog_signals:PASS.0.SARMUX_PADS.61
PORT.15.1.bond:False
PORT.15.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_3,CXPI_0_CXPI_TX_1,GPIO,TCPWM_0_LINE_57,TCPWM_0_LINE_COMPL_56,TCPWM_0_TR_ONE_CNT_IN_169,TCPWM_0_TR_ONE_CNT_IN_171,TCPWM_0_TR_ONE_CNT_IN_1555
PORT.15.1.AMUXA.num:4
PORT.15.1.AMUXA_DSI.num:6
PORT.15.1.AMUXB.num:5
PORT.15.1.AMUXB_DSI.num:7
PORT.15.1.CANFD_1_TTCAN_RX_3.num:21
PORT.15.1.CXPI_0_CXPI_TX_1.num:22
PORT.15.1.GPIO.num:0
PORT.15.1.TCPWM_0_LINE_57.num:8
PORT.15.1.TCPWM_0_LINE_COMPL_56.num:9
PORT.15.1.TCPWM_0_TR_ONE_CNT_IN_1555.num:16
PORT.15.1.TCPWM_0_TR_ONE_CNT_IN_169.num:11
PORT.15.1.TCPWM_0_TR_ONE_CNT_IN_171.num:10
PORT.15.2.analog_signals:PASS.0.SARMUX_PADS.62
PORT.15.2.bond:False
PORT.15.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_EN_1,GPIO,TCPWM_0_LINE_58,TCPWM_0_LINE_COMPL_57,TCPWM_0_TR_ONE_CNT_IN_172,TCPWM_0_TR_ONE_CNT_IN_174,TCPWM_0_TR_ONE_CNT_IN_1557
PORT.15.2.AMUXA.num:4
PORT.15.2.AMUXA_DSI.num:6
PORT.15.2.AMUXB.num:5
PORT.15.2.AMUXB_DSI.num:7
PORT.15.2.CXPI_0_CXPI_EN_1.num:22
PORT.15.2.GPIO.num:0
PORT.15.2.TCPWM_0_LINE_58.num:8
PORT.15.2.TCPWM_0_LINE_COMPL_57.num:9
PORT.15.2.TCPWM_0_TR_ONE_CNT_IN_1557.num:16
PORT.15.2.TCPWM_0_TR_ONE_CNT_IN_172.num:11
PORT.15.2.TCPWM_0_TR_ONE_CNT_IN_174.num:10
PORT.15.3.analog_signals:PASS.0.SARMUX_PADS.63
PORT.15.3.bond:False
PORT.15.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_59,TCPWM_0_LINE_COMPL_58,TCPWM_0_TR_ONE_CNT_IN_175,TCPWM_0_TR_ONE_CNT_IN_177,TCPWM_0_TR_ONE_CNT_IN_1558
PORT.15.3.AMUXA.num:4
PORT.15.3.AMUXA_DSI.num:6
PORT.15.3.AMUXB.num:5
PORT.15.3.AMUXB_DSI.num:7
PORT.15.3.GPIO.num:0
PORT.15.3.TCPWM_0_LINE_59.num:8
PORT.15.3.TCPWM_0_LINE_COMPL_58.num:9
PORT.15.3.TCPWM_0_TR_ONE_CNT_IN_1558.num:16
PORT.15.3.TCPWM_0_TR_ONE_CNT_IN_175.num:11
PORT.15.3.TCPWM_0_TR_ONE_CNT_IN_177.num:10
PORT.16.pins:0,1,2,3
PORT.16.0.bond:False
PORT.16.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_60,TCPWM_0_LINE_512,TCPWM_0_LINE_COMPL_59,TCPWM_0_TR_ONE_CNT_IN_178,TCPWM_0_TR_ONE_CNT_IN_180
PORT.16.0.AMUXA.num:4
PORT.16.0.AMUXA_DSI.num:6
PORT.16.0.AMUXB.num:5
PORT.16.0.AMUXB_DSI.num:7
PORT.16.0.GPIO.num:0
PORT.16.0.TCPWM_0_LINE_512.num:16
PORT.16.0.TCPWM_0_LINE_60.num:8
PORT.16.0.TCPWM_0_LINE_COMPL_59.num:9
PORT.16.0.TCPWM_0_TR_ONE_CNT_IN_178.num:11
PORT.16.0.TCPWM_0_TR_ONE_CNT_IN_180.num:10
PORT.16.1.bond:False
PORT.16.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_61,TCPWM_0_LINE_COMPL_60,TCPWM_0_LINE_COMPL_512,TCPWM_0_TR_ONE_CNT_IN_181,TCPWM_0_TR_ONE_CNT_IN_183
PORT.16.1.AMUXA.num:4
PORT.16.1.AMUXA_DSI.num:6
PORT.16.1.AMUXB.num:5
PORT.16.1.AMUXB_DSI.num:7
PORT.16.1.GPIO.num:0
PORT.16.1.TCPWM_0_LINE_61.num:8
PORT.16.1.TCPWM_0_LINE_COMPL_512.num:16
PORT.16.1.TCPWM_0_LINE_COMPL_60.num:9
PORT.16.1.TCPWM_0_TR_ONE_CNT_IN_181.num:11
PORT.16.1.TCPWM_0_TR_ONE_CNT_IN_183.num:10
PORT.16.2.bond:False
PORT.16.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_62,TCPWM_0_LINE_513,TCPWM_0_LINE_COMPL_61,TCPWM_0_TR_ONE_CNT_IN_184,TCPWM_0_TR_ONE_CNT_IN_186
PORT.16.2.AMUXA.num:4
PORT.16.2.AMUXA_DSI.num:6
PORT.16.2.AMUXB.num:5
PORT.16.2.AMUXB_DSI.num:7
PORT.16.2.GPIO.num:0
PORT.16.2.TCPWM_0_LINE_513.num:16
PORT.16.2.TCPWM_0_LINE_62.num:8
PORT.16.2.TCPWM_0_LINE_COMPL_61.num:9
PORT.16.2.TCPWM_0_TR_ONE_CNT_IN_184.num:11
PORT.16.2.TCPWM_0_TR_ONE_CNT_IN_186.num:10
PORT.16.3.bond:False
PORT.16.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_62,TCPWM_0_LINE_COMPL_62,TCPWM_0_LINE_COMPL_513,TCPWM_0_TR_ONE_CNT_IN_186,TCPWM_0_TR_ONE_CNT_IN_187
PORT.16.3.AMUXA.num:4
PORT.16.3.AMUXA_DSI.num:6
PORT.16.3.AMUXB.num:5
PORT.16.3.AMUXB_DSI.num:7
PORT.16.3.GPIO.num:0
PORT.16.3.TCPWM_0_LINE_62.num:8
PORT.16.3.TCPWM_0_LINE_COMPL_513.num:16
PORT.16.3.TCPWM_0_LINE_COMPL_62.num:9
PORT.16.3.TCPWM_0_TR_ONE_CNT_IN_186.num:10
PORT.16.3.TCPWM_0_TR_ONE_CNT_IN_187.num:11
PORT.17.pins:0,1,2,3,4,5,6,7
PORT.17.0.bond:True
PORT.17.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_1,GPIO,TCPWM_0_LINE_61,TCPWM_0_LINE_COMPL_62,TCPWM_0_TR_ONE_CNT_IN_183,TCPWM_0_TR_ONE_CNT_IN_187
PORT.17.0.physical_pin:64
PORT.17.0.AMUXA.num:4
PORT.17.0.AMUXA_DSI.num:6
PORT.17.0.AMUXB.num:5
PORT.17.0.AMUXB_DSI.num:7
PORT.17.0.CANFD_1_TTCAN_TX_1.num:21
PORT.17.0.GPIO.num:0
PORT.17.0.TCPWM_0_LINE_61.num:8
PORT.17.0.TCPWM_0_LINE_COMPL_62.num:9
PORT.17.0.TCPWM_0_TR_ONE_CNT_IN_183.num:10
PORT.17.0.TCPWM_0_TR_ONE_CNT_IN_187.num:11
PORT.17.1.bond:True
PORT.17.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_1,GPIO,SCB_3_SPI_MISO,SCB_3_UART_RX,TCPWM_0_LINE_60,TCPWM_0_LINE_514,TCPWM_0_LINE_COMPL_61,TCPWM_0_TR_ONE_CNT_IN_180,TCPWM_0_TR_ONE_CNT_IN_184
PORT.17.1.physical_pin:65
PORT.17.1.AMUXA.num:4
PORT.17.1.AMUXA_DSI.num:6
PORT.17.1.AMUXB.num:5
PORT.17.1.AMUXB_DSI.num:7
PORT.17.1.CANFD_1_TTCAN_RX_1.num:21
PORT.17.1.GPIO.num:0
PORT.17.1.SCB_3_SPI_MISO.num:19
PORT.17.1.SCB_3_UART_RX.num:17
PORT.17.1.TCPWM_0_LINE_514.num:16
PORT.17.1.TCPWM_0_LINE_60.num:8
PORT.17.1.TCPWM_0_LINE_COMPL_61.num:9
PORT.17.1.TCPWM_0_TR_ONE_CNT_IN_180.num:10
PORT.17.1.TCPWM_0_TR_ONE_CNT_IN_184.num:11
PORT.17.2.bond:True
PORT.17.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_3_I2C_SDA,SCB_3_SPI_MOSI,SCB_3_UART_TX,TCPWM_0_LINE_59,TCPWM_0_LINE_COMPL_60,TCPWM_0_LINE_COMPL_514,TCPWM_0_TR_ONE_CNT_IN_177,TCPWM_0_TR_ONE_CNT_IN_181
PORT.17.2.physical_pin:66
PORT.17.2.AMUXA.num:4
PORT.17.2.AMUXA_DSI.num:6
PORT.17.2.AMUXB.num:5
PORT.17.2.AMUXB_DSI.num:7
PORT.17.2.GPIO.num:0
PORT.17.2.SCB_3_I2C_SDA.num:18
PORT.17.2.SCB_3_SPI_MOSI.num:19
PORT.17.2.SCB_3_UART_TX.num:17
PORT.17.2.TCPWM_0_LINE_59.num:8
PORT.17.2.TCPWM_0_LINE_COMPL_514.num:16
PORT.17.2.TCPWM_0_LINE_COMPL_60.num:9
PORT.17.2.TCPWM_0_TR_ONE_CNT_IN_177.num:10
PORT.17.2.TCPWM_0_TR_ONE_CNT_IN_181.num:11
PORT.17.3.bond:False
PORT.17.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_26,SCB_3_I2C_SCL,SCB_3_SPI_CLK,SCB_3_UART_RTS,TCPWM_0_LINE_58,TCPWM_0_LINE_515,TCPWM_0_LINE_COMPL_59,TCPWM_0_TR_ONE_CNT_IN_174,TCPWM_0_TR_ONE_CNT_IN_178
PORT.17.3.AMUXA.num:4
PORT.17.3.AMUXA_DSI.num:6
PORT.17.3.AMUXB.num:5
PORT.17.3.AMUXB_DSI.num:7
PORT.17.3.GPIO.num:0
PORT.17.3.PERI_TR_IO_INPUT_26.num:26
PORT.17.3.SCB_3_I2C_SCL.num:18
PORT.17.3.SCB_3_SPI_CLK.num:19
PORT.17.3.SCB_3_UART_RTS.num:17
PORT.17.3.TCPWM_0_LINE_515.num:16
PORT.17.3.TCPWM_0_LINE_58.num:8
PORT.17.3.TCPWM_0_LINE_COMPL_59.num:9
PORT.17.3.TCPWM_0_TR_ONE_CNT_IN_174.num:10
PORT.17.3.TCPWM_0_TR_ONE_CNT_IN_178.num:11
PORT.17.4.bond:False
PORT.17.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_27,SCB_3_SPI_SELECT0,SCB_3_UART_CTS,TCPWM_0_LINE_57,TCPWM_0_LINE_COMPL_58,TCPWM_0_LINE_COMPL_515,TCPWM_0_TR_ONE_CNT_IN_171,TCPWM_0_TR_ONE_CNT_IN_175
PORT.17.4.AMUXA.num:4
PORT.17.4.AMUXA_DSI.num:6
PORT.17.4.AMUXB.num:5
PORT.17.4.AMUXB_DSI.num:7
PORT.17.4.GPIO.num:0
PORT.17.4.PERI_TR_IO_INPUT_27.num:26
PORT.17.4.SCB_3_SPI_SELECT0.num:19
PORT.17.4.SCB_3_UART_CTS.num:17
PORT.17.4.TCPWM_0_LINE_57.num:8
PORT.17.4.TCPWM_0_LINE_COMPL_515.num:16
PORT.17.4.TCPWM_0_LINE_COMPL_58.num:9
PORT.17.4.TCPWM_0_TR_ONE_CNT_IN_171.num:10
PORT.17.4.TCPWM_0_TR_ONE_CNT_IN_175.num:11
PORT.17.5.bond:False
PORT.17.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_3_SPI_SELECT1,TCPWM_0_LINE_56,TCPWM_0_LINE_COMPL_57,TCPWM_0_TR_ONE_CNT_IN_168,TCPWM_0_TR_ONE_CNT_IN_172
PORT.17.5.AMUXA.num:4
PORT.17.5.AMUXA_DSI.num:6
PORT.17.5.AMUXB.num:5
PORT.17.5.AMUXB_DSI.num:7
PORT.17.5.GPIO.num:0
PORT.17.5.SCB_3_SPI_SELECT1.num:19
PORT.17.5.TCPWM_0_LINE_56.num:8
PORT.17.5.TCPWM_0_LINE_COMPL_57.num:9
PORT.17.5.TCPWM_0_TR_ONE_CNT_IN_168.num:10
PORT.17.5.TCPWM_0_TR_ONE_CNT_IN_172.num:11
PORT.17.6.bond:False
PORT.17.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_3_SPI_SELECT2,TCPWM_0_LINE_260,TCPWM_0_LINE_COMPL_56,TCPWM_0_TR_ONE_CNT_IN_169,TCPWM_0_TR_ONE_CNT_IN_780
PORT.17.6.AMUXA.num:4
PORT.17.6.AMUXA_DSI.num:6
PORT.17.6.AMUXB.num:5
PORT.17.6.AMUXB_DSI.num:7
PORT.17.6.GPIO.num:0
PORT.17.6.SCB_3_SPI_SELECT2.num:19
PORT.17.6.TCPWM_0_LINE_260.num:8
PORT.17.6.TCPWM_0_LINE_COMPL_56.num:9
PORT.17.6.TCPWM_0_TR_ONE_CNT_IN_169.num:11
PORT.17.6.TCPWM_0_TR_ONE_CNT_IN_780.num:10
PORT.17.7.bond:False
PORT.17.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_261,TCPWM_0_LINE_COMPL_260,TCPWM_0_TR_ONE_CNT_IN_781,TCPWM_0_TR_ONE_CNT_IN_783
PORT.17.7.AMUXA.num:4
PORT.17.7.AMUXA_DSI.num:6
PORT.17.7.AMUXB.num:5
PORT.17.7.AMUXB_DSI.num:7
PORT.17.7.GPIO.num:0
PORT.17.7.TCPWM_0_LINE_261.num:8
PORT.17.7.TCPWM_0_LINE_COMPL_260.num:9
PORT.17.7.TCPWM_0_TR_ONE_CNT_IN_781.num:11
PORT.17.7.TCPWM_0_TR_ONE_CNT_IN_783.num:10
PORT.18.pins:0,1,2,3,4,5,6,7
PORT.18.0.analog_signals:PASS.0.SARMUX_PADS.64
PORT.18.0.bond:True
PORT.18.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_FAULT_OUT_0,GPIO,SCB_1_SPI_MISO,SCB_1_UART_RX,TCPWM_0_LINE_262,TCPWM_0_LINE_512,TCPWM_0_LINE_COMPL_261,TCPWM_0_TR_ONE_CNT_IN_784,TCPWM_0_TR_ONE_CNT_IN_786
PORT.18.0.physical_pin:67
PORT.18.0.AMUXA.num:4
PORT.18.0.AMUXA_DSI.num:6
PORT.18.0.AMUXB.num:5
PORT.18.0.AMUXB_DSI.num:7
PORT.18.0.CPUSS_FAULT_OUT_0.num:27
PORT.18.0.GPIO.num:0
PORT.18.0.SCB_1_SPI_MISO.num:19
PORT.18.0.SCB_1_UART_RX.num:17
PORT.18.0.TCPWM_0_LINE_262.num:8
PORT.18.0.TCPWM_0_LINE_512.num:16
PORT.18.0.TCPWM_0_LINE_COMPL_261.num:9
PORT.18.0.TCPWM_0_TR_ONE_CNT_IN_784.num:11
PORT.18.0.TCPWM_0_TR_ONE_CNT_IN_786.num:10
PORT.18.1.analog_signals:PASS.0.SARMUX_PADS.65
PORT.18.1.bond:True
PORT.18.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_FAULT_OUT_1,GPIO,SCB_1_I2C_SDA,SCB_1_SPI_MOSI,SCB_1_UART_TX,TCPWM_0_LINE_263,TCPWM_0_LINE_COMPL_262,TCPWM_0_LINE_COMPL_512,TCPWM_0_TR_ONE_CNT_IN_787,TCPWM_0_TR_ONE_CNT_IN_789
PORT.18.1.physical_pin:68
PORT.18.1.AMUXA.num:4
PORT.18.1.AMUXA_DSI.num:6
PORT.18.1.AMUXB.num:5
PORT.18.1.AMUXB_DSI.num:7
PORT.18.1.CPUSS_FAULT_OUT_1.num:27
PORT.18.1.GPIO.num:0
PORT.18.1.SCB_1_I2C_SDA.num:18
PORT.18.1.SCB_1_SPI_MOSI.num:19
PORT.18.1.SCB_1_UART_TX.num:17
PORT.18.1.TCPWM_0_LINE_263.num:8
PORT.18.1.TCPWM_0_LINE_COMPL_262.num:9
PORT.18.1.TCPWM_0_LINE_COMPL_512.num:16
PORT.18.1.TCPWM_0_TR_ONE_CNT_IN_787.num:11
PORT.18.1.TCPWM_0_TR_ONE_CNT_IN_789.num:10
PORT.18.2.analog_signals:PASS.0.SARMUX_PADS.66
PORT.18.2.bond:True
PORT.18.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_1_I2C_SCL,SCB_1_SPI_CLK,SCB_1_UART_RTS,TCPWM_0_LINE_55,TCPWM_0_LINE_513,TCPWM_0_LINE_COMPL_263,TCPWM_0_TR_ONE_CNT_IN_165,TCPWM_0_TR_ONE_CNT_IN_790
PORT.18.2.physical_pin:69
PORT.18.2.AMUXA.num:4
PORT.18.2.AMUXA_DSI.num:6
PORT.18.2.AMUXB.num:5
PORT.18.2.AMUXB_DSI.num:7
PORT.18.2.GPIO.num:0
PORT.18.2.SCB_1_I2C_SCL.num:18
PORT.18.2.SCB_1_SPI_CLK.num:19
PORT.18.2.SCB_1_UART_RTS.num:17
PORT.18.2.TCPWM_0_LINE_513.num:16
PORT.18.2.TCPWM_0_LINE_55.num:8
PORT.18.2.TCPWM_0_LINE_COMPL_263.num:9
PORT.18.2.TCPWM_0_TR_ONE_CNT_IN_165.num:10
PORT.18.2.TCPWM_0_TR_ONE_CNT_IN_790.num:11
PORT.18.3.analog_signals:PASS.0.SARMUX_PADS.67
PORT.18.3.bond:True
PORT.18.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_CLOCK,GPIO,SCB_1_SPI_SELECT0,SCB_1_UART_CTS,TCPWM_0_LINE_54,TCPWM_0_LINE_COMPL_55,TCPWM_0_LINE_COMPL_513,TCPWM_0_TR_ONE_CNT_IN_162,TCPWM_0_TR_ONE_CNT_IN_166
PORT.18.3.physical_pin:70
PORT.18.3.AMUXA.num:4
PORT.18.3.AMUXA_DSI.num:6
PORT.18.3.AMUXB.num:5
PORT.18.3.AMUXB_DSI.num:7
PORT.18.3.CPUSS_TRACE_CLOCK.num:27
PORT.18.3.GPIO.num:0
PORT.18.3.SCB_1_SPI_SELECT0.num:19
PORT.18.3.SCB_1_UART_CTS.num:17
PORT.18.3.TCPWM_0_LINE_54.num:8
PORT.18.3.TCPWM_0_LINE_COMPL_513.num:16
PORT.18.3.TCPWM_0_LINE_COMPL_55.num:9
PORT.18.3.TCPWM_0_TR_ONE_CNT_IN_162.num:10
PORT.18.3.TCPWM_0_TR_ONE_CNT_IN_166.num:11
PORT.18.4.analog_signals:PASS.0.SARMUX_PADS.68
PORT.18.4.bond:True
PORT.18.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_DATA_0,GPIO,SCB_1_SPI_SELECT1,TCPWM_0_LINE_53,TCPWM_0_LINE_514,TCPWM_0_LINE_COMPL_54,TCPWM_0_TR_ONE_CNT_IN_159,TCPWM_0_TR_ONE_CNT_IN_163
PORT.18.4.physical_pin:71
PORT.18.4.AMUXA.num:4
PORT.18.4.AMUXA_DSI.num:6
PORT.18.4.AMUXB.num:5
PORT.18.4.AMUXB_DSI.num:7
PORT.18.4.CPUSS_TRACE_DATA_0.num:27
PORT.18.4.GPIO.num:0
PORT.18.4.SCB_1_SPI_SELECT1.num:19
PORT.18.4.TCPWM_0_LINE_514.num:16
PORT.18.4.TCPWM_0_LINE_53.num:8
PORT.18.4.TCPWM_0_LINE_COMPL_54.num:9
PORT.18.4.TCPWM_0_TR_ONE_CNT_IN_159.num:10
PORT.18.4.TCPWM_0_TR_ONE_CNT_IN_163.num:11
PORT.18.5.analog_signals:PASS.0.SARMUX_PADS.69
PORT.18.5.bond:True
PORT.18.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_DATA_1,GPIO,SCB_1_SPI_SELECT2,TCPWM_0_LINE_52,TCPWM_0_LINE_COMPL_53,TCPWM_0_LINE_COMPL_514,TCPWM_0_TR_ONE_CNT_IN_156,TCPWM_0_TR_ONE_CNT_IN_160
PORT.18.5.physical_pin:72
PORT.18.5.AMUXA.num:4
PORT.18.5.AMUXA_DSI.num:6
PORT.18.5.AMUXB.num:5
PORT.18.5.AMUXB_DSI.num:7
PORT.18.5.CPUSS_TRACE_DATA_1.num:27
PORT.18.5.GPIO.num:0
PORT.18.5.SCB_1_SPI_SELECT2.num:19
PORT.18.5.TCPWM_0_LINE_52.num:8
PORT.18.5.TCPWM_0_LINE_COMPL_514.num:16
PORT.18.5.TCPWM_0_LINE_COMPL_53.num:9
PORT.18.5.TCPWM_0_TR_ONE_CNT_IN_156.num:10
PORT.18.5.TCPWM_0_TR_ONE_CNT_IN_160.num:11
PORT.18.6.analog_signals:PASS.0.SARMUX_PADS.70
PORT.18.6.bond:True
PORT.18.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_2,CPUSS_TRACE_DATA_2,GPIO,SCB_1_SPI_SELECT3,TCPWM_0_LINE_51,TCPWM_0_LINE_515,TCPWM_0_LINE_COMPL_52,TCPWM_0_TR_ONE_CNT_IN_153,TCPWM_0_TR_ONE_CNT_IN_157
PORT.18.6.physical_pin:73
PORT.18.6.AMUXA.num:4
PORT.18.6.AMUXA_DSI.num:6
PORT.18.6.AMUXB.num:5
PORT.18.6.AMUXB_DSI.num:7
PORT.18.6.CANFD_1_TTCAN_TX_2.num:21
PORT.18.6.CPUSS_TRACE_DATA_2.num:27
PORT.18.6.GPIO.num:0
PORT.18.6.SCB_1_SPI_SELECT3.num:19
PORT.18.6.TCPWM_0_LINE_51.num:8
PORT.18.6.TCPWM_0_LINE_515.num:16
PORT.18.6.TCPWM_0_LINE_COMPL_52.num:9
PORT.18.6.TCPWM_0_TR_ONE_CNT_IN_153.num:10
PORT.18.6.TCPWM_0_TR_ONE_CNT_IN_157.num:11
PORT.18.7.analog_signals:PASS.0.SARMUX_PADS.71
PORT.18.7.bond:True
PORT.18.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_2,CPUSS_TRACE_DATA_3,GPIO,TCPWM_0_LINE_50,TCPWM_0_LINE_COMPL_51,TCPWM_0_LINE_COMPL_515,TCPWM_0_TR_ONE_CNT_IN_150,TCPWM_0_TR_ONE_CNT_IN_154
PORT.18.7.physical_pin:74
PORT.18.7.AMUXA.num:4
PORT.18.7.AMUXA_DSI.num:6
PORT.18.7.AMUXB.num:5
PORT.18.7.AMUXB_DSI.num:7
PORT.18.7.CANFD_1_TTCAN_RX_2.num:21
PORT.18.7.CPUSS_TRACE_DATA_3.num:27
PORT.18.7.GPIO.num:0
PORT.18.7.TCPWM_0_LINE_50.num:8
PORT.18.7.TCPWM_0_LINE_COMPL_51.num:9
PORT.18.7.TCPWM_0_LINE_COMPL_515.num:16
PORT.18.7.TCPWM_0_TR_ONE_CNT_IN_150.num:10
PORT.18.7.TCPWM_0_TR_ONE_CNT_IN_154.num:11
PORT.19.pins:0,1,2,3,4
PORT.19.0.bond:True
PORT.19.0.dft_signals:SWJ_TRSTN
PORT.19.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_3,CPUSS_FAULT_OUT_2,GPIO,SCB_2_SPI_MISO,SCB_2_UART_RX,TCPWM_0_LINE_259,TCPWM_0_LINE_COMPL_50,TCPWM_0_TR_ONE_CNT_IN_151,TCPWM_0_TR_ONE_CNT_IN_777,TCPWM_0_TR_ONE_CNT_IN_1536
PORT.19.0.physical_pin:77
PORT.19.0.AMUXA.num:4
PORT.19.0.AMUXA_DSI.num:6
PORT.19.0.AMUXB.num:5
PORT.19.0.AMUXB_DSI.num:7
PORT.19.0.CANFD_1_TTCAN_TX_3.num:21
PORT.19.0.CPUSS_FAULT_OUT_2.num:27
PORT.19.0.GPIO.num:0
PORT.19.0.SCB_2_SPI_MISO.num:19
PORT.19.0.SCB_2_UART_RX.num:17
PORT.19.0.TCPWM_0_LINE_259.num:8
PORT.19.0.TCPWM_0_LINE_COMPL_50.num:9
PORT.19.0.TCPWM_0_TR_ONE_CNT_IN_151.num:11
PORT.19.0.TCPWM_0_TR_ONE_CNT_IN_1536.num:16
PORT.19.0.TCPWM_0_TR_ONE_CNT_IN_777.num:10
PORT.19.1.bond:True
PORT.19.1.dft_signals:SWJ_SWO_TDO
PORT.19.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_3,CPUSS_FAULT_OUT_3,CXPI_0_CXPI_RX_3,GPIO,SCB_2_I2C_SDA,SCB_2_SPI_MOSI,SCB_2_UART_TX,TCPWM_0_LINE_26,TCPWM_0_LINE_COMPL_259,TCPWM_0_TR_ONE_CNT_IN_78,TCPWM_0_TR_ONE_CNT_IN_778,TCPWM_0_TR_ONE_CNT_IN_1537
PORT.19.1.physical_pin:78
PORT.19.1.AMUXA.num:4
PORT.19.1.AMUXA_DSI.num:6
PORT.19.1.AMUXB.num:5
PORT.19.1.AMUXB_DSI.num:7
PORT.19.1.CANFD_1_TTCAN_RX_3.num:21
PORT.19.1.CPUSS_FAULT_OUT_3.num:27
PORT.19.1.CXPI_0_CXPI_RX_3.num:22
PORT.19.1.GPIO.num:0
PORT.19.1.SCB_2_I2C_SDA.num:18
PORT.19.1.SCB_2_SPI_MOSI.num:19
PORT.19.1.SCB_2_UART_TX.num:17
PORT.19.1.TCPWM_0_LINE_26.num:8
PORT.19.1.TCPWM_0_LINE_COMPL_259.num:9
PORT.19.1.TCPWM_0_TR_ONE_CNT_IN_1537.num:16
PORT.19.1.TCPWM_0_TR_ONE_CNT_IN_778.num:11
PORT.19.1.TCPWM_0_TR_ONE_CNT_IN_78.num:10
PORT.19.2.bond:True
PORT.19.2.dft_signals:SWJ_SWDOE_TDI
PORT.19.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_TX_3,GPIO,PERI_TR_IO_INPUT_28,SCB_2_I2C_SCL,SCB_2_SPI_CLK,SCB_2_UART_RTS,TCPWM_0_LINE_27,TCPWM_0_LINE_COMPL_26,TCPWM_0_TR_ONE_CNT_IN_79,TCPWM_0_TR_ONE_CNT_IN_81,TCPWM_0_TR_ONE_CNT_IN_1539
PORT.19.2.physical_pin:79
PORT.19.2.AMUXA.num:4
PORT.19.2.AMUXA_DSI.num:6
PORT.19.2.AMUXB.num:5
PORT.19.2.AMUXB_DSI.num:7
PORT.19.2.CXPI_0_CXPI_TX_3.num:22
PORT.19.2.GPIO.num:0
PORT.19.2.PERI_TR_IO_INPUT_28.num:26
PORT.19.2.SCB_2_I2C_SCL.num:18
PORT.19.2.SCB_2_SPI_CLK.num:19
PORT.19.2.SCB_2_UART_RTS.num:17
PORT.19.2.TCPWM_0_LINE_27.num:8
PORT.19.2.TCPWM_0_LINE_COMPL_26.num:9
PORT.19.2.TCPWM_0_TR_ONE_CNT_IN_1539.num:16
PORT.19.2.TCPWM_0_TR_ONE_CNT_IN_79.num:11
PORT.19.2.TCPWM_0_TR_ONE_CNT_IN_81.num:10
PORT.19.3.bond:True
PORT.19.3.dft_signals:SWJ_SWDIO_TMS
PORT.19.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_EN_3,GPIO,PERI_TR_IO_INPUT_29,SCB_2_SPI_SELECT0,SCB_2_UART_CTS,TCPWM_0_LINE_28,TCPWM_0_LINE_COMPL_27,TCPWM_0_TR_ONE_CNT_IN_82,TCPWM_0_TR_ONE_CNT_IN_84,TCPWM_0_TR_ONE_CNT_IN_1540
PORT.19.3.physical_pin:80
PORT.19.3.AMUXA.num:4
PORT.19.3.AMUXA_DSI.num:6
PORT.19.3.AMUXB.num:5
PORT.19.3.AMUXB_DSI.num:7
PORT.19.3.CXPI_0_CXPI_EN_3.num:22
PORT.19.3.GPIO.num:0
PORT.19.3.PERI_TR_IO_INPUT_29.num:26
PORT.19.3.SCB_2_SPI_SELECT0.num:19
PORT.19.3.SCB_2_UART_CTS.num:17
PORT.19.3.TCPWM_0_LINE_28.num:8
PORT.19.3.TCPWM_0_LINE_COMPL_27.num:9
PORT.19.3.TCPWM_0_TR_ONE_CNT_IN_1540.num:16
PORT.19.3.TCPWM_0_TR_ONE_CNT_IN_82.num:11
PORT.19.3.TCPWM_0_TR_ONE_CNT_IN_84.num:10
PORT.19.4.bond:False
PORT.19.4.dft_signals:SWJ_SWCLK_TCLK
PORT.19.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_2_SPI_SELECT1,TCPWM_0_LINE_29,TCPWM_0_LINE_COMPL_28,TCPWM_0_TR_ONE_CNT_IN_85,TCPWM_0_TR_ONE_CNT_IN_87,TCPWM_0_TR_ONE_CNT_IN_1542
PORT.19.4.AMUXA.num:4
PORT.19.4.AMUXA_DSI.num:6
PORT.19.4.AMUXB.num:5
PORT.19.4.AMUXB_DSI.num:7
PORT.19.4.GPIO.num:0
PORT.19.4.SCB_2_SPI_SELECT1.num:19
PORT.19.4.TCPWM_0_LINE_29.num:8
PORT.19.4.TCPWM_0_LINE_COMPL_28.num:9
PORT.19.4.TCPWM_0_TR_ONE_CNT_IN_1542.num:16
PORT.19.4.TCPWM_0_TR_ONE_CNT_IN_85.num:11
PORT.19.4.TCPWM_0_TR_ONE_CNT_IN_87.num:10
PORT.20.pins:0,1,2,3,4,5,6,7
PORT.20.0.bond:False
PORT.20.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_2_SPI_SELECT2,TCPWM_0_LINE_30,TCPWM_0_LINE_COMPL_29,TCPWM_0_TR_ONE_CNT_IN_88,TCPWM_0_TR_ONE_CNT_IN_90,TCPWM_0_TR_ONE_CNT_IN_1543
PORT.20.0.AMUXA.num:4
PORT.20.0.AMUXA_DSI.num:6
PORT.20.0.AMUXB.num:5
PORT.20.0.AMUXB_DSI.num:7
PORT.20.0.GPIO.num:0
PORT.20.0.SCB_2_SPI_SELECT2.num:19
PORT.20.0.TCPWM_0_LINE_30.num:8
PORT.20.0.TCPWM_0_LINE_COMPL_29.num:9
PORT.20.0.TCPWM_0_TR_ONE_CNT_IN_1543.num:16
PORT.20.0.TCPWM_0_TR_ONE_CNT_IN_88.num:11
PORT.20.0.TCPWM_0_TR_ONE_CNT_IN_90.num:10
PORT.20.1.bond:False
PORT.20.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_49,TCPWM_0_LINE_COMPL_30,TCPWM_0_TR_ONE_CNT_IN_91,TCPWM_0_TR_ONE_CNT_IN_147,TCPWM_0_TR_ONE_CNT_IN_1545
PORT.20.1.AMUXA.num:4
PORT.20.1.AMUXA_DSI.num:6
PORT.20.1.AMUXB.num:5
PORT.20.1.AMUXB_DSI.num:7
PORT.20.1.GPIO.num:0
PORT.20.1.TCPWM_0_LINE_49.num:8
PORT.20.1.TCPWM_0_LINE_COMPL_30.num:9
PORT.20.1.TCPWM_0_TR_ONE_CNT_IN_147.num:10
PORT.20.1.TCPWM_0_TR_ONE_CNT_IN_1545.num:16
PORT.20.1.TCPWM_0_TR_ONE_CNT_IN_91.num:11
PORT.20.2.bond:False
PORT.20.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_48,TCPWM_0_LINE_COMPL_49,TCPWM_0_TR_ONE_CNT_IN_144,TCPWM_0_TR_ONE_CNT_IN_148,TCPWM_0_TR_ONE_CNT_IN_1546
PORT.20.2.AMUXA.num:4
PORT.20.2.AMUXA_DSI.num:6
PORT.20.2.AMUXB.num:5
PORT.20.2.AMUXB_DSI.num:7
PORT.20.2.GPIO.num:0
PORT.20.2.TCPWM_0_LINE_48.num:8
PORT.20.2.TCPWM_0_LINE_COMPL_49.num:9
PORT.20.2.TCPWM_0_TR_ONE_CNT_IN_144.num:10
PORT.20.2.TCPWM_0_TR_ONE_CNT_IN_148.num:11
PORT.20.2.TCPWM_0_TR_ONE_CNT_IN_1546.num:16
PORT.20.3.bond:False
PORT.20.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_2,GPIO,SCB_1_SPI_MISO,SCB_1_UART_RX,TCPWM_0_LINE_47,TCPWM_0_LINE_COMPL_48,TCPWM_0_TR_ONE_CNT_IN_141,TCPWM_0_TR_ONE_CNT_IN_145
PORT.20.3.AMUXA.num:4
PORT.20.3.AMUXA_DSI.num:6
PORT.20.3.AMUXB.num:5
PORT.20.3.AMUXB_DSI.num:7
PORT.20.3.CANFD_1_TTCAN_TX_2.num:21
PORT.20.3.GPIO.num:0
PORT.20.3.SCB_1_SPI_MISO.num:19
PORT.20.3.SCB_1_UART_RX.num:17
PORT.20.3.TCPWM_0_LINE_47.num:8
PORT.20.3.TCPWM_0_LINE_COMPL_48.num:9
PORT.20.3.TCPWM_0_TR_ONE_CNT_IN_141.num:10
PORT.20.3.TCPWM_0_TR_ONE_CNT_IN_145.num:11
PORT.20.4.bond:False
PORT.20.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_2,GPIO,SCB_1_I2C_SDA,SCB_1_SPI_MOSI,SCB_1_UART_TX,TCPWM_0_LINE_46,TCPWM_0_LINE_COMPL_47,TCPWM_0_TR_ONE_CNT_IN_138,TCPWM_0_TR_ONE_CNT_IN_142
PORT.20.4.AMUXA.num:4
PORT.20.4.AMUXA_DSI.num:6
PORT.20.4.AMUXB.num:5
PORT.20.4.AMUXB_DSI.num:7
PORT.20.4.CANFD_1_TTCAN_RX_2.num:21
PORT.20.4.GPIO.num:0
PORT.20.4.SCB_1_I2C_SDA.num:18
PORT.20.4.SCB_1_SPI_MOSI.num:19
PORT.20.4.SCB_1_UART_TX.num:17
PORT.20.4.TCPWM_0_LINE_46.num:8
PORT.20.4.TCPWM_0_LINE_COMPL_47.num:9
PORT.20.4.TCPWM_0_TR_ONE_CNT_IN_138.num:10
PORT.20.4.TCPWM_0_TR_ONE_CNT_IN_142.num:11
PORT.20.5.bond:False
PORT.20.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_RX_3,GPIO,SCB_1_I2C_SCL,SCB_1_SPI_CLK,SCB_1_UART_RTS,TCPWM_0_LINE_45,TCPWM_0_LINE_COMPL_46,TCPWM_0_TR_ONE_CNT_IN_135,TCPWM_0_TR_ONE_CNT_IN_139
PORT.20.5.AMUXA.num:4
PORT.20.5.AMUXA_DSI.num:6
PORT.20.5.AMUXB.num:5
PORT.20.5.AMUXB_DSI.num:7
PORT.20.5.CXPI_0_CXPI_RX_3.num:22
PORT.20.5.GPIO.num:0
PORT.20.5.SCB_1_I2C_SCL.num:18
PORT.20.5.SCB_1_SPI_CLK.num:19
PORT.20.5.SCB_1_UART_RTS.num:17
PORT.20.5.TCPWM_0_LINE_45.num:8
PORT.20.5.TCPWM_0_LINE_COMPL_46.num:9
PORT.20.5.TCPWM_0_TR_ONE_CNT_IN_135.num:10
PORT.20.5.TCPWM_0_TR_ONE_CNT_IN_139.num:11
PORT.20.6.bond:False
PORT.20.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_TX_3,GPIO,SCB_1_SPI_SELECT0,SCB_1_UART_CTS,TCPWM_0_LINE_44,TCPWM_0_LINE_COMPL_45,TCPWM_0_TR_ONE_CNT_IN_132,TCPWM_0_TR_ONE_CNT_IN_136
PORT.20.6.AMUXA.num:4
PORT.20.6.AMUXA_DSI.num:6
PORT.20.6.AMUXB.num:5
PORT.20.6.AMUXB_DSI.num:7
PORT.20.6.CXPI_0_CXPI_TX_3.num:22
PORT.20.6.GPIO.num:0
PORT.20.6.SCB_1_SPI_SELECT0.num:19
PORT.20.6.SCB_1_UART_CTS.num:17
PORT.20.6.TCPWM_0_LINE_44.num:8
PORT.20.6.TCPWM_0_LINE_COMPL_45.num:9
PORT.20.6.TCPWM_0_TR_ONE_CNT_IN_132.num:10
PORT.20.6.TCPWM_0_TR_ONE_CNT_IN_136.num:11
PORT.20.7.bond:False
PORT.20.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CXPI_0_CXPI_EN_3,GPIO,SCB_1_SPI_SELECT1,TCPWM_0_LINE_43,TCPWM_0_LINE_COMPL_44,TCPWM_0_TR_ONE_CNT_IN_129,TCPWM_0_TR_ONE_CNT_IN_133
PORT.20.7.AMUXA.num:4
PORT.20.7.AMUXA_DSI.num:6
PORT.20.7.AMUXB.num:5
PORT.20.7.AMUXB_DSI.num:7
PORT.20.7.CXPI_0_CXPI_EN_3.num:22
PORT.20.7.GPIO.num:0
PORT.20.7.SCB_1_SPI_SELECT1.num:19
PORT.20.7.TCPWM_0_LINE_43.num:8
PORT.20.7.TCPWM_0_LINE_COMPL_44.num:9
PORT.20.7.TCPWM_0_TR_ONE_CNT_IN_129.num:10
PORT.20.7.TCPWM_0_TR_ONE_CNT_IN_133.num:11
PORT.21.pins:0,1,2,3,4,5,6,7
PORT.21.0.analog_signals:SRSS.WCO_IN
PORT.21.0.bond:True
PORT.21.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_1_SPI_SELECT2,TCPWM_0_LINE_42,TCPWM_0_LINE_COMPL_43,TCPWM_0_TR_ONE_CNT_IN_126,TCPWM_0_TR_ONE_CNT_IN_130
PORT.21.0.physical_pin:81
PORT.21.0.AMUXA.num:4
PORT.21.0.AMUXA_DSI.num:6
PORT.21.0.AMUXB.num:5
PORT.21.0.AMUXB_DSI.num:7
PORT.21.0.GPIO.num:0
PORT.21.0.SCB_1_SPI_SELECT2.num:19
PORT.21.0.TCPWM_0_LINE_42.num:8
PORT.21.0.TCPWM_0_LINE_COMPL_43.num:9
PORT.21.0.TCPWM_0_TR_ONE_CNT_IN_126.num:10
PORT.21.0.TCPWM_0_TR_ONE_CNT_IN_130.num:11
PORT.21.1.analog_signals:SRSS.WCO_OUT
PORT.21.1.bond:True
PORT.21.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_41,TCPWM_0_LINE_COMPL_42,TCPWM_0_TR_ONE_CNT_IN_123,TCPWM_0_TR_ONE_CNT_IN_127
PORT.21.1.physical_pin:82
PORT.21.1.AMUXA.num:4
PORT.21.1.AMUXA_DSI.num:6
PORT.21.1.AMUXB.num:5
PORT.21.1.AMUXB_DSI.num:7
PORT.21.1.GPIO.num:0
PORT.21.1.TCPWM_0_LINE_41.num:8
PORT.21.1.TCPWM_0_LINE_COMPL_42.num:9
PORT.21.1.TCPWM_0_TR_ONE_CNT_IN_123.num:10
PORT.21.1.TCPWM_0_TR_ONE_CNT_IN_127.num:11
PORT.21.2.analog_signals:PASS.0.I_TEMP_KELVIN,SRSS.ECO_IN
PORT.21.2.bond:True
PORT.21.2.dft_signals:DDFT_IN_1,EXT_CLK
PORT.21.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_OUTPUT_1,SRSS_DDFT_PIN_IN_1,SRSS_EXT_CLK,TCPWM_0_LINE_40,TCPWM_0_LINE_COMPL_41,TCPWM_0_TR_ONE_CNT_IN_120,TCPWM_0_TR_ONE_CNT_IN_124
PORT.21.2.physical_pin:83
PORT.21.2.AMUXA.num:4
PORT.21.2.AMUXA_DSI.num:6
PORT.21.2.AMUXB.num:5
PORT.21.2.AMUXB_DSI.num:7
PORT.21.2.GPIO.num:0
PORT.21.2.PERI_TR_IO_OUTPUT_1.num:27
PORT.21.2.SRSS_DDFT_PIN_IN_1.num:31
PORT.21.2.SRSS_EXT_CLK.num:26
PORT.21.2.TCPWM_0_LINE_40.num:8
PORT.21.2.TCPWM_0_LINE_COMPL_41.num:9
PORT.21.2.TCPWM_0_TR_ONE_CNT_IN_120.num:10
PORT.21.2.TCPWM_0_TR_ONE_CNT_IN_124.num:11
PORT.21.3.analog_signals:SRSS.ECO_OUT,SRSS.VEXT_REF_REG
PORT.21.3.bond:True
PORT.21.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_39,TCPWM_0_LINE_COMPL_40,TCPWM_0_TR_ONE_CNT_IN_117,TCPWM_0_TR_ONE_CNT_IN_121
PORT.21.3.physical_pin:84
PORT.21.3.AMUXA.num:4
PORT.21.3.AMUXA_DSI.num:6
PORT.21.3.AMUXB.num:5
PORT.21.3.AMUXB_DSI.num:7
PORT.21.3.GPIO.num:0
PORT.21.3.TCPWM_0_LINE_39.num:8
PORT.21.3.TCPWM_0_LINE_COMPL_40.num:9
PORT.21.3.TCPWM_0_TR_ONE_CNT_IN_117.num:10
PORT.21.3.TCPWM_0_TR_ONE_CNT_IN_121.num:11
PORT.21.4.analog_signals:SRSS.ADFT_POR_PAD_HV
PORT.21.4.bond:False
PORT.21.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_0_LINE_38,TCPWM_0_LINE_COMPL_39,TCPWM_0_TR_ONE_CNT_IN_114,TCPWM_0_TR_ONE_CNT_IN_118
PORT.21.4.AMUXA.num:4
PORT.21.4.AMUXA_DSI.num:6
PORT.21.4.AMUXB.num:5
PORT.21.4.AMUXB_DSI.num:7
PORT.21.4.GPIO.num:0
PORT.21.4.TCPWM_0_LINE_38.num:8
PORT.21.4.TCPWM_0_LINE_COMPL_39.num:9
PORT.21.4.TCPWM_0_TR_ONE_CNT_IN_114.num:10
PORT.21.4.TCPWM_0_TR_ONE_CNT_IN_118.num:11
PORT.21.5.bond:True
PORT.21.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_0,TCPWM_0_LINE_37,TCPWM_0_LINE_COMPL_38,TCPWM_0_TR_ONE_CNT_IN_111,TCPWM_0_TR_ONE_CNT_IN_115
PORT.21.5.physical_pin:90
PORT.21.5.AMUXA.num:4
PORT.21.5.AMUXA_DSI.num:6
PORT.21.5.AMUXB.num:5
PORT.21.5.AMUXB_DSI.num:7
PORT.21.5.GPIO.num:0
PORT.21.5.LIN_0_LIN_RX_0.num:20
PORT.21.5.TCPWM_0_LINE_37.num:8
PORT.21.5.TCPWM_0_LINE_COMPL_38.num:9
PORT.21.5.TCPWM_0_TR_ONE_CNT_IN_111.num:10
PORT.21.5.TCPWM_0_TR_ONE_CNT_IN_115.num:11
PORT.21.6.bond:False
PORT.21.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_CLK_FM_PUMP,GPIO,LIN_0_LIN_TX_0,TCPWM_0_LINE_36,TCPWM_0_LINE_COMPL_37,TCPWM_0_TR_ONE_CNT_IN_108,TCPWM_0_TR_ONE_CNT_IN_112
PORT.21.6.AMUXA.num:4
PORT.21.6.AMUXA_DSI.num:6
PORT.21.6.AMUXB.num:5
PORT.21.6.AMUXB_DSI.num:7
PORT.21.6.CPUSS_CLK_FM_PUMP.num:26
PORT.21.6.GPIO.num:0
PORT.21.6.LIN_0_LIN_TX_0.num:20
PORT.21.6.TCPWM_0_LINE_36.num:8
PORT.21.6.TCPWM_0_LINE_COMPL_37.num:9
PORT.21.6.TCPWM_0_TR_ONE_CNT_IN_108.num:10
PORT.21.6.TCPWM_0_TR_ONE_CNT_IN_112.num:11
PORT.21.7.bond:False
PORT.21.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_CAL_SUP_NZ,GPIO,LIN_0_LIN_EN_0,SRSS_CAL_WAVE,TCPWM_0_LINE_35,TCPWM_0_LINE_COMPL_36,TCPWM_0_TR_ONE_CNT_IN_105,TCPWM_0_TR_ONE_CNT_IN_109
PORT.21.7.AMUXA.num:4
PORT.21.7.AMUXA_DSI.num:6
PORT.21.7.AMUXB.num:5
PORT.21.7.AMUXB_DSI.num:7
PORT.21.7.CPUSS_CAL_SUP_NZ.num:27
PORT.21.7.GPIO.num:0
PORT.21.7.LIN_0_LIN_EN_0.num:20
PORT.21.7.SRSS_CAL_WAVE.num:29
PORT.21.7.TCPWM_0_LINE_35.num:8
PORT.21.7.TCPWM_0_LINE_COMPL_36.num:9
PORT.21.7.TCPWM_0_TR_ONE_CNT_IN_105.num:10
PORT.21.7.TCPWM_0_TR_ONE_CNT_IN_109.num:11
PORT.22.pins:0,1,2,3,4,5,6,7
PORT.22.0.bond:True
PORT.22.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_1,CPUSS_TRACE_DATA_0,GPIO,SCB_6_SPI_MISO,SCB_6_UART_RX,TCPWM_0_LINE_34,TCPWM_0_LINE_COMPL_35,TCPWM_0_TR_ONE_CNT_IN_102,TCPWM_0_TR_ONE_CNT_IN_106
PORT.22.0.physical_pin:91
PORT.22.0.AMUXA.num:4
PORT.22.0.AMUXA_DSI.num:6
PORT.22.0.AMUXB.num:5
PORT.22.0.AMUXB_DSI.num:7
PORT.22.0.CANFD_1_TTCAN_TX_1.num:21
PORT.22.0.CPUSS_TRACE_DATA_0.num:27
PORT.22.0.GPIO.num:0
PORT.22.0.SCB_6_SPI_MISO.num:19
PORT.22.0.SCB_6_UART_RX.num:17
PORT.22.0.TCPWM_0_LINE_34.num:8
PORT.22.0.TCPWM_0_LINE_COMPL_35.num:9
PORT.22.0.TCPWM_0_TR_ONE_CNT_IN_102.num:10
PORT.22.0.TCPWM_0_TR_ONE_CNT_IN_106.num:11
PORT.22.1.bond:True
PORT.22.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_1,CPUSS_TRACE_DATA_1,GPIO,SCB_6_I2C_SDA,SCB_6_SPI_MOSI,SCB_6_UART_TX,TCPWM_0_LINE_33,TCPWM_0_LINE_COMPL_34,TCPWM_0_TR_ONE_CNT_IN_99,TCPWM_0_TR_ONE_CNT_IN_103
PORT.22.1.physical_pin:92
PORT.22.1.AMUXA.num:4
PORT.22.1.AMUXA_DSI.num:6
PORT.22.1.AMUXB.num:5
PORT.22.1.AMUXB_DSI.num:7
PORT.22.1.CANFD_1_TTCAN_RX_1.num:21
PORT.22.1.CPUSS_TRACE_DATA_1.num:27
PORT.22.1.GPIO.num:0
PORT.22.1.SCB_6_I2C_SDA.num:18
PORT.22.1.SCB_6_SPI_MOSI.num:19
PORT.22.1.SCB_6_UART_TX.num:17
PORT.22.1.TCPWM_0_LINE_33.num:8
PORT.22.1.TCPWM_0_LINE_COMPL_34.num:9
PORT.22.1.TCPWM_0_TR_ONE_CNT_IN_103.num:11
PORT.22.1.TCPWM_0_TR_ONE_CNT_IN_99.num:10
PORT.22.2.bond:True
PORT.22.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_DATA_2,GPIO,SCB_6_I2C_SCL,SCB_6_SPI_CLK,SCB_6_UART_RTS,TCPWM_0_LINE_32,TCPWM_0_LINE_COMPL_33,TCPWM_0_TR_ONE_CNT_IN_96,TCPWM_0_TR_ONE_CNT_IN_100
PORT.22.2.physical_pin:93
PORT.22.2.AMUXA.num:4
PORT.22.2.AMUXA_DSI.num:6
PORT.22.2.AMUXB.num:5
PORT.22.2.AMUXB_DSI.num:7
PORT.22.2.CPUSS_TRACE_DATA_2.num:27
PORT.22.2.GPIO.num:0
PORT.22.2.SCB_6_I2C_SCL.num:18
PORT.22.2.SCB_6_SPI_CLK.num:19
PORT.22.2.SCB_6_UART_RTS.num:17
PORT.22.2.TCPWM_0_LINE_32.num:8
PORT.22.2.TCPWM_0_LINE_COMPL_33.num:9
PORT.22.2.TCPWM_0_TR_ONE_CNT_IN_100.num:11
PORT.22.2.TCPWM_0_TR_ONE_CNT_IN_96.num:10
PORT.22.3.bond:True
PORT.22.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_DATA_3,GPIO,SCB_6_SPI_SELECT0,SCB_6_UART_CTS,TCPWM_0_LINE_31,TCPWM_0_LINE_COMPL_32,TCPWM_0_TR_ONE_CNT_IN_93,TCPWM_0_TR_ONE_CNT_IN_97
PORT.22.3.physical_pin:94
PORT.22.3.AMUXA.num:4
PORT.22.3.AMUXA_DSI.num:6
PORT.22.3.AMUXB.num:5
PORT.22.3.AMUXB_DSI.num:7
PORT.22.3.CPUSS_TRACE_DATA_3.num:27
PORT.22.3.GPIO.num:0
PORT.22.3.SCB_6_SPI_SELECT0.num:19
PORT.22.3.SCB_6_UART_CTS.num:17
PORT.22.3.TCPWM_0_LINE_31.num:8
PORT.22.3.TCPWM_0_LINE_COMPL_32.num:9
PORT.22.3.TCPWM_0_TR_ONE_CNT_IN_93.num:10
PORT.22.3.TCPWM_0_TR_ONE_CNT_IN_97.num:11
PORT.22.4.bond:False
PORT.22.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_CLOCK,GPIO,SCB_6_SPI_SELECT1,TCPWM_0_LINE_30,TCPWM_0_LINE_COMPL_31,TCPWM_0_TR_ONE_CNT_IN_90,TCPWM_0_TR_ONE_CNT_IN_94
PORT.22.4.AMUXA.num:4
PORT.22.4.AMUXA_DSI.num:6
PORT.22.4.AMUXB.num:5
PORT.22.4.AMUXB_DSI.num:7
PORT.22.4.CPUSS_TRACE_CLOCK.num:27
PORT.22.4.GPIO.num:0
PORT.22.4.SCB_6_SPI_SELECT1.num:19
PORT.22.4.TCPWM_0_LINE_30.num:8
PORT.22.4.TCPWM_0_LINE_COMPL_31.num:9
PORT.22.4.TCPWM_0_TR_ONE_CNT_IN_90.num:10
PORT.22.4.TCPWM_0_TR_ONE_CNT_IN_94.num:11
PORT.22.5.bond:False
PORT.22.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_7,SCB_6_SPI_SELECT2,TCPWM_0_LINE_29,TCPWM_0_LINE_COMPL_30,TCPWM_0_TR_ONE_CNT_IN_87,TCPWM_0_TR_ONE_CNT_IN_91
PORT.22.5.AMUXA.num:4
PORT.22.5.AMUXA_DSI.num:6
PORT.22.5.AMUXB.num:5
PORT.22.5.AMUXB_DSI.num:7
PORT.22.5.GPIO.num:0
PORT.22.5.LIN_0_LIN_RX_7.num:20
PORT.22.5.SCB_6_SPI_SELECT2.num:19
PORT.22.5.TCPWM_0_LINE_29.num:8
PORT.22.5.TCPWM_0_LINE_COMPL_30.num:9
PORT.22.5.TCPWM_0_TR_ONE_CNT_IN_87.num:10
PORT.22.5.TCPWM_0_TR_ONE_CNT_IN_91.num:11
PORT.22.6.bond:False
PORT.22.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_7,TCPWM_0_LINE_28,TCPWM_0_LINE_COMPL_29,TCPWM_0_TR_ONE_CNT_IN_84,TCPWM_0_TR_ONE_CNT_IN_88
PORT.22.6.AMUXA.num:4
PORT.22.6.AMUXA_DSI.num:6
PORT.22.6.AMUXB.num:5
PORT.22.6.AMUXB_DSI.num:7
PORT.22.6.GPIO.num:0
PORT.22.6.LIN_0_LIN_TX_7.num:20
PORT.22.6.TCPWM_0_LINE_28.num:8
PORT.22.6.TCPWM_0_LINE_COMPL_29.num:9
PORT.22.6.TCPWM_0_TR_ONE_CNT_IN_84.num:10
PORT.22.6.TCPWM_0_TR_ONE_CNT_IN_88.num:11
PORT.22.7.bond:False
PORT.22.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_7,TCPWM_0_LINE_27,TCPWM_0_LINE_COMPL_28,TCPWM_0_TR_ONE_CNT_IN_81,TCPWM_0_TR_ONE_CNT_IN_85
PORT.22.7.AMUXA.num:4
PORT.22.7.AMUXA_DSI.num:6
PORT.22.7.AMUXB.num:5
PORT.22.7.AMUXB_DSI.num:7
PORT.22.7.GPIO.num:0
PORT.22.7.LIN_0_LIN_EN_7.num:20
PORT.22.7.TCPWM_0_LINE_27.num:8
PORT.22.7.TCPWM_0_LINE_COMPL_28.num:9
PORT.22.7.TCPWM_0_TR_ONE_CNT_IN_81.num:10
PORT.22.7.TCPWM_0_TR_ONE_CNT_IN_85.num:11
PORT.23.pins:0,1,2,3,4,5,6,7
PORT.23.0.bond:False
PORT.23.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_0,CPUSS_FAULT_OUT_0,GPIO,SCB_7_SPI_MISO,SCB_7_UART_RX,TCPWM_0_LINE_264,TCPWM_0_LINE_COMPL_27,TCPWM_0_TR_ONE_CNT_IN_82,TCPWM_0_TR_ONE_CNT_IN_792
PORT.23.0.AMUXA.num:4
PORT.23.0.AMUXA_DSI.num:6
PORT.23.0.AMUXB.num:5
PORT.23.0.AMUXB_DSI.num:7
PORT.23.0.CANFD_1_TTCAN_TX_0.num:21
PORT.23.0.CPUSS_FAULT_OUT_0.num:27
PORT.23.0.GPIO.num:0
PORT.23.0.SCB_7_SPI_MISO.num:19
PORT.23.0.SCB_7_UART_RX.num:17
PORT.23.0.TCPWM_0_LINE_264.num:8
PORT.23.0.TCPWM_0_LINE_COMPL_27.num:9
PORT.23.0.TCPWM_0_TR_ONE_CNT_IN_792.num:10
PORT.23.0.TCPWM_0_TR_ONE_CNT_IN_82.num:11
PORT.23.1.bond:False
PORT.23.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_0,CPUSS_FAULT_OUT_1,GPIO,SCB_7_I2C_SDA,SCB_7_SPI_MOSI,SCB_7_UART_TX,TCPWM_0_LINE_265,TCPWM_0_LINE_COMPL_264,TCPWM_0_TR_ONE_CNT_IN_793,TCPWM_0_TR_ONE_CNT_IN_795
PORT.23.1.AMUXA.num:4
PORT.23.1.AMUXA_DSI.num:6
PORT.23.1.AMUXB.num:5
PORT.23.1.AMUXB_DSI.num:7
PORT.23.1.CANFD_1_TTCAN_RX_0.num:21
PORT.23.1.CPUSS_FAULT_OUT_1.num:27
PORT.23.1.GPIO.num:0
PORT.23.1.SCB_7_I2C_SDA.num:18
PORT.23.1.SCB_7_SPI_MOSI.num:19
PORT.23.1.SCB_7_UART_TX.num:17
PORT.23.1.TCPWM_0_LINE_265.num:8
PORT.23.1.TCPWM_0_LINE_COMPL_264.num:9
PORT.23.1.TCPWM_0_TR_ONE_CNT_IN_793.num:11
PORT.23.1.TCPWM_0_TR_ONE_CNT_IN_795.num:10
PORT.23.2.bond:False
PORT.23.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_FAULT_OUT_2,GPIO,SCB_7_I2C_SCL,SCB_7_SPI_CLK,SCB_7_UART_RTS,TCPWM_0_LINE_266,TCPWM_0_LINE_COMPL_265,TCPWM_0_TR_ONE_CNT_IN_796,TCPWM_0_TR_ONE_CNT_IN_798
PORT.23.2.AMUXA.num:4
PORT.23.2.AMUXA_DSI.num:6
PORT.23.2.AMUXB.num:5
PORT.23.2.AMUXB_DSI.num:7
PORT.23.2.CPUSS_FAULT_OUT_2.num:27
PORT.23.2.GPIO.num:0
PORT.23.2.SCB_7_I2C_SCL.num:18
PORT.23.2.SCB_7_SPI_CLK.num:19
PORT.23.2.SCB_7_UART_RTS.num:17
PORT.23.2.TCPWM_0_LINE_266.num:8
PORT.23.2.TCPWM_0_LINE_COMPL_265.num:9
PORT.23.2.TCPWM_0_TR_ONE_CNT_IN_796.num:11
PORT.23.2.TCPWM_0_TR_ONE_CNT_IN_798.num:10
PORT.23.3.analog_signals:SRSS.ADFT_PIN.1
PORT.23.3.bond:True
PORT.23.3.dft_signals:ADFT_1,DDFT_IN_1,REF_CLK,SRSS_DDFT_PIN_1
PORT.23.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_FAULT_OUT_3,GPIO,PERI_TR_IO_INPUT_30,SCB_7_SPI_SELECT0,SCB_7_UART_CTS,SRSS_DDFT_PIN_IN_1,TCPWM_0_LINE_267,TCPWM_0_LINE_COMPL_266,TCPWM_0_TR_ONE_CNT_IN_799,TCPWM_0_TR_ONE_CNT_IN_801
PORT.23.3.physical_pin:95
PORT.23.3.AMUXA.num:4
PORT.23.3.AMUXA_DSI.num:6
PORT.23.3.AMUXB.num:5
PORT.23.3.AMUXB_DSI.num:7
PORT.23.3.CPUSS_FAULT_OUT_3.num:27
PORT.23.3.GPIO.num:0
PORT.23.3.PERI_TR_IO_INPUT_30.num:26
PORT.23.3.SCB_7_SPI_SELECT0.num:19
PORT.23.3.SCB_7_UART_CTS.num:17
PORT.23.3.SRSS_DDFT_PIN_IN_1.num:31
PORT.23.3.TCPWM_0_LINE_267.num:8
PORT.23.3.TCPWM_0_LINE_COMPL_266.num:9
PORT.23.3.TCPWM_0_TR_ONE_CNT_IN_799.num:11
PORT.23.3.TCPWM_0_TR_ONE_CNT_IN_801.num:10
PORT.23.4.analog_signals:PASS.0.VE_TEMP_KELVIN,SRSS.ADFT_PIN.0
PORT.23.4.bond:True
PORT.23.4.dft_signals:ADFT_0,DDFT_IN_0,SRSS_DDFT_PIN_0,SWJ_SWO_TDO
PORT.23.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_SWJ_SWO_TDO,GPIO,PERI_TR_IO_INPUT_31,PERI_TR_IO_OUTPUT_0,SCB_7_SPI_SELECT1,SRSS_DDFT_PIN_IN_0,TCPWM_0_LINE_25,TCPWM_0_LINE_COMPL_267,TCPWM_0_TR_ONE_CNT_IN_75,TCPWM_0_TR_ONE_CNT_IN_802
PORT.23.4.physical_pin:96
PORT.23.4.AMUXA.num:4
PORT.23.4.AMUXA_DSI.num:6
PORT.23.4.AMUXB.num:5
PORT.23.4.AMUXB_DSI.num:7
PORT.23.4.CPUSS_SWJ_SWO_TDO.num:29
PORT.23.4.GPIO.num:0
PORT.23.4.PERI_TR_IO_INPUT_31.num:26
PORT.23.4.PERI_TR_IO_OUTPUT_0.num:27
PORT.23.4.SCB_7_SPI_SELECT1.num:19
PORT.23.4.SRSS_DDFT_PIN_IN_0.num:31
PORT.23.4.TCPWM_0_LINE_25.num:8
PORT.23.4.TCPWM_0_LINE_COMPL_267.num:9
PORT.23.4.TCPWM_0_TR_ONE_CNT_IN_75.num:10
PORT.23.4.TCPWM_0_TR_ONE_CNT_IN_802.num:11
PORT.23.5.bond:True
PORT.23.5.dft_signals:SWJ_SWCLK_TCLK
PORT.23.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_SWJ_SWCLK_TCLK,GPIO,LIN_0_LIN_RX_9,SCB_7_SPI_SELECT2,TCPWM_0_LINE_24,TCPWM_0_LINE_COMPL_25,TCPWM_0_TR_ONE_CNT_IN_72,TCPWM_0_TR_ONE_CNT_IN_76
PORT.23.5.physical_pin:97
PORT.23.5.AMUXA.num:4
PORT.23.5.AMUXA_DSI.num:6
PORT.23.5.AMUXB.num:5
PORT.23.5.AMUXB_DSI.num:7
PORT.23.5.CPUSS_SWJ_SWCLK_TCLK.num:29
PORT.23.5.GPIO.num:0
PORT.23.5.LIN_0_LIN_RX_9.num:20
PORT.23.5.SCB_7_SPI_SELECT2.num:19
PORT.23.5.TCPWM_0_LINE_24.num:8
PORT.23.5.TCPWM_0_LINE_COMPL_25.num:9
PORT.23.5.TCPWM_0_TR_ONE_CNT_IN_72.num:10
PORT.23.5.TCPWM_0_TR_ONE_CNT_IN_76.num:11
PORT.23.6.bond:True
PORT.23.6.dft_signals:SWJ_SWDIO_TMS
PORT.23.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_SWJ_SWDIO_TMS,GPIO,LIN_0_LIN_TX_9,TCPWM_0_LINE_23,TCPWM_0_LINE_COMPL_24,TCPWM_0_TR_ONE_CNT_IN_69,TCPWM_0_TR_ONE_CNT_IN_73
PORT.23.6.physical_pin:98
PORT.23.6.AMUXA.num:4
PORT.23.6.AMUXA_DSI.num:6
PORT.23.6.AMUXB.num:5
PORT.23.6.AMUXB_DSI.num:7
PORT.23.6.CPUSS_SWJ_SWDIO_TMS.num:29
PORT.23.6.GPIO.num:0
PORT.23.6.LIN_0_LIN_TX_9.num:20
PORT.23.6.TCPWM_0_LINE_23.num:8
PORT.23.6.TCPWM_0_LINE_COMPL_24.num:9
PORT.23.6.TCPWM_0_TR_ONE_CNT_IN_69.num:10
PORT.23.6.TCPWM_0_TR_ONE_CNT_IN_73.num:11
PORT.23.7.bond:True
PORT.23.7.dft_signals:DDFT_IN_0,SWJ_SWDOE_TDI
PORT.23.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_CAL_SUP_NZ,CPUSS_SWJ_SWDOE_TDI,GPIO,LIN_0_LIN_EN_9,SRSS_DDFT_PIN_IN_0,SRSS_EXT_CLK,TCPWM_0_LINE_22,TCPWM_0_LINE_COMPL_23,TCPWM_0_TR_ONE_CNT_IN_66,TCPWM_0_TR_ONE_CNT_IN_70
PORT.23.7.physical_pin:99
PORT.23.7.AMUXA.num:4
PORT.23.7.AMUXA_DSI.num:6
PORT.23.7.AMUXB.num:5
PORT.23.7.AMUXB_DSI.num:7
PORT.23.7.CPUSS_CAL_SUP_NZ.num:27
PORT.23.7.CPUSS_SWJ_SWDOE_TDI.num:29
PORT.23.7.GPIO.num:0
PORT.23.7.LIN_0_LIN_EN_9.num:20
PORT.23.7.SRSS_DDFT_PIN_IN_0.num:31
PORT.23.7.SRSS_EXT_CLK.num:26
PORT.23.7.TCPWM_0_LINE_22.num:8
PORT.23.7.TCPWM_0_LINE_COMPL_23.num:9
PORT.23.7.TCPWM_0_TR_ONE_CNT_IN_66.num:10
PORT.23.7.TCPWM_0_TR_ONE_CNT_IN_70.num:11

################################################################################
#
# PROT
#
PROT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PROT.regBaseAddr:0x40230000
PROT.15.PROT_MPU_MPU_STRUCT.instances:0,1,2,3,4,5,6,7
PROT.DdcName:m4cpuss_ver2
PROT.PROT_SMPU_SMPU_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PROT.VersionSuffix:_ver2

################################################################################
#
# SCB
#
SCB.instances:0,1,2,3,4,5,6,7
SCB.0.interrupt:17
SCB.0.pins.I2C_SCL:SCB_0_I2C_SCL
SCB.0.pins.I2C_SDA:SCB_0_I2C_SDA
SCB.0.pins.SPI_CLK:SCB_0_SPI_CLK
SCB.0.pins.SPI_MISO:SCB_0_SPI_MISO
SCB.0.pins.SPI_MOSI:SCB_0_SPI_MOSI
SCB.0.pins.SPI_SELECT0:SCB_0_SPI_SELECT0
SCB.0.pins.SPI_SELECT1:SCB_0_SPI_SELECT1
SCB.0.pins.SPI_SELECT2:SCB_0_SPI_SELECT2
SCB.0.pins.SPI_SELECT3:SCB_0_SPI_SELECT3
SCB.0.pins.UART_CTS:SCB_0_UART_CTS
SCB.0.pins.UART_RTS:SCB_0_UART_RTS
SCB.0.pins.UART_RX:SCB_0_UART_RX
SCB.0.pins.UART_TX:SCB_0_UART_TX
SCB.0.regBaseAddr:0x40600000
SCB.0.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_0_TR_I2C_SCL_FILTERED
SCB.0.trigg.OUTPUT.TR_RX_REQ.signal:SCB_0_TR_RX_REQ
SCB.0.trigg.OUTPUT.TR_TX_REQ.signal:SCB_0_TR_TX_REQ
SCB.0.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_0_TR_RX_REQ,SCB_0_TR_TX_REQ
SCB.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_0_TR_I2C_SCL_FILTERED,SCB_0_TR_RX_REQ,SCB_0_TR_TX_REQ
SCB.0.trigg.TO.TR_GROUP.8.INPUT.signals:SCB_0_TR_I2C_SCL_FILTERED,SCB_0_TR_RX_REQ,SCB_0_TR_TX_REQ
SCB.0.CHIP_TOP.I2C_FAST_PLUS:1
SCB.0.CHIP_TOP.SPI_SEL_NR:4
SCB.0.CLOCK:PCLK_SCB0_CLOCK
SCB.0.CMD_RESP:1
SCB.0.DEEPSLEEP:1
SCB.0.EC:1
SCB.0.EZ:1
SCB.0.EZ_CMD_RESP:1
SCB.0.EZ_DATA_NR:256
SCB.0.I2C:1
SCB.0.I2C_EC:1
SCB.0.I2C_GLITCH:1
SCB.0.I2C_M:1
SCB.0.I2C_M_S:1
SCB.0.I2C_S:1
SCB.0.I2C_S_EC:1
SCB.0.I2C_S_EZ:1
SCB.0.MASTER_WIDTH:8
SCB.0.SPI:1
SCB.0.SPI_ChipSelect:SCB0_SPI_SELECT0,SCB0_SPI_SELECT1,SCB0_SPI_SELECT2,SCB0_SPI_SELECT3
SCB.0.SPI_EC:1
SCB.0.SPI_M:1
SCB.0.SPI_S:1
SCB.0.SPI_S_EC:1
SCB.0.SPI_S_EZ:1
SCB.0.SPI_UART:1
SCB.0.UART:1
SCB.1.interrupt:89
SCB.1.pins.I2C_SCL:SCB_1_I2C_SCL
SCB.1.pins.I2C_SDA:SCB_1_I2C_SDA
SCB.1.pins.SPI_CLK:SCB_1_SPI_CLK
SCB.1.pins.SPI_MISO:SCB_1_SPI_MISO
SCB.1.pins.SPI_MOSI:SCB_1_SPI_MOSI
SCB.1.pins.SPI_SELECT0:SCB_1_SPI_SELECT0
SCB.1.pins.SPI_SELECT1:SCB_1_SPI_SELECT1
SCB.1.pins.SPI_SELECT2:SCB_1_SPI_SELECT2
SCB.1.pins.SPI_SELECT3:SCB_1_SPI_SELECT3
SCB.1.pins.UART_CTS:SCB_1_UART_CTS
SCB.1.pins.UART_RTS:SCB_1_UART_RTS
SCB.1.pins.UART_RX:SCB_1_UART_RX
SCB.1.pins.UART_TX:SCB_1_UART_TX
SCB.1.regBaseAddr:0x40610000
SCB.1.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_1_TR_I2C_SCL_FILTERED
SCB.1.trigg.OUTPUT.TR_RX_REQ.signal:SCB_1_TR_RX_REQ
SCB.1.trigg.OUTPUT.TR_TX_REQ.signal:SCB_1_TR_TX_REQ
SCB.1.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_1_TR_RX_REQ,SCB_1_TR_TX_REQ
SCB.1.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_1_TR_I2C_SCL_FILTERED,SCB_1_TR_RX_REQ,SCB_1_TR_TX_REQ
SCB.1.trigg.TO.TR_GROUP.8.INPUT.signals:SCB_1_TR_I2C_SCL_FILTERED,SCB_1_TR_RX_REQ,SCB_1_TR_TX_REQ
SCB.1.CHIP_TOP.I2C_FAST_PLUS:1
SCB.1.CHIP_TOP.SPI_SEL_NR:4
SCB.1.CLOCK:PCLK_SCB1_CLOCK
SCB.1.CMD_RESP:0
SCB.1.DEEPSLEEP:0
SCB.1.EC:1
SCB.1.EZ:1
SCB.1.EZ_CMD_RESP:1
SCB.1.EZ_DATA_NR:256
SCB.1.I2C:1
SCB.1.I2C_EC:0
SCB.1.I2C_GLITCH:1
SCB.1.I2C_M:1
SCB.1.I2C_M_S:1
SCB.1.I2C_S:1
SCB.1.I2C_S_EC:0
SCB.1.I2C_S_EZ:1
SCB.1.MASTER_WIDTH:8
SCB.1.SPI:1
SCB.1.SPI_ChipSelect:SCB1_SPI_SELECT0,SCB1_SPI_SELECT1,SCB1_SPI_SELECT2,SCB1_SPI_SELECT3
SCB.1.SPI_EC:1
SCB.1.SPI_M:1
SCB.1.SPI_S:1
SCB.1.SPI_S_EC:1
SCB.1.SPI_S_EZ:1
SCB.1.SPI_UART:1
SCB.1.UART:1
SCB.2.interrupt:90
SCB.2.pins.I2C_SCL:SCB_2_I2C_SCL
SCB.2.pins.I2C_SDA:SCB_2_I2C_SDA
SCB.2.pins.SPI_CLK:SCB_2_SPI_CLK
SCB.2.pins.SPI_MISO:SCB_2_SPI_MISO
SCB.2.pins.SPI_MOSI:SCB_2_SPI_MOSI
SCB.2.pins.SPI_SELECT0:SCB_2_SPI_SELECT0
SCB.2.pins.UART_CTS:SCB_2_UART_CTS
SCB.2.pins.UART_RTS:SCB_2_UART_RTS
SCB.2.pins.UART_RX:SCB_2_UART_RX
SCB.2.pins.UART_TX:SCB_2_UART_TX
SCB.2.regBaseAddr:0x40620000
SCB.2.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_2_TR_I2C_SCL_FILTERED
SCB.2.trigg.OUTPUT.TR_RX_REQ.signal:SCB_2_TR_RX_REQ
SCB.2.trigg.OUTPUT.TR_TX_REQ.signal:SCB_2_TR_TX_REQ
SCB.2.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_2_TR_RX_REQ,SCB_2_TR_TX_REQ
SCB.2.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_2_TR_I2C_SCL_FILTERED,SCB_2_TR_RX_REQ,SCB_2_TR_TX_REQ
SCB.2.trigg.TO.TR_GROUP.8.INPUT.signals:SCB_2_TR_I2C_SCL_FILTERED,SCB_2_TR_RX_REQ,SCB_2_TR_TX_REQ
SCB.2.CHIP_TOP.I2C_FAST_PLUS:1
SCB.2.CHIP_TOP.SPI_SEL_NR:4
SCB.2.CLOCK:PCLK_SCB2_CLOCK
SCB.2.CMD_RESP:0
SCB.2.DEEPSLEEP:0
SCB.2.EC:1
SCB.2.EZ:1
SCB.2.EZ_CMD_RESP:1
SCB.2.EZ_DATA_NR:256
SCB.2.I2C:1
SCB.2.I2C_EC:0
SCB.2.I2C_GLITCH:1
SCB.2.I2C_M:1
SCB.2.I2C_M_S:1
SCB.2.I2C_S:1
SCB.2.I2C_S_EC:0
SCB.2.I2C_S_EZ:1
SCB.2.MASTER_WIDTH:8
SCB.2.SPI:1
SCB.2.SPI_ChipSelect:SCB2_SPI_SELECT0
SCB.2.SPI_EC:1
SCB.2.SPI_M:1
SCB.2.SPI_S:1
SCB.2.SPI_S_EC:1
SCB.2.SPI_S_EZ:1
SCB.2.SPI_UART:1
SCB.2.UART:1
SCB.3.interrupt:91
SCB.3.pins.I2C_SCL:SCB_3_I2C_SCL
SCB.3.pins.I2C_SDA:SCB_3_I2C_SDA
SCB.3.pins.SPI_CLK:SCB_3_SPI_CLK
SCB.3.pins.SPI_MISO:SCB_3_SPI_MISO
SCB.3.pins.SPI_MOSI:SCB_3_SPI_MOSI
SCB.3.pins.SPI_SELECT0:SCB_3_SPI_SELECT0
SCB.3.pins.SPI_SELECT1:SCB_3_SPI_SELECT1
SCB.3.pins.SPI_SELECT2:SCB_3_SPI_SELECT2
SCB.3.pins.SPI_SELECT3:SCB_3_SPI_SELECT3
SCB.3.pins.UART_CTS:SCB_3_UART_CTS
SCB.3.pins.UART_RTS:SCB_3_UART_RTS
SCB.3.pins.UART_RX:SCB_3_UART_RX
SCB.3.pins.UART_TX:SCB_3_UART_TX
SCB.3.regBaseAddr:0x40630000
SCB.3.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_3_TR_I2C_SCL_FILTERED
SCB.3.trigg.OUTPUT.TR_RX_REQ.signal:SCB_3_TR_RX_REQ
SCB.3.trigg.OUTPUT.TR_TX_REQ.signal:SCB_3_TR_TX_REQ
SCB.3.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_3_TR_RX_REQ,SCB_3_TR_TX_REQ
SCB.3.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_3_TR_I2C_SCL_FILTERED,SCB_3_TR_RX_REQ,SCB_3_TR_TX_REQ
SCB.3.trigg.TO.TR_GROUP.8.INPUT.signals:SCB_3_TR_I2C_SCL_FILTERED,SCB_3_TR_RX_REQ,SCB_3_TR_TX_REQ
SCB.3.CHIP_TOP.I2C_FAST_PLUS:1
SCB.3.CHIP_TOP.SPI_SEL_NR:4
SCB.3.CLOCK:PCLK_SCB3_CLOCK
SCB.3.CMD_RESP:0
SCB.3.DEEPSLEEP:0
SCB.3.EC:1
SCB.3.EZ:1
SCB.3.EZ_CMD_RESP:1
SCB.3.EZ_DATA_NR:256
SCB.3.I2C:1
SCB.3.I2C_EC:0
SCB.3.I2C_GLITCH:1
SCB.3.I2C_M:1
SCB.3.I2C_M_S:1
SCB.3.I2C_S:1
SCB.3.I2C_S_EC:0
SCB.3.I2C_S_EZ:1
SCB.3.MASTER_WIDTH:8
SCB.3.SPI:1
SCB.3.SPI_ChipSelect:SCB3_SPI_SELECT0,SCB3_SPI_SELECT1,SCB3_SPI_SELECT2,SCB3_SPI_SELECT3
SCB.3.SPI_EC:1
SCB.3.SPI_M:1
SCB.3.SPI_S:1
SCB.3.SPI_S_EC:1
SCB.3.SPI_S_EZ:1
SCB.3.SPI_UART:1
SCB.3.UART:1
SCB.4.interrupt:92
SCB.4.pins.I2C_SCL:SCB_4_I2C_SCL
SCB.4.pins.I2C_SDA:SCB_4_I2C_SDA
SCB.4.pins.SPI_CLK:SCB_4_SPI_CLK
SCB.4.pins.SPI_MISO:SCB_4_SPI_MISO
SCB.4.pins.SPI_MOSI:SCB_4_SPI_MOSI
SCB.4.pins.SPI_SELECT0:SCB_4_SPI_SELECT0
SCB.4.pins.SPI_SELECT1:SCB_4_SPI_SELECT1
SCB.4.pins.SPI_SELECT2:SCB_4_SPI_SELECT2
SCB.4.pins.UART_CTS:SCB_4_UART_CTS
SCB.4.pins.UART_RTS:SCB_4_UART_RTS
SCB.4.pins.UART_RX:SCB_4_UART_RX
SCB.4.pins.UART_TX:SCB_4_UART_TX
SCB.4.regBaseAddr:0x40640000
SCB.4.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_4_TR_I2C_SCL_FILTERED
SCB.4.trigg.OUTPUT.TR_RX_REQ.signal:SCB_4_TR_RX_REQ
SCB.4.trigg.OUTPUT.TR_TX_REQ.signal:SCB_4_TR_TX_REQ
SCB.4.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_4_TR_RX_REQ,SCB_4_TR_TX_REQ
SCB.4.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_4_TR_I2C_SCL_FILTERED,SCB_4_TR_RX_REQ,SCB_4_TR_TX_REQ
SCB.4.trigg.TO.TR_GROUP.8.INPUT.signals:SCB_4_TR_I2C_SCL_FILTERED,SCB_4_TR_RX_REQ,SCB_4_TR_TX_REQ
SCB.4.CHIP_TOP.I2C_FAST_PLUS:1
SCB.4.CHIP_TOP.SPI_SEL_NR:4
SCB.4.CLOCK:PCLK_SCB4_CLOCK
SCB.4.CMD_RESP:0
SCB.4.DEEPSLEEP:0
SCB.4.EC:1
SCB.4.EZ:1
SCB.4.EZ_CMD_RESP:1
SCB.4.EZ_DATA_NR:256
SCB.4.I2C:1
SCB.4.I2C_EC:0
SCB.4.I2C_GLITCH:1
SCB.4.I2C_M:1
SCB.4.I2C_M_S:1
SCB.4.I2C_S:1
SCB.4.I2C_S_EC:0
SCB.4.I2C_S_EZ:1
SCB.4.MASTER_WIDTH:8
SCB.4.SPI:1
SCB.4.SPI_ChipSelect:SCB4_SPI_SELECT0,SCB4_SPI_SELECT1,SCB4_SPI_SELECT2
SCB.4.SPI_EC:1
SCB.4.SPI_M:1
SCB.4.SPI_S:1
SCB.4.SPI_S_EC:1
SCB.4.SPI_S_EZ:1
SCB.4.SPI_UART:1
SCB.4.UART:1
SCB.5.interrupt:93
SCB.5.pins.I2C_SCL:SCB_5_I2C_SCL
SCB.5.pins.I2C_SDA:SCB_5_I2C_SDA
SCB.5.pins.SPI_CLK:SCB_5_SPI_CLK
SCB.5.pins.SPI_MISO:SCB_5_SPI_MISO
SCB.5.pins.SPI_MOSI:SCB_5_SPI_MOSI
SCB.5.pins.SPI_SELECT0:SCB_5_SPI_SELECT0
SCB.5.pins.SPI_SELECT1:SCB_5_SPI_SELECT1
SCB.5.pins.SPI_SELECT2:SCB_5_SPI_SELECT2
SCB.5.pins.UART_CTS:SCB_5_UART_CTS
SCB.5.pins.UART_RTS:SCB_5_UART_RTS
SCB.5.pins.UART_RX:SCB_5_UART_RX
SCB.5.pins.UART_TX:SCB_5_UART_TX
SCB.5.regBaseAddr:0x40650000
SCB.5.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_5_TR_I2C_SCL_FILTERED
SCB.5.trigg.OUTPUT.TR_RX_REQ.signal:SCB_5_TR_RX_REQ
SCB.5.trigg.OUTPUT.TR_TX_REQ.signal:SCB_5_TR_TX_REQ
SCB.5.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_5_TR_RX_REQ,SCB_5_TR_TX_REQ
SCB.5.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_5_TR_I2C_SCL_FILTERED,SCB_5_TR_RX_REQ,SCB_5_TR_TX_REQ
SCB.5.trigg.TO.TR_GROUP.8.INPUT.signals:SCB_5_TR_I2C_SCL_FILTERED,SCB_5_TR_RX_REQ,SCB_5_TR_TX_REQ
SCB.5.CHIP_TOP.I2C_FAST_PLUS:1
SCB.5.CHIP_TOP.SPI_SEL_NR:4
SCB.5.CLOCK:PCLK_SCB5_CLOCK
SCB.5.CMD_RESP:0
SCB.5.DEEPSLEEP:0
SCB.5.EC:1
SCB.5.EZ:1
SCB.5.EZ_CMD_RESP:1
SCB.5.EZ_DATA_NR:256
SCB.5.I2C:1
SCB.5.I2C_EC:0
SCB.5.I2C_GLITCH:1
SCB.5.I2C_M:1
SCB.5.I2C_M_S:1
SCB.5.I2C_S:1
SCB.5.I2C_S_EC:0
SCB.5.I2C_S_EZ:1
SCB.5.MASTER_WIDTH:8
SCB.5.SPI:1
SCB.5.SPI_ChipSelect:SCB5_SPI_SELECT0,SCB5_SPI_SELECT1,SCB5_SPI_SELECT2
SCB.5.SPI_EC:1
SCB.5.SPI_M:1
SCB.5.SPI_S:1
SCB.5.SPI_S_EC:1
SCB.5.SPI_S_EZ:1
SCB.5.SPI_UART:1
SCB.5.UART:1
SCB.6.interrupt:94
SCB.6.pins.I2C_SCL:SCB_6_I2C_SCL
SCB.6.pins.I2C_SDA:SCB_6_I2C_SDA
SCB.6.pins.SPI_CLK:SCB_6_SPI_CLK
SCB.6.pins.SPI_MISO:SCB_6_SPI_MISO
SCB.6.pins.SPI_MOSI:SCB_6_SPI_MOSI
SCB.6.pins.SPI_SELECT0:SCB_6_SPI_SELECT0
SCB.6.pins.UART_CTS:SCB_6_UART_CTS
SCB.6.pins.UART_RTS:SCB_6_UART_RTS
SCB.6.pins.UART_RX:SCB_6_UART_RX
SCB.6.pins.UART_TX:SCB_6_UART_TX
SCB.6.regBaseAddr:0x40660000
SCB.6.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_6_TR_I2C_SCL_FILTERED
SCB.6.trigg.OUTPUT.TR_RX_REQ.signal:SCB_6_TR_RX_REQ
SCB.6.trigg.OUTPUT.TR_TX_REQ.signal:SCB_6_TR_TX_REQ
SCB.6.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_6_TR_RX_REQ,SCB_6_TR_TX_REQ
SCB.6.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_6_TR_I2C_SCL_FILTERED,SCB_6_TR_RX_REQ,SCB_6_TR_TX_REQ
SCB.6.trigg.TO.TR_GROUP.8.INPUT.signals:SCB_6_TR_I2C_SCL_FILTERED,SCB_6_TR_RX_REQ,SCB_6_TR_TX_REQ
SCB.6.CHIP_TOP.I2C_FAST_PLUS:1
SCB.6.CHIP_TOP.SPI_SEL_NR:4
SCB.6.CLOCK:PCLK_SCB6_CLOCK
SCB.6.CMD_RESP:0
SCB.6.DEEPSLEEP:0
SCB.6.EC:1
SCB.6.EZ:1
SCB.6.EZ_CMD_RESP:1
SCB.6.EZ_DATA_NR:256
SCB.6.I2C:1
SCB.6.I2C_EC:0
SCB.6.I2C_GLITCH:1
SCB.6.I2C_M:1
SCB.6.I2C_M_S:1
SCB.6.I2C_S:1
SCB.6.I2C_S_EC:0
SCB.6.I2C_S_EZ:1
SCB.6.MASTER_WIDTH:8
SCB.6.SPI:1
SCB.6.SPI_ChipSelect:SCB6_SPI_SELECT0
SCB.6.SPI_EC:1
SCB.6.SPI_M:1
SCB.6.SPI_S:1
SCB.6.SPI_S_EC:1
SCB.6.SPI_S_EZ:1
SCB.6.SPI_UART:1
SCB.6.UART:1
SCB.7.interrupt:95
SCB.7.pins.I2C_SCL:SCB_7_I2C_SCL
SCB.7.pins.I2C_SDA:SCB_7_I2C_SDA
SCB.7.pins.SPI_CLK:SCB_7_SPI_CLK
SCB.7.pins.SPI_MISO:SCB_7_SPI_MISO
SCB.7.pins.SPI_MOSI:SCB_7_SPI_MOSI
SCB.7.pins.SPI_SELECT0:SCB_7_SPI_SELECT0
SCB.7.pins.SPI_SELECT1:SCB_7_SPI_SELECT1
SCB.7.pins.SPI_SELECT2:SCB_7_SPI_SELECT2
SCB.7.pins.UART_CTS:SCB_7_UART_CTS
SCB.7.pins.UART_RTS:SCB_7_UART_RTS
SCB.7.pins.UART_RX:SCB_7_UART_RX
SCB.7.pins.UART_TX:SCB_7_UART_TX
SCB.7.regBaseAddr:0x40670000
SCB.7.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_7_TR_I2C_SCL_FILTERED
SCB.7.trigg.OUTPUT.TR_RX_REQ.signal:SCB_7_TR_RX_REQ
SCB.7.trigg.OUTPUT.TR_TX_REQ.signal:SCB_7_TR_TX_REQ
SCB.7.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_7_TR_RX_REQ,SCB_7_TR_TX_REQ
SCB.7.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_7_TR_I2C_SCL_FILTERED,SCB_7_TR_RX_REQ,SCB_7_TR_TX_REQ
SCB.7.trigg.TO.TR_GROUP.8.INPUT.signals:SCB_7_TR_I2C_SCL_FILTERED,SCB_7_TR_RX_REQ,SCB_7_TR_TX_REQ
SCB.7.CHIP_TOP.I2C_FAST_PLUS:1
SCB.7.CHIP_TOP.SPI_SEL_NR:4
SCB.7.CLOCK:PCLK_SCB7_CLOCK
SCB.7.CMD_RESP:0
SCB.7.DEEPSLEEP:0
SCB.7.EC:1
SCB.7.EZ:1
SCB.7.EZ_CMD_RESP:1
SCB.7.EZ_DATA_NR:256
SCB.7.I2C:1
SCB.7.I2C_EC:0
SCB.7.I2C_GLITCH:1
SCB.7.I2C_M:1
SCB.7.I2C_M_S:1
SCB.7.I2C_S:1
SCB.7.I2C_S_EC:0
SCB.7.I2C_S_EZ:1
SCB.7.MASTER_WIDTH:8
SCB.7.SPI:1
SCB.7.SPI_ChipSelect:SCB7_SPI_SELECT0,SCB7_SPI_SELECT1,SCB7_SPI_SELECT2
SCB.7.SPI_EC:1
SCB.7.SPI_M:1
SCB.7.SPI_S:1
SCB.7.SPI_S_EC:1
SCB.7.SPI_S_EZ:1
SCB.7.SPI_UART:1
SCB.7.UART:1
SCB.DdcName:mxscb_ver2_s40e
SCB.VersionSuffix:_ver2

################################################################################
#
# SFLASH
#
SFLASH.regBaseAddr:0x17000000
SFLASH.FLASHC_IS_SONOS:0
SFLASH.WOUND_PRESENT:0

################################################################################
#
# SMARTIO
#
SMARTIO.instances:12,13,14,15,17
SMARTIO.regBaseAddr:0x40320000
SMARTIO.12.pins.IO:SMARTIO_12_IO_0,SMARTIO_12_IO_1,SMARTIO_12_IO_2,SMARTIO_12_IO_3,SMARTIO_12_IO_4
SMARTIO.12.CLOCK:PCLK_SMARTIO12_CLOCK
SMARTIO.13.pins.IO:SMARTIO_13_IO_0,SMARTIO_13_IO_1,SMARTIO_13_IO_2,SMARTIO_13_IO_3,SMARTIO_13_IO_4,SMARTIO_13_IO_5,SMARTIO_13_IO_6,SMARTIO_13_IO_7
SMARTIO.13.CLOCK:PCLK_SMARTIO13_CLOCK
SMARTIO.14.pins.IO:SMARTIO_14_IO_0,SMARTIO_14_IO_1,SMARTIO_14_IO_2,SMARTIO_14_IO_3
SMARTIO.14.CLOCK:PCLK_SMARTIO14_CLOCK
SMARTIO.15.CLOCK:PCLK_SMARTIO15_CLOCK
SMARTIO.17.pins.IO:SMARTIO_17_IO_0,SMARTIO_17_IO_1,SMARTIO_17_IO_2
SMARTIO.17.CLOCK:PCLK_SMARTIO17_CLOCK
SMARTIO.DdcName:mxs40ioss
SMARTIO.SMARTIO_PRT.instances:12,13,14,15,17
SMARTIO.VersionSuffix:v2

################################################################################
#
# SRSS
#
SRSS.analog_signals:ADFT_PIN.0,ADFT_PIN.1,ECO_IN,ECO_OUT,VEXT_REF_REG,WCO_IN,WCO_OUT
SRSS.interrupt:16
SRSS.interrupt.backup:12
SRSS.interrupt.mcwdt.0:13
SRSS.interrupt.mcwdt.1:14
SRSS.interrupt.wdt:15
SRSS.pins.ADFT_PIN:SRSS_ADFT_PIN_0,SRSS_ADFT_PIN_1
SRSS.pins.DDFT_PIN:SRSS_DDFT_PIN_0,SRSS_DDFT_PIN_1
SRSS.pins.DDFT_PIN_IN:SRSS_DDFT_PIN_IN_0,SRSS_DDFT_PIN_IN_1
SRSS.pins.ECO_IN:SRSS_ECO_IN
SRSS.pins.ECO_OUT:SRSS_ECO_OUT
SRSS.pins.EXT_CLK:SRSS_EXT_CLK
SRSS.pins.HIBERNATE_WAKEUP:SRSS_HIBERNATE_WAKEUP_1
SRSS.pins.SWD_CLK:SRSS_SWD_CLK
SRSS.pins.SWD_DATA:SRSS_SWD_DATA
SRSS.pins.VEXT_REF_REG:SRSS_VEXT_REF_REG
SRSS.pins.WCO_IN:SRSS_WCO_IN
SRSS.pins.WCO_OUT:SRSS_WCO_OUT
SRSS.regBaseAddr:0x40260000
SRSS.trigg.FROM.CPUSS.ZERO.signals:SRSS_TR_DEBUG_FREEZE_MCWDT_0,SRSS_TR_DEBUG_FREEZE_MCWDT_1,SRSS_TR_DEBUG_FREEZE_WDT
SRSS.trigg.FROM.TR_GROUP.9.OUTPUT.signals:SRSS_TR_DEBUG_FREEZE_MCWDT_0,SRSS_TR_DEBUG_FREEZE_MCWDT_1,SRSS_TR_DEBUG_FREEZE_WDT
SRSS.trigg.FROM.TR_GROUP.10.OUTPUT.signals:SRSS_TR_DEBUG_FREEZE_MCWDT_0,SRSS_TR_DEBUG_FREEZE_MCWDT_1,SRSS_TR_DEBUG_FREEZE_WDT
SRSS.trigg.INPUT.TR_DEBUG_FREEZE_MCWDT.0.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_0
SRSS.trigg.INPUT.TR_DEBUG_FREEZE_MCWDT.1.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_1
SRSS.trigg.INPUT.TR_DEBUG_FREEZE_WDT.signal:SRSS_TR_DEBUG_FREEZE_WDT
SRSS.ALTHF_PRESENT:0
SRSS.ALTLF_PRESENT:0
SRSS.BACKUP.ALM1_PRESENT:1
SRSS.BACKUP.ALM2_PRESENT:1
SRSS.BACKUP.BMEM_PRESENT:0
SRSS.BACKUP.NUM_BREG:4
SRSS.BACKUP.VBCK_PRESENT:0
SRSS.BACKUP_PRESENT:1
SRSS.CLKPATH.instances:0,1,2,3
SRSS.CLKPATH.0.clock_type:FLL
SRSS.CLKPATH.1.clock_type:PLL_1
SRSS.CLKPATH.2.clock_type:DIRECT
SRSS.CLKPATH.3.clock_type:DIRECT
SRSS.CSV_HF.CSV_HF_CSV.instances:0,1,2
SRSS.CSV_HF.MASK_HFCSV:7
SRSS.CSV_PRESENT:1
SRSS.DdcName:mxs40srss_ver2
SRSS.ECO_PRESENT:1
SRSS.HARD_ALTHFMUX_PRESENT:1
SRSS.HARD_CLKPATH:8
SRSS.HARD_CLKPATHMUX:8
SRSS.HARD_ECOMUX_PRESENT:1
SRSS.HARD_HFROOT:8
SRSS.HFROOT.instances:0,1,2
SRSS.HFROOT.0.connections:CPUSS_CLK_HF
SRSS.HFROOT.0.max_frequency:160
SRSS.HFROOT.1.connections:EVTGEN_0_CLK_REF,SRSS_CLK_HF_EXT
SRSS.HFROOT.1.max_frequency:100
SRSS.HFROOT.2.connections:NULL
SRSS.HFROOT.2.max_frequency:2
SRSS.HT_VARIANT:1
SRSS.HTLINREG_PRESENT:1
SRSS.MCWDT.instances:0,1
SRSS.MCWDT.0.MCWDT.instances:0,1
SRSS.MCWDT.1.MCWDT.instances:0,1
SRSS.NUM_ACTIVE_SWITCH:4
SRSS.NUM_ACTREG_PWRMOD:3
SRSS.NUM_CLKPATH:4
SRSS.NUM_DSI:0
SRSS.NUM_HFROOT:3
SRSS.NUM_HIBDATA:1
SRSS.NUM_MCWDT:2
SRSS.NUM_PLL:1
SRSS.PILO_PRESENT:0
SRSS.POR_PRESENT:1
SRSS.SIMOBUCK_PRESENT:0
SRSS.SYSBB_PRESENT:0
SRSS.ULP_VARIANT:0
SRSS.ULPLINREG_PRESENT:0
SRSS.USE_HARD_CLKACTFLLMUX:1
SRSS.VersionSuffix:_ver2

################################################################################
#
# SYSAP
#
SYSAP.regBaseAddr:0xE0000000

################################################################################
#
# TCPWM
#
TCPWM.instances:0
TCPWM.0.interrupts.0:300
TCPWM.0.interrupts.1:301
TCPWM.0.interrupts.2:302
TCPWM.0.interrupts.3:303
TCPWM.0.interrupts.4:304
TCPWM.0.interrupts.5:305
TCPWM.0.interrupts.6:306
TCPWM.0.interrupts.7:307
TCPWM.0.interrupts.8:308
TCPWM.0.interrupts.9:309
TCPWM.0.interrupts.10:310
TCPWM.0.interrupts.11:311
TCPWM.0.interrupts.12:312
TCPWM.0.interrupts.13:313
TCPWM.0.interrupts.14:314
TCPWM.0.interrupts.15:315
TCPWM.0.interrupts.16:316
TCPWM.0.interrupts.17:317
TCPWM.0.interrupts.18:318
TCPWM.0.interrupts.19:319
TCPWM.0.interrupts.20:320
TCPWM.0.interrupts.21:321
TCPWM.0.interrupts.22:322
TCPWM.0.interrupts.23:323
TCPWM.0.interrupts.24:324
TCPWM.0.interrupts.25:325
TCPWM.0.interrupts.26:326
TCPWM.0.interrupts.27:327
TCPWM.0.interrupts.28:328
TCPWM.0.interrupts.29:329
TCPWM.0.interrupts.30:330
TCPWM.0.interrupts.31:331
TCPWM.0.interrupts.32:332
TCPWM.0.interrupts.33:333
TCPWM.0.interrupts.34:334
TCPWM.0.interrupts.35:335
TCPWM.0.interrupts.36:336
TCPWM.0.interrupts.37:337
TCPWM.0.interrupts.38:338
TCPWM.0.interrupts.39:339
TCPWM.0.interrupts.40:340
TCPWM.0.interrupts.41:341
TCPWM.0.interrupts.42:342
TCPWM.0.interrupts.43:343
TCPWM.0.interrupts.44:344
TCPWM.0.interrupts.45:345
TCPWM.0.interrupts.46:346
TCPWM.0.interrupts.47:347
TCPWM.0.interrupts.48:348
TCPWM.0.interrupts.49:349
TCPWM.0.interrupts.50:350
TCPWM.0.interrupts.51:351
TCPWM.0.interrupts.52:352
TCPWM.0.interrupts.53:353
TCPWM.0.interrupts.54:354
TCPWM.0.interrupts.55:355
TCPWM.0.interrupts.56:356
TCPWM.0.interrupts.57:357
TCPWM.0.interrupts.58:358
TCPWM.0.interrupts.59:359
TCPWM.0.interrupts.60:360
TCPWM.0.interrupts.61:361
TCPWM.0.interrupts.62:362
TCPWM.0.interrupts.256:363
TCPWM.0.interrupts.257:364
TCPWM.0.interrupts.258:365
TCPWM.0.interrupts.259:366
TCPWM.0.interrupts.260:367
TCPWM.0.interrupts.261:368
TCPWM.0.interrupts.262:369
TCPWM.0.interrupts.263:370
TCPWM.0.interrupts.264:371
TCPWM.0.interrupts.265:372
TCPWM.0.interrupts.266:373
TCPWM.0.interrupts.267:374
TCPWM.0.interrupts.512:375
TCPWM.0.interrupts.513:376
TCPWM.0.interrupts.514:377
TCPWM.0.interrupts.515:378
TCPWM.0.interrupts.516:379
TCPWM.0.interrupts.517:380
TCPWM.0.interrupts.518:381
TCPWM.0.interrupts.519:382
TCPWM.0.pins.LINE:TCPWM_0_LINE_0,TCPWM_0_LINE_1,TCPWM_0_LINE_2,TCPWM_0_LINE_4,TCPWM_0_LINE_5,TCPWM_0_LINE_6,TCPWM_0_LINE_7,TCPWM_0_LINE_9,TCPWM_0_LINE_10,TCPWM_0_LINE_11,TCPWM_0_LINE_12,TCPWM_0_LINE_13,TCPWM_0_LINE_14,TCPWM_0_LINE_15,TCPWM_0_LINE_16,TCPWM_0_LINE_17,TCPWM_0_LINE_18,TCPWM_0_LINE_19,TCPWM_0_LINE_20,TCPWM_0_LINE_21,TCPWM_0_LINE_22,TCPWM_0_LINE_23,TCPWM_0_LINE_24,TCPWM_0_LINE_25,TCPWM_0_LINE_26,TCPWM_0_LINE_27,TCPWM_0_LINE_28,TCPWM_0_LINE_31,TCPWM_0_LINE_32,TCPWM_0_LINE_33,TCPWM_0_LINE_34,TCPWM_0_LINE_36,TCPWM_0_LINE_37,TCPWM_0_LINE_38,TCPWM_0_LINE_39,TCPWM_0_LINE_40,TCPWM_0_LINE_41,TCPWM_0_LINE_42,TCPWM_0_LINE_44,TCPWM_0_LINE_45,TCPWM_0_LINE_46,TCPWM_0_LINE_47,TCPWM_0_LINE_48,TCPWM_0_LINE_49,TCPWM_0_LINE_50,TCPWM_0_LINE_51,TCPWM_0_LINE_52,TCPWM_0_LINE_53,TCPWM_0_LINE_54,TCPWM_0_LINE_55,TCPWM_0_LINE_59,TCPWM_0_LINE_60,TCPWM_0_LINE_61,TCPWM_0_LINE_256,TCPWM_0_LINE_257,TCPWM_0_LINE_258,TCPWM_0_LINE_259,TCPWM_0_LINE_260,TCPWM_0_LINE_261,TCPWM_0_LINE_262,TCPWM_0_LINE_263,TCPWM_0_LINE_264,TCPWM_0_LINE_265,TCPWM_0_LINE_266,TCPWM_0_LINE_267,TCPWM_0_LINE_512,TCPWM_0_LINE_513,TCPWM_0_LINE_514,TCPWM_0_LINE_515,TCPWM_0_LINE_516,TCPWM_0_LINE_517,TCPWM_0_LINE_518,TCPWM_0_LINE_519
TCPWM.0.pins.LINE_COMPL:TCPWM_0_LINE_COMPL_0,TCPWM_0_LINE_COMPL_1,TCPWM_0_LINE_COMPL_2,TCPWM_0_LINE_COMPL_3,TCPWM_0_LINE_COMPL_5,TCPWM_0_LINE_COMPL_6,TCPWM_0_LINE_COMPL_7,TCPWM_0_LINE_COMPL_8,TCPWM_0_LINE_COMPL_9,TCPWM_0_LINE_COMPL_10,TCPWM_0_LINE_COMPL_11,TCPWM_0_LINE_COMPL_14,TCPWM_0_LINE_COMPL_15,TCPWM_0_LINE_COMPL_16,TCPWM_0_LINE_COMPL_17,TCPWM_0_LINE_COMPL_18,TCPWM_0_LINE_COMPL_19,TCPWM_0_LINE_COMPL_20,TCPWM_0_LINE_COMPL_22,TCPWM_0_LINE_COMPL_23,TCPWM_0_LINE_COMPL_24,TCPWM_0_LINE_COMPL_25,TCPWM_0_LINE_COMPL_26,TCPWM_0_LINE_COMPL_27,TCPWM_0_LINE_COMPL_32,TCPWM_0_LINE_COMPL_33,TCPWM_0_LINE_COMPL_34,TCPWM_0_LINE_COMPL_35,TCPWM_0_LINE_COMPL_36,TCPWM_0_LINE_COMPL_37,TCPWM_0_LINE_COMPL_38,TCPWM_0_LINE_COMPL_39,TCPWM_0_LINE_COMPL_40,TCPWM_0_LINE_COMPL_41,TCPWM_0_LINE_COMPL_42,TCPWM_0_LINE_COMPL_43,TCPWM_0_LINE_COMPL_44,TCPWM_0_LINE_COMPL_45,TCPWM_0_LINE_COMPL_46,TCPWM_0_LINE_COMPL_47,TCPWM_0_LINE_COMPL_48,TCPWM_0_LINE_COMPL_49,TCPWM_0_LINE_COMPL_50,TCPWM_0_LINE_COMPL_51,TCPWM_0_LINE_COMPL_52,TCPWM_0_LINE_COMPL_53,TCPWM_0_LINE_COMPL_54,TCPWM_0_LINE_COMPL_55,TCPWM_0_LINE_COMPL_60,TCPWM_0_LINE_COMPL_61,TCPWM_0_LINE_COMPL_62,TCPWM_0_LINE_COMPL_256,TCPWM_0_LINE_COMPL_257,TCPWM_0_LINE_COMPL_258,TCPWM_0_LINE_COMPL_259,TCPWM_0_LINE_COMPL_260,TCPWM_0_LINE_COMPL_261,TCPWM_0_LINE_COMPL_262,TCPWM_0_LINE_COMPL_263,TCPWM_0_LINE_COMPL_264,TCPWM_0_LINE_COMPL_265,TCPWM_0_LINE_COMPL_266,TCPWM_0_LINE_COMPL_267,TCPWM_0_LINE_COMPL_512,TCPWM_0_LINE_COMPL_513,TCPWM_0_LINE_COMPL_514,TCPWM_0_LINE_COMPL_515,TCPWM_0_LINE_COMPL_516,TCPWM_0_LINE_COMPL_517,TCPWM_0_LINE_COMPL_518,TCPWM_0_LINE_COMPL_519
TCPWM.0.pins.TR_ONE_CNT_IN:TCPWM_0_TR_ONE_CNT_IN_0,TCPWM_0_TR_ONE_CNT_IN_1,TCPWM_0_TR_ONE_CNT_IN_3,TCPWM_0_TR_ONE_CNT_IN_4,TCPWM_0_TR_ONE_CNT_IN_6,TCPWM_0_TR_ONE_CNT_IN_7,TCPWM_0_TR_ONE_CNT_IN_10,TCPWM_0_TR_ONE_CNT_IN_12,TCPWM_0_TR_ONE_CNT_IN_15,TCPWM_0_TR_ONE_CNT_IN_16,TCPWM_0_TR_ONE_CNT_IN_18,TCPWM_0_TR_ONE_CNT_IN_19,TCPWM_0_TR_ONE_CNT_IN_21,TCPWM_0_TR_ONE_CNT_IN_22,TCPWM_0_TR_ONE_CNT_IN_25,TCPWM_0_TR_ONE_CNT_IN_27,TCPWM_0_TR_ONE_CNT_IN_28,TCPWM_0_TR_ONE_CNT_IN_30,TCPWM_0_TR_ONE_CNT_IN_31,TCPWM_0_TR_ONE_CNT_IN_33,TCPWM_0_TR_ONE_CNT_IN_34,TCPWM_0_TR_ONE_CNT_IN_36,TCPWM_0_TR_ONE_CNT_IN_39,TCPWM_0_TR_ONE_CNT_IN_42,TCPWM_0_TR_ONE_CNT_IN_43,TCPWM_0_TR_ONE_CNT_IN_45,TCPWM_0_TR_ONE_CNT_IN_46,TCPWM_0_TR_ONE_CNT_IN_48,TCPWM_0_TR_ONE_CNT_IN_49,TCPWM_0_TR_ONE_CNT_IN_51,TCPWM_0_TR_ONE_CNT_IN_52,TCPWM_0_TR_ONE_CNT_IN_54,TCPWM_0_TR_ONE_CNT_IN_55,TCPWM_0_TR_ONE_CNT_IN_57,TCPWM_0_TR_ONE_CNT_IN_58,TCPWM_0_TR_ONE_CNT_IN_60,TCPWM_0_TR_ONE_CNT_IN_61,TCPWM_0_TR_ONE_CNT_IN_63,TCPWM_0_TR_ONE_CNT_IN_66,TCPWM_0_TR_ONE_CNT_IN_67,TCPWM_0_TR_ONE_CNT_IN_69,TCPWM_0_TR_ONE_CNT_IN_70,TCPWM_0_TR_ONE_CNT_IN_72,TCPWM_0_TR_ONE_CNT_IN_73,TCPWM_0_TR_ONE_CNT_IN_75,TCPWM_0_TR_ONE_CNT_IN_76,TCPWM_0_TR_ONE_CNT_IN_78,TCPWM_0_TR_ONE_CNT_IN_79,TCPWM_0_TR_ONE_CNT_IN_81,TCPWM_0_TR_ONE_CNT_IN_82,TCPWM_0_TR_ONE_CNT_IN_84,TCPWM_0_TR_ONE_CNT_IN_93,TCPWM_0_TR_ONE_CNT_IN_96,TCPWM_0_TR_ONE_CNT_IN_97,TCPWM_0_TR_ONE_CNT_IN_99,TCPWM_0_TR_ONE_CNT_IN_100,TCPWM_0_TR_ONE_CNT_IN_102,TCPWM_0_TR_ONE_CNT_IN_103,TCPWM_0_TR_ONE_CNT_IN_106,TCPWM_0_TR_ONE_CNT_IN_108,TCPWM_0_TR_ONE_CNT_IN_109,TCPWM_0_TR_ONE_CNT_IN_111,TCPWM_0_TR_ONE_CNT_IN_112,TCPWM_0_TR_ONE_CNT_IN_114,TCPWM_0_TR_ONE_CNT_IN_115,TCPWM_0_TR_ONE_CNT_IN_117,TCPWM_0_TR_ONE_CNT_IN_118,TCPWM_0_TR_ONE_CNT_IN_120,TCPWM_0_TR_ONE_CNT_IN_121,TCPWM_0_TR_ONE_CNT_IN_123,TCPWM_0_TR_ONE_CNT_IN_124,TCPWM_0_TR_ONE_CNT_IN_126,TCPWM_0_TR_ONE_CNT_IN_127,TCPWM_0_TR_ONE_CNT_IN_130,TCPWM_0_TR_ONE_CNT_IN_132,TCPWM_0_TR_ONE_CNT_IN_133,TCPWM_0_TR_ONE_CNT_IN_135,TCPWM_0_TR_ONE_CNT_IN_136,TCPWM_0_TR_ONE_CNT_IN_138,TCPWM_0_TR_ONE_CNT_IN_139,TCPWM_0_TR_ONE_CNT_IN_141,TCPWM_0_TR_ONE_CNT_IN_142,TCPWM_0_TR_ONE_CNT_IN_144,TCPWM_0_TR_ONE_CNT_IN_145,TCPWM_0_TR_ONE_CNT_IN_147,TCPWM_0_TR_ONE_CNT_IN_148,TCPWM_0_TR_ONE_CNT_IN_150,TCPWM_0_TR_ONE_CNT_IN_151,TCPWM_0_TR_ONE_CNT_IN_153,TCPWM_0_TR_ONE_CNT_IN_154,TCPWM_0_TR_ONE_CNT_IN_156,TCPWM_0_TR_ONE_CNT_IN_157,TCPWM_0_TR_ONE_CNT_IN_159,TCPWM_0_TR_ONE_CNT_IN_160,TCPWM_0_TR_ONE_CNT_IN_162,TCPWM_0_TR_ONE_CNT_IN_163,TCPWM_0_TR_ONE_CNT_IN_165,TCPWM_0_TR_ONE_CNT_IN_166,TCPWM_0_TR_ONE_CNT_IN_177,TCPWM_0_TR_ONE_CNT_IN_180,TCPWM_0_TR_ONE_CNT_IN_181,TCPWM_0_TR_ONE_CNT_IN_183,TCPWM_0_TR_ONE_CNT_IN_184,TCPWM_0_TR_ONE_CNT_IN_187,TCPWM_0_TR_ONE_CNT_IN_768,TCPWM_0_TR_ONE_CNT_IN_769,TCPWM_0_TR_ONE_CNT_IN_771,TCPWM_0_TR_ONE_CNT_IN_772,TCPWM_0_TR_ONE_CNT_IN_774,TCPWM_0_TR_ONE_CNT_IN_775,TCPWM_0_TR_ONE_CNT_IN_777,TCPWM_0_TR_ONE_CNT_IN_778,TCPWM_0_TR_ONE_CNT_IN_780,TCPWM_0_TR_ONE_CNT_IN_781,TCPWM_0_TR_ONE_CNT_IN_783,TCPWM_0_TR_ONE_CNT_IN_784,TCPWM_0_TR_ONE_CNT_IN_786,TCPWM_0_TR_ONE_CNT_IN_787,TCPWM_0_TR_ONE_CNT_IN_789,TCPWM_0_TR_ONE_CNT_IN_790,TCPWM_0_TR_ONE_CNT_IN_792,TCPWM_0_TR_ONE_CNT_IN_793,TCPWM_0_TR_ONE_CNT_IN_795,TCPWM_0_TR_ONE_CNT_IN_796,TCPWM_0_TR_ONE_CNT_IN_798,TCPWM_0_TR_ONE_CNT_IN_799,TCPWM_0_TR_ONE_CNT_IN_801,TCPWM_0_TR_ONE_CNT_IN_802,TCPWM_0_TR_ONE_CNT_IN_1536,TCPWM_0_TR_ONE_CNT_IN_1537,TCPWM_0_TR_ONE_CNT_IN_1539,TCPWM_0_TR_ONE_CNT_IN_1540,TCPWM_0_TR_ONE_CNT_IN_1548,TCPWM_0_TR_ONE_CNT_IN_1551,TCPWM_0_TR_ONE_CNT_IN_1554,TCPWM_0_TR_ONE_CNT_IN_1557
TCPWM.0.regBaseAddr:0x40380000
TCPWM.0.trigg.FROM.CANFD.0.TR_DBG_DMA_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CANFD.0.TR_FIFO0.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CANFD.0.TR_FIFO1.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15
TCPWM.0.trigg.FROM.CANFD.1.TR_DBG_DMA_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CANFD.1.TR_FIFO0.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CANFD.1.TR_FIFO1.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15
TCPWM.0.trigg.FROM.CPUSS.CTI_TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CPUSS.DMAC_TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CPUSS.DW0_TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CPUSS.DW1_TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CPUSS.TR_FAULT.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CPUSS.ZERO.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26,TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.FROM.CXPI.0.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.CXPI.0.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.EVTGEN.0.TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.PASS.0.TR_SAR_CH_RANGEVIO.signals:TCPWM_0_TR_ONE_CNT_IN_2,TCPWM_0_TR_ONE_CNT_IN_5,TCPWM_0_TR_ONE_CNT_IN_8,TCPWM_0_TR_ONE_CNT_IN_11,TCPWM_0_TR_ONE_CNT_IN_14,TCPWM_0_TR_ONE_CNT_IN_17,TCPWM_0_TR_ONE_CNT_IN_20,TCPWM_0_TR_ONE_CNT_IN_23,TCPWM_0_TR_ONE_CNT_IN_26,TCPWM_0_TR_ONE_CNT_IN_29,TCPWM_0_TR_ONE_CNT_IN_32,TCPWM_0_TR_ONE_CNT_IN_35,TCPWM_0_TR_ONE_CNT_IN_38,TCPWM_0_TR_ONE_CNT_IN_41,TCPWM_0_TR_ONE_CNT_IN_44,TCPWM_0_TR_ONE_CNT_IN_47,TCPWM_0_TR_ONE_CNT_IN_50,TCPWM_0_TR_ONE_CNT_IN_53,TCPWM_0_TR_ONE_CNT_IN_56,TCPWM_0_TR_ONE_CNT_IN_59,TCPWM_0_TR_ONE_CNT_IN_62,TCPWM_0_TR_ONE_CNT_IN_65,TCPWM_0_TR_ONE_CNT_IN_68,TCPWM_0_TR_ONE_CNT_IN_71,TCPWM_0_TR_ONE_CNT_IN_74,TCPWM_0_TR_ONE_CNT_IN_77,TCPWM_0_TR_ONE_CNT_IN_80,TCPWM_0_TR_ONE_CNT_IN_83,TCPWM_0_TR_ONE_CNT_IN_86,TCPWM_0_TR_ONE_CNT_IN_89,TCPWM_0_TR_ONE_CNT_IN_92,TCPWM_0_TR_ONE_CNT_IN_95,TCPWM_0_TR_ONE_CNT_IN_98,TCPWM_0_TR_ONE_CNT_IN_101,TCPWM_0_TR_ONE_CNT_IN_104,TCPWM_0_TR_ONE_CNT_IN_107,TCPWM_0_TR_ONE_CNT_IN_110,TCPWM_0_TR_ONE_CNT_IN_113,TCPWM_0_TR_ONE_CNT_IN_116,TCPWM_0_TR_ONE_CNT_IN_119,TCPWM_0_TR_ONE_CNT_IN_122,TCPWM_0_TR_ONE_CNT_IN_125,TCPWM_0_TR_ONE_CNT_IN_128,TCPWM_0_TR_ONE_CNT_IN_131,TCPWM_0_TR_ONE_CNT_IN_134,TCPWM_0_TR_ONE_CNT_IN_137,TCPWM_0_TR_ONE_CNT_IN_140,TCPWM_0_TR_ONE_CNT_IN_143,TCPWM_0_TR_ONE_CNT_IN_146,TCPWM_0_TR_ONE_CNT_IN_149,TCPWM_0_TR_ONE_CNT_IN_152,TCPWM_0_TR_ONE_CNT_IN_155,TCPWM_0_TR_ONE_CNT_IN_770,TCPWM_0_TR_ONE_CNT_IN_773,TCPWM_0_TR_ONE_CNT_IN_776,TCPWM_0_TR_ONE_CNT_IN_779,TCPWM_0_TR_ONE_CNT_IN_782,TCPWM_0_TR_ONE_CNT_IN_785,TCPWM_0_TR_ONE_CNT_IN_788,TCPWM_0_TR_ONE_CNT_IN_791,TCPWM_0_TR_ONE_CNT_IN_794,TCPWM_0_TR_ONE_CNT_IN_797,TCPWM_0_TR_ONE_CNT_IN_800,TCPWM_0_TR_ONE_CNT_IN_803
TCPWM.0.trigg.FROM.PASS.0.TR_SAR_GEN_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.PERI.TR_IO_INPUT.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.0.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.0.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.0.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.1.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.1.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.1.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.2.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.2.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.2.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.3.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.3.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.3.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.4.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.4.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.4.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.5.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.5.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.5.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.6.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.6.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.6.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.7.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.7.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.SCB.7.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.FROM.TCPWM.0.TR_OUT0.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15
TCPWM.0.trigg.FROM.TCPWM.0.TR_OUT1.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15
TCPWM.0.trigg.FROM.TR_GROUP.9.OUTPUT.signals:TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.FROM.TR_GROUP.10.OUTPUT.signals:TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.0.signal:TCPWM_0_TR_ALL_CNT_IN_0
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.1.signal:TCPWM_0_TR_ALL_CNT_IN_1
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.2.signal:TCPWM_0_TR_ALL_CNT_IN_2
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.3.signal:TCPWM_0_TR_ALL_CNT_IN_3
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.4.signal:TCPWM_0_TR_ALL_CNT_IN_4
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.5.signal:TCPWM_0_TR_ALL_CNT_IN_5
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.6.signal:TCPWM_0_TR_ALL_CNT_IN_6
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.7.signal:TCPWM_0_TR_ALL_CNT_IN_7
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.8.signal:TCPWM_0_TR_ALL_CNT_IN_8
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.9.signal:TCPWM_0_TR_ALL_CNT_IN_9
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.10.signal:TCPWM_0_TR_ALL_CNT_IN_10
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.11.signal:TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.12.signal:TCPWM_0_TR_ALL_CNT_IN_12
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.13.signal:TCPWM_0_TR_ALL_CNT_IN_13
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.14.signal:TCPWM_0_TR_ALL_CNT_IN_14
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.15.signal:TCPWM_0_TR_ALL_CNT_IN_15
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.16.signal:TCPWM_0_TR_ALL_CNT_IN_16
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.17.signal:TCPWM_0_TR_ALL_CNT_IN_17
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.18.signal:TCPWM_0_TR_ALL_CNT_IN_18
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.19.signal:TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.20.signal:TCPWM_0_TR_ALL_CNT_IN_20
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.21.signal:TCPWM_0_TR_ALL_CNT_IN_21
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.22.signal:TCPWM_0_TR_ALL_CNT_IN_22
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.23.signal:TCPWM_0_TR_ALL_CNT_IN_23
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.24.signal:TCPWM_0_TR_ALL_CNT_IN_24
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.25.signal:TCPWM_0_TR_ALL_CNT_IN_25
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.26.signal:TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.INPUT.TR_DEBUG_FREEZE.signal:TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.2.signal:TCPWM_0_TR_ONE_CNT_IN_2
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.5.signal:TCPWM_0_TR_ONE_CNT_IN_5
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.8.signal:TCPWM_0_TR_ONE_CNT_IN_8
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.11.signal:TCPWM_0_TR_ONE_CNT_IN_11
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.14.signal:TCPWM_0_TR_ONE_CNT_IN_14
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.17.signal:TCPWM_0_TR_ONE_CNT_IN_17
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.20.signal:TCPWM_0_TR_ONE_CNT_IN_20
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.23.signal:TCPWM_0_TR_ONE_CNT_IN_23
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.26.signal:TCPWM_0_TR_ONE_CNT_IN_26
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.29.signal:TCPWM_0_TR_ONE_CNT_IN_29
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.32.signal:TCPWM_0_TR_ONE_CNT_IN_32
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.35.signal:TCPWM_0_TR_ONE_CNT_IN_35
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.38.signal:TCPWM_0_TR_ONE_CNT_IN_38
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.41.signal:TCPWM_0_TR_ONE_CNT_IN_41
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.44.signal:TCPWM_0_TR_ONE_CNT_IN_44
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.47.signal:TCPWM_0_TR_ONE_CNT_IN_47
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.50.signal:TCPWM_0_TR_ONE_CNT_IN_50
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.53.signal:TCPWM_0_TR_ONE_CNT_IN_53
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.56.signal:TCPWM_0_TR_ONE_CNT_IN_56
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.59.signal:TCPWM_0_TR_ONE_CNT_IN_59
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.62.signal:TCPWM_0_TR_ONE_CNT_IN_62
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.65.signal:TCPWM_0_TR_ONE_CNT_IN_65
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.68.signal:TCPWM_0_TR_ONE_CNT_IN_68
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.71.signal:TCPWM_0_TR_ONE_CNT_IN_71
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.74.signal:TCPWM_0_TR_ONE_CNT_IN_74
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.77.signal:TCPWM_0_TR_ONE_CNT_IN_77
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.80.signal:TCPWM_0_TR_ONE_CNT_IN_80
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.83.signal:TCPWM_0_TR_ONE_CNT_IN_83
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.86.signal:TCPWM_0_TR_ONE_CNT_IN_86
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.89.signal:TCPWM_0_TR_ONE_CNT_IN_89
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.92.signal:TCPWM_0_TR_ONE_CNT_IN_92
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.95.signal:TCPWM_0_TR_ONE_CNT_IN_95
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.98.signal:TCPWM_0_TR_ONE_CNT_IN_98
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.101.signal:TCPWM_0_TR_ONE_CNT_IN_101
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.104.signal:TCPWM_0_TR_ONE_CNT_IN_104
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.107.signal:TCPWM_0_TR_ONE_CNT_IN_107
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.110.signal:TCPWM_0_TR_ONE_CNT_IN_110
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.113.signal:TCPWM_0_TR_ONE_CNT_IN_113
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.116.signal:TCPWM_0_TR_ONE_CNT_IN_116
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.119.signal:TCPWM_0_TR_ONE_CNT_IN_119
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.122.signal:TCPWM_0_TR_ONE_CNT_IN_122
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.125.signal:TCPWM_0_TR_ONE_CNT_IN_125
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.128.signal:TCPWM_0_TR_ONE_CNT_IN_128
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.131.signal:TCPWM_0_TR_ONE_CNT_IN_131
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.134.signal:TCPWM_0_TR_ONE_CNT_IN_134
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.137.signal:TCPWM_0_TR_ONE_CNT_IN_137
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.140.signal:TCPWM_0_TR_ONE_CNT_IN_140
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.143.signal:TCPWM_0_TR_ONE_CNT_IN_143
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.146.signal:TCPWM_0_TR_ONE_CNT_IN_146
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.149.signal:TCPWM_0_TR_ONE_CNT_IN_149
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.152.signal:TCPWM_0_TR_ONE_CNT_IN_152
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.155.signal:TCPWM_0_TR_ONE_CNT_IN_155
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.770.signal:TCPWM_0_TR_ONE_CNT_IN_770
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.773.signal:TCPWM_0_TR_ONE_CNT_IN_773
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.776.signal:TCPWM_0_TR_ONE_CNT_IN_776
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.779.signal:TCPWM_0_TR_ONE_CNT_IN_779
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.782.signal:TCPWM_0_TR_ONE_CNT_IN_782
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.785.signal:TCPWM_0_TR_ONE_CNT_IN_785
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.788.signal:TCPWM_0_TR_ONE_CNT_IN_788
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.791.signal:TCPWM_0_TR_ONE_CNT_IN_791
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.794.signal:TCPWM_0_TR_ONE_CNT_IN_794
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.797.signal:TCPWM_0_TR_ONE_CNT_IN_797
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.800.signal:TCPWM_0_TR_ONE_CNT_IN_800
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.803.signal:TCPWM_0_TR_ONE_CNT_IN_803
TCPWM.0.trigg.OUTPUT.TR_OUT0.0.signal:TCPWM_0_TR_OUT0_0
TCPWM.0.trigg.OUTPUT.TR_OUT0.1.signal:TCPWM_0_TR_OUT0_1
TCPWM.0.trigg.OUTPUT.TR_OUT0.2.signal:TCPWM_0_TR_OUT0_2
TCPWM.0.trigg.OUTPUT.TR_OUT0.3.signal:TCPWM_0_TR_OUT0_3
TCPWM.0.trigg.OUTPUT.TR_OUT0.4.signal:TCPWM_0_TR_OUT0_4
TCPWM.0.trigg.OUTPUT.TR_OUT0.5.signal:TCPWM_0_TR_OUT0_5
TCPWM.0.trigg.OUTPUT.TR_OUT0.6.signal:TCPWM_0_TR_OUT0_6
TCPWM.0.trigg.OUTPUT.TR_OUT0.7.signal:TCPWM_0_TR_OUT0_7
TCPWM.0.trigg.OUTPUT.TR_OUT0.8.signal:TCPWM_0_TR_OUT0_8
TCPWM.0.trigg.OUTPUT.TR_OUT0.9.signal:TCPWM_0_TR_OUT0_9
TCPWM.0.trigg.OUTPUT.TR_OUT0.10.signal:TCPWM_0_TR_OUT0_10
TCPWM.0.trigg.OUTPUT.TR_OUT0.11.signal:TCPWM_0_TR_OUT0_11
TCPWM.0.trigg.OUTPUT.TR_OUT0.12.signal:TCPWM_0_TR_OUT0_12
TCPWM.0.trigg.OUTPUT.TR_OUT0.13.signal:TCPWM_0_TR_OUT0_13
TCPWM.0.trigg.OUTPUT.TR_OUT0.14.signal:TCPWM_0_TR_OUT0_14
TCPWM.0.trigg.OUTPUT.TR_OUT0.15.signal:TCPWM_0_TR_OUT0_15
TCPWM.0.trigg.OUTPUT.TR_OUT0.16.signal:TCPWM_0_TR_OUT0_16
TCPWM.0.trigg.OUTPUT.TR_OUT0.17.signal:TCPWM_0_TR_OUT0_17
TCPWM.0.trigg.OUTPUT.TR_OUT0.18.signal:TCPWM_0_TR_OUT0_18
TCPWM.0.trigg.OUTPUT.TR_OUT0.19.signal:TCPWM_0_TR_OUT0_19
TCPWM.0.trigg.OUTPUT.TR_OUT0.20.signal:TCPWM_0_TR_OUT0_20
TCPWM.0.trigg.OUTPUT.TR_OUT0.21.signal:TCPWM_0_TR_OUT0_21
TCPWM.0.trigg.OUTPUT.TR_OUT0.22.signal:TCPWM_0_TR_OUT0_22
TCPWM.0.trigg.OUTPUT.TR_OUT0.23.signal:TCPWM_0_TR_OUT0_23
TCPWM.0.trigg.OUTPUT.TR_OUT0.24.signal:TCPWM_0_TR_OUT0_24
TCPWM.0.trigg.OUTPUT.TR_OUT0.25.signal:TCPWM_0_TR_OUT0_25
TCPWM.0.trigg.OUTPUT.TR_OUT0.26.signal:TCPWM_0_TR_OUT0_26
TCPWM.0.trigg.OUTPUT.TR_OUT0.27.signal:TCPWM_0_TR_OUT0_27
TCPWM.0.trigg.OUTPUT.TR_OUT0.28.signal:TCPWM_0_TR_OUT0_28
TCPWM.0.trigg.OUTPUT.TR_OUT0.29.signal:TCPWM_0_TR_OUT0_29
TCPWM.0.trigg.OUTPUT.TR_OUT0.30.signal:TCPWM_0_TR_OUT0_30
TCPWM.0.trigg.OUTPUT.TR_OUT0.31.signal:TCPWM_0_TR_OUT0_31
TCPWM.0.trigg.OUTPUT.TR_OUT0.32.signal:TCPWM_0_TR_OUT0_32
TCPWM.0.trigg.OUTPUT.TR_OUT0.33.signal:TCPWM_0_TR_OUT0_33
TCPWM.0.trigg.OUTPUT.TR_OUT0.34.signal:TCPWM_0_TR_OUT0_34
TCPWM.0.trigg.OUTPUT.TR_OUT0.35.signal:TCPWM_0_TR_OUT0_35
TCPWM.0.trigg.OUTPUT.TR_OUT0.36.signal:TCPWM_0_TR_OUT0_36
TCPWM.0.trigg.OUTPUT.TR_OUT0.37.signal:TCPWM_0_TR_OUT0_37
TCPWM.0.trigg.OUTPUT.TR_OUT0.38.signal:TCPWM_0_TR_OUT0_38
TCPWM.0.trigg.OUTPUT.TR_OUT0.39.signal:TCPWM_0_TR_OUT0_39
TCPWM.0.trigg.OUTPUT.TR_OUT0.40.signal:TCPWM_0_TR_OUT0_40
TCPWM.0.trigg.OUTPUT.TR_OUT0.41.signal:TCPWM_0_TR_OUT0_41
TCPWM.0.trigg.OUTPUT.TR_OUT0.42.signal:TCPWM_0_TR_OUT0_42
TCPWM.0.trigg.OUTPUT.TR_OUT0.43.signal:TCPWM_0_TR_OUT0_43
TCPWM.0.trigg.OUTPUT.TR_OUT0.44.signal:TCPWM_0_TR_OUT0_44
TCPWM.0.trigg.OUTPUT.TR_OUT0.45.signal:TCPWM_0_TR_OUT0_45
TCPWM.0.trigg.OUTPUT.TR_OUT0.46.signal:TCPWM_0_TR_OUT0_46
TCPWM.0.trigg.OUTPUT.TR_OUT0.47.signal:TCPWM_0_TR_OUT0_47
TCPWM.0.trigg.OUTPUT.TR_OUT0.48.signal:TCPWM_0_TR_OUT0_48
TCPWM.0.trigg.OUTPUT.TR_OUT0.49.signal:TCPWM_0_TR_OUT0_49
TCPWM.0.trigg.OUTPUT.TR_OUT0.50.signal:TCPWM_0_TR_OUT0_50
TCPWM.0.trigg.OUTPUT.TR_OUT0.51.signal:TCPWM_0_TR_OUT0_51
TCPWM.0.trigg.OUTPUT.TR_OUT0.52.signal:TCPWM_0_TR_OUT0_52
TCPWM.0.trigg.OUTPUT.TR_OUT0.53.signal:TCPWM_0_TR_OUT0_53
TCPWM.0.trigg.OUTPUT.TR_OUT0.54.signal:TCPWM_0_TR_OUT0_54
TCPWM.0.trigg.OUTPUT.TR_OUT0.55.signal:TCPWM_0_TR_OUT0_55
TCPWM.0.trigg.OUTPUT.TR_OUT0.56.signal:TCPWM_0_TR_OUT0_56
TCPWM.0.trigg.OUTPUT.TR_OUT0.57.signal:TCPWM_0_TR_OUT0_57
TCPWM.0.trigg.OUTPUT.TR_OUT0.58.signal:TCPWM_0_TR_OUT0_58
TCPWM.0.trigg.OUTPUT.TR_OUT0.59.signal:TCPWM_0_TR_OUT0_59
TCPWM.0.trigg.OUTPUT.TR_OUT0.60.signal:TCPWM_0_TR_OUT0_60
TCPWM.0.trigg.OUTPUT.TR_OUT0.61.signal:TCPWM_0_TR_OUT0_61
TCPWM.0.trigg.OUTPUT.TR_OUT0.62.signal:TCPWM_0_TR_OUT0_62
TCPWM.0.trigg.OUTPUT.TR_OUT0.256.signal:TCPWM_0_TR_OUT0_256
TCPWM.0.trigg.OUTPUT.TR_OUT0.257.signal:TCPWM_0_TR_OUT0_257
TCPWM.0.trigg.OUTPUT.TR_OUT0.258.signal:TCPWM_0_TR_OUT0_258
TCPWM.0.trigg.OUTPUT.TR_OUT0.259.signal:TCPWM_0_TR_OUT0_259
TCPWM.0.trigg.OUTPUT.TR_OUT0.260.signal:TCPWM_0_TR_OUT0_260
TCPWM.0.trigg.OUTPUT.TR_OUT0.261.signal:TCPWM_0_TR_OUT0_261
TCPWM.0.trigg.OUTPUT.TR_OUT0.262.signal:TCPWM_0_TR_OUT0_262
TCPWM.0.trigg.OUTPUT.TR_OUT0.263.signal:TCPWM_0_TR_OUT0_263
TCPWM.0.trigg.OUTPUT.TR_OUT0.264.signal:TCPWM_0_TR_OUT0_264
TCPWM.0.trigg.OUTPUT.TR_OUT0.265.signal:TCPWM_0_TR_OUT0_265
TCPWM.0.trigg.OUTPUT.TR_OUT0.266.signal:TCPWM_0_TR_OUT0_266
TCPWM.0.trigg.OUTPUT.TR_OUT0.267.signal:TCPWM_0_TR_OUT0_267
TCPWM.0.trigg.OUTPUT.TR_OUT0.512.signal:TCPWM_0_TR_OUT0_512
TCPWM.0.trigg.OUTPUT.TR_OUT0.513.signal:TCPWM_0_TR_OUT0_513
TCPWM.0.trigg.OUTPUT.TR_OUT0.514.signal:TCPWM_0_TR_OUT0_514
TCPWM.0.trigg.OUTPUT.TR_OUT0.515.signal:TCPWM_0_TR_OUT0_515
TCPWM.0.trigg.OUTPUT.TR_OUT0.516.signal:TCPWM_0_TR_OUT0_516
TCPWM.0.trigg.OUTPUT.TR_OUT0.517.signal:TCPWM_0_TR_OUT0_517
TCPWM.0.trigg.OUTPUT.TR_OUT0.518.signal:TCPWM_0_TR_OUT0_518
TCPWM.0.trigg.OUTPUT.TR_OUT0.519.signal:TCPWM_0_TR_OUT0_519
TCPWM.0.trigg.OUTPUT.TR_OUT1.0.signal:TCPWM_0_TR_OUT1_0
TCPWM.0.trigg.OUTPUT.TR_OUT1.1.signal:TCPWM_0_TR_OUT1_1
TCPWM.0.trigg.OUTPUT.TR_OUT1.2.signal:TCPWM_0_TR_OUT1_2
TCPWM.0.trigg.OUTPUT.TR_OUT1.3.signal:TCPWM_0_TR_OUT1_3
TCPWM.0.trigg.OUTPUT.TR_OUT1.4.signal:TCPWM_0_TR_OUT1_4
TCPWM.0.trigg.OUTPUT.TR_OUT1.5.signal:TCPWM_0_TR_OUT1_5
TCPWM.0.trigg.OUTPUT.TR_OUT1.6.signal:TCPWM_0_TR_OUT1_6
TCPWM.0.trigg.OUTPUT.TR_OUT1.7.signal:TCPWM_0_TR_OUT1_7
TCPWM.0.trigg.OUTPUT.TR_OUT1.8.signal:TCPWM_0_TR_OUT1_8
TCPWM.0.trigg.OUTPUT.TR_OUT1.9.signal:TCPWM_0_TR_OUT1_9
TCPWM.0.trigg.OUTPUT.TR_OUT1.10.signal:TCPWM_0_TR_OUT1_10
TCPWM.0.trigg.OUTPUT.TR_OUT1.11.signal:TCPWM_0_TR_OUT1_11
TCPWM.0.trigg.OUTPUT.TR_OUT1.12.signal:TCPWM_0_TR_OUT1_12
TCPWM.0.trigg.OUTPUT.TR_OUT1.13.signal:TCPWM_0_TR_OUT1_13
TCPWM.0.trigg.OUTPUT.TR_OUT1.14.signal:TCPWM_0_TR_OUT1_14
TCPWM.0.trigg.OUTPUT.TR_OUT1.15.signal:TCPWM_0_TR_OUT1_15
TCPWM.0.trigg.OUTPUT.TR_OUT1.16.signal:TCPWM_0_TR_OUT1_16
TCPWM.0.trigg.OUTPUT.TR_OUT1.17.signal:TCPWM_0_TR_OUT1_17
TCPWM.0.trigg.OUTPUT.TR_OUT1.18.signal:TCPWM_0_TR_OUT1_18
TCPWM.0.trigg.OUTPUT.TR_OUT1.19.signal:TCPWM_0_TR_OUT1_19
TCPWM.0.trigg.OUTPUT.TR_OUT1.20.signal:TCPWM_0_TR_OUT1_20
TCPWM.0.trigg.OUTPUT.TR_OUT1.21.signal:TCPWM_0_TR_OUT1_21
TCPWM.0.trigg.OUTPUT.TR_OUT1.22.signal:TCPWM_0_TR_OUT1_22
TCPWM.0.trigg.OUTPUT.TR_OUT1.23.signal:TCPWM_0_TR_OUT1_23
TCPWM.0.trigg.OUTPUT.TR_OUT1.24.signal:TCPWM_0_TR_OUT1_24
TCPWM.0.trigg.OUTPUT.TR_OUT1.25.signal:TCPWM_0_TR_OUT1_25
TCPWM.0.trigg.OUTPUT.TR_OUT1.26.signal:TCPWM_0_TR_OUT1_26
TCPWM.0.trigg.OUTPUT.TR_OUT1.27.signal:TCPWM_0_TR_OUT1_27
TCPWM.0.trigg.OUTPUT.TR_OUT1.28.signal:TCPWM_0_TR_OUT1_28
TCPWM.0.trigg.OUTPUT.TR_OUT1.29.signal:TCPWM_0_TR_OUT1_29
TCPWM.0.trigg.OUTPUT.TR_OUT1.30.signal:TCPWM_0_TR_OUT1_30
TCPWM.0.trigg.OUTPUT.TR_OUT1.31.signal:TCPWM_0_TR_OUT1_31
TCPWM.0.trigg.OUTPUT.TR_OUT1.32.signal:TCPWM_0_TR_OUT1_32
TCPWM.0.trigg.OUTPUT.TR_OUT1.33.signal:TCPWM_0_TR_OUT1_33
TCPWM.0.trigg.OUTPUT.TR_OUT1.34.signal:TCPWM_0_TR_OUT1_34
TCPWM.0.trigg.OUTPUT.TR_OUT1.35.signal:TCPWM_0_TR_OUT1_35
TCPWM.0.trigg.OUTPUT.TR_OUT1.36.signal:TCPWM_0_TR_OUT1_36
TCPWM.0.trigg.OUTPUT.TR_OUT1.37.signal:TCPWM_0_TR_OUT1_37
TCPWM.0.trigg.OUTPUT.TR_OUT1.38.signal:TCPWM_0_TR_OUT1_38
TCPWM.0.trigg.OUTPUT.TR_OUT1.39.signal:TCPWM_0_TR_OUT1_39
TCPWM.0.trigg.OUTPUT.TR_OUT1.40.signal:TCPWM_0_TR_OUT1_40
TCPWM.0.trigg.OUTPUT.TR_OUT1.41.signal:TCPWM_0_TR_OUT1_41
TCPWM.0.trigg.OUTPUT.TR_OUT1.42.signal:TCPWM_0_TR_OUT1_42
TCPWM.0.trigg.OUTPUT.TR_OUT1.43.signal:TCPWM_0_TR_OUT1_43
TCPWM.0.trigg.OUTPUT.TR_OUT1.44.signal:TCPWM_0_TR_OUT1_44
TCPWM.0.trigg.OUTPUT.TR_OUT1.45.signal:TCPWM_0_TR_OUT1_45
TCPWM.0.trigg.OUTPUT.TR_OUT1.46.signal:TCPWM_0_TR_OUT1_46
TCPWM.0.trigg.OUTPUT.TR_OUT1.47.signal:TCPWM_0_TR_OUT1_47
TCPWM.0.trigg.OUTPUT.TR_OUT1.48.signal:TCPWM_0_TR_OUT1_48
TCPWM.0.trigg.OUTPUT.TR_OUT1.49.signal:TCPWM_0_TR_OUT1_49
TCPWM.0.trigg.OUTPUT.TR_OUT1.50.signal:TCPWM_0_TR_OUT1_50
TCPWM.0.trigg.OUTPUT.TR_OUT1.51.signal:TCPWM_0_TR_OUT1_51
TCPWM.0.trigg.OUTPUT.TR_OUT1.52.signal:TCPWM_0_TR_OUT1_52
TCPWM.0.trigg.OUTPUT.TR_OUT1.53.signal:TCPWM_0_TR_OUT1_53
TCPWM.0.trigg.OUTPUT.TR_OUT1.54.signal:TCPWM_0_TR_OUT1_54
TCPWM.0.trigg.OUTPUT.TR_OUT1.55.signal:TCPWM_0_TR_OUT1_55
TCPWM.0.trigg.OUTPUT.TR_OUT1.56.signal:TCPWM_0_TR_OUT1_56
TCPWM.0.trigg.OUTPUT.TR_OUT1.57.signal:TCPWM_0_TR_OUT1_57
TCPWM.0.trigg.OUTPUT.TR_OUT1.58.signal:TCPWM_0_TR_OUT1_58
TCPWM.0.trigg.OUTPUT.TR_OUT1.59.signal:TCPWM_0_TR_OUT1_59
TCPWM.0.trigg.OUTPUT.TR_OUT1.60.signal:TCPWM_0_TR_OUT1_60
TCPWM.0.trigg.OUTPUT.TR_OUT1.61.signal:TCPWM_0_TR_OUT1_61
TCPWM.0.trigg.OUTPUT.TR_OUT1.62.signal:TCPWM_0_TR_OUT1_62
TCPWM.0.trigg.OUTPUT.TR_OUT1.256.signal:TCPWM_0_TR_OUT1_256
TCPWM.0.trigg.OUTPUT.TR_OUT1.257.signal:TCPWM_0_TR_OUT1_257
TCPWM.0.trigg.OUTPUT.TR_OUT1.258.signal:TCPWM_0_TR_OUT1_258
TCPWM.0.trigg.OUTPUT.TR_OUT1.259.signal:TCPWM_0_TR_OUT1_259
TCPWM.0.trigg.OUTPUT.TR_OUT1.260.signal:TCPWM_0_TR_OUT1_260
TCPWM.0.trigg.OUTPUT.TR_OUT1.261.signal:TCPWM_0_TR_OUT1_261
TCPWM.0.trigg.OUTPUT.TR_OUT1.262.signal:TCPWM_0_TR_OUT1_262
TCPWM.0.trigg.OUTPUT.TR_OUT1.263.signal:TCPWM_0_TR_OUT1_263
TCPWM.0.trigg.OUTPUT.TR_OUT1.264.signal:TCPWM_0_TR_OUT1_264
TCPWM.0.trigg.OUTPUT.TR_OUT1.265.signal:TCPWM_0_TR_OUT1_265
TCPWM.0.trigg.OUTPUT.TR_OUT1.266.signal:TCPWM_0_TR_OUT1_266
TCPWM.0.trigg.OUTPUT.TR_OUT1.267.signal:TCPWM_0_TR_OUT1_267
TCPWM.0.trigg.OUTPUT.TR_OUT1.512.signal:TCPWM_0_TR_OUT1_512
TCPWM.0.trigg.OUTPUT.TR_OUT1.513.signal:TCPWM_0_TR_OUT1_513
TCPWM.0.trigg.OUTPUT.TR_OUT1.514.signal:TCPWM_0_TR_OUT1_514
TCPWM.0.trigg.OUTPUT.TR_OUT1.515.signal:TCPWM_0_TR_OUT1_515
TCPWM.0.trigg.OUTPUT.TR_OUT1.516.signal:TCPWM_0_TR_OUT1_516
TCPWM.0.trigg.OUTPUT.TR_OUT1.517.signal:TCPWM_0_TR_OUT1_517
TCPWM.0.trigg.OUTPUT.TR_OUT1.518.signal:TCPWM_0_TR_OUT1_518
TCPWM.0.trigg.OUTPUT.TR_OUT1.519.signal:TCPWM_0_TR_OUT1_519
TCPWM.0.trigg.TO.CPUSS.DW0_TR_IN.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_3,TCPWM_0_TR_OUT0_4,TCPWM_0_TR_OUT0_5,TCPWM_0_TR_OUT0_6,TCPWM_0_TR_OUT0_7,TCPWM_0_TR_OUT0_8,TCPWM_0_TR_OUT0_9,TCPWM_0_TR_OUT0_10,TCPWM_0_TR_OUT0_11,TCPWM_0_TR_OUT0_12,TCPWM_0_TR_OUT0_13,TCPWM_0_TR_OUT0_14,TCPWM_0_TR_OUT0_15,TCPWM_0_TR_OUT0_16,TCPWM_0_TR_OUT0_17,TCPWM_0_TR_OUT0_18,TCPWM_0_TR_OUT0_19,TCPWM_0_TR_OUT0_20,TCPWM_0_TR_OUT0_21,TCPWM_0_TR_OUT0_22,TCPWM_0_TR_OUT0_23,TCPWM_0_TR_OUT0_24,TCPWM_0_TR_OUT0_25,TCPWM_0_TR_OUT0_26,TCPWM_0_TR_OUT0_27,TCPWM_0_TR_OUT0_28,TCPWM_0_TR_OUT0_29,TCPWM_0_TR_OUT0_30,TCPWM_0_TR_OUT0_31,TCPWM_0_TR_OUT0_32,TCPWM_0_TR_OUT0_33,TCPWM_0_TR_OUT0_34,TCPWM_0_TR_OUT0_35,TCPWM_0_TR_OUT0_36,TCPWM_0_TR_OUT0_37,TCPWM_0_TR_OUT0_38,TCPWM_0_TR_OUT0_39,TCPWM_0_TR_OUT0_40,TCPWM_0_TR_OUT0_41,TCPWM_0_TR_OUT0_42,TCPWM_0_TR_OUT0_43,TCPWM_0_TR_OUT0_44,TCPWM_0_TR_OUT0_45,TCPWM_0_TR_OUT0_46,TCPWM_0_TR_OUT0_47,TCPWM_0_TR_OUT0_48,TCPWM_0_TR_OUT0_49,TCPWM_0_TR_OUT0_50,TCPWM_0_TR_OUT0_51,TCPWM_0_TR_OUT0_52,TCPWM_0_TR_OUT0_53,TCPWM_0_TR_OUT0_54,TCPWM_0_TR_OUT0_55,TCPWM_0_TR_OUT0_56,TCPWM_0_TR_OUT0_57,TCPWM_0_TR_OUT0_58,TCPWM_0_TR_OUT0_59,TCPWM_0_TR_OUT0_60,TCPWM_0_TR_OUT0_61,TCPWM_0_TR_OUT0_62,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258,TCPWM_0_TR_OUT0_259,TCPWM_0_TR_OUT0_260,TCPWM_0_TR_OUT0_261,TCPWM_0_TR_OUT0_262,TCPWM_0_TR_OUT0_263,TCPWM_0_TR_OUT0_264,TCPWM_0_TR_OUT0_265,TCPWM_0_TR_OUT0_266,TCPWM_0_TR_OUT0_267,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514,TCPWM_0_TR_OUT0_515,TCPWM_0_TR_OUT0_516,TCPWM_0_TR_OUT0_517,TCPWM_0_TR_OUT0_518,TCPWM_0_TR_OUT0_519
TCPWM.0.trigg.TO.CXPI.0.TR_CMD_TX_HEADER.signals:TCPWM_0_TR_OUT0_16,TCPWM_0_TR_OUT0_17,TCPWM_0_TR_OUT0_18,TCPWM_0_TR_OUT0_19
TCPWM.0.trigg.TO.LIN.0.TR_CMD_TX_HEADER.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_3,TCPWM_0_TR_OUT0_4,TCPWM_0_TR_OUT0_6,TCPWM_0_TR_OUT0_7,TCPWM_0_TR_OUT0_8,TCPWM_0_TR_OUT0_9
TCPWM.0.trigg.TO.PASS.0.TR_SAR_CH_IN.signals:TCPWM_0_TR_OUT1_0,TCPWM_0_TR_OUT1_1,TCPWM_0_TR_OUT1_2,TCPWM_0_TR_OUT1_3,TCPWM_0_TR_OUT1_4,TCPWM_0_TR_OUT1_5,TCPWM_0_TR_OUT1_6,TCPWM_0_TR_OUT1_7,TCPWM_0_TR_OUT1_8,TCPWM_0_TR_OUT1_9,TCPWM_0_TR_OUT1_10,TCPWM_0_TR_OUT1_11,TCPWM_0_TR_OUT1_12,TCPWM_0_TR_OUT1_13,TCPWM_0_TR_OUT1_14,TCPWM_0_TR_OUT1_15,TCPWM_0_TR_OUT1_16,TCPWM_0_TR_OUT1_17,TCPWM_0_TR_OUT1_18,TCPWM_0_TR_OUT1_19,TCPWM_0_TR_OUT1_20,TCPWM_0_TR_OUT1_21,TCPWM_0_TR_OUT1_22,TCPWM_0_TR_OUT1_23,TCPWM_0_TR_OUT1_24,TCPWM_0_TR_OUT1_25,TCPWM_0_TR_OUT1_26,TCPWM_0_TR_OUT1_27,TCPWM_0_TR_OUT1_28,TCPWM_0_TR_OUT1_29,TCPWM_0_TR_OUT1_30,TCPWM_0_TR_OUT1_31,TCPWM_0_TR_OUT1_32,TCPWM_0_TR_OUT1_33,TCPWM_0_TR_OUT1_34,TCPWM_0_TR_OUT1_35,TCPWM_0_TR_OUT1_36,TCPWM_0_TR_OUT1_37,TCPWM_0_TR_OUT1_38,TCPWM_0_TR_OUT1_39,TCPWM_0_TR_OUT1_40,TCPWM_0_TR_OUT1_41,TCPWM_0_TR_OUT1_42,TCPWM_0_TR_OUT1_43,TCPWM_0_TR_OUT1_44,TCPWM_0_TR_OUT1_45,TCPWM_0_TR_OUT1_46,TCPWM_0_TR_OUT1_47,TCPWM_0_TR_OUT1_48,TCPWM_0_TR_OUT1_49,TCPWM_0_TR_OUT1_50,TCPWM_0_TR_OUT1_51,TCPWM_0_TR_OUT1_256,TCPWM_0_TR_OUT1_257,TCPWM_0_TR_OUT1_258,TCPWM_0_TR_OUT1_259,TCPWM_0_TR_OUT1_260,TCPWM_0_TR_OUT1_261,TCPWM_0_TR_OUT1_262,TCPWM_0_TR_OUT1_263,TCPWM_0_TR_OUT1_264,TCPWM_0_TR_OUT1_265,TCPWM_0_TR_OUT1_266,TCPWM_0_TR_OUT1_267
TCPWM.0.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:TCPWM_0_TR_OUT1_256,TCPWM_0_TR_OUT1_257,TCPWM_0_TR_OUT1_258,TCPWM_0_TR_OUT1_259,TCPWM_0_TR_OUT1_260,TCPWM_0_TR_OUT1_261,TCPWM_0_TR_OUT1_262,TCPWM_0_TR_OUT1_263,TCPWM_0_TR_OUT1_264,TCPWM_0_TR_OUT1_265,TCPWM_0_TR_OUT1_266,TCPWM_0_TR_OUT1_267,TCPWM_0_TR_OUT1_512,TCPWM_0_TR_OUT1_513,TCPWM_0_TR_OUT1_514,TCPWM_0_TR_OUT1_515,TCPWM_0_TR_OUT1_516,TCPWM_0_TR_OUT1_517,TCPWM_0_TR_OUT1_518,TCPWM_0_TR_OUT1_519
TCPWM.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_3,TCPWM_0_TR_OUT0_4,TCPWM_0_TR_OUT0_5,TCPWM_0_TR_OUT0_6,TCPWM_0_TR_OUT0_7,TCPWM_0_TR_OUT0_8,TCPWM_0_TR_OUT0_9,TCPWM_0_TR_OUT0_10,TCPWM_0_TR_OUT0_11,TCPWM_0_TR_OUT0_12,TCPWM_0_TR_OUT0_13,TCPWM_0_TR_OUT0_14,TCPWM_0_TR_OUT0_15,TCPWM_0_TR_OUT0_16,TCPWM_0_TR_OUT0_17,TCPWM_0_TR_OUT0_18,TCPWM_0_TR_OUT0_19,TCPWM_0_TR_OUT0_20,TCPWM_0_TR_OUT0_21,TCPWM_0_TR_OUT0_22,TCPWM_0_TR_OUT0_23,TCPWM_0_TR_OUT0_24,TCPWM_0_TR_OUT0_25,TCPWM_0_TR_OUT0_26,TCPWM_0_TR_OUT0_27,TCPWM_0_TR_OUT0_28,TCPWM_0_TR_OUT0_29,TCPWM_0_TR_OUT0_30,TCPWM_0_TR_OUT0_31,TCPWM_0_TR_OUT0_32,TCPWM_0_TR_OUT0_33,TCPWM_0_TR_OUT0_34,TCPWM_0_TR_OUT0_35,TCPWM_0_TR_OUT0_36,TCPWM_0_TR_OUT0_37,TCPWM_0_TR_OUT0_38,TCPWM_0_TR_OUT0_39,TCPWM_0_TR_OUT0_40,TCPWM_0_TR_OUT0_41,TCPWM_0_TR_OUT0_42,TCPWM_0_TR_OUT0_43,TCPWM_0_TR_OUT0_44,TCPWM_0_TR_OUT0_45,TCPWM_0_TR_OUT0_46,TCPWM_0_TR_OUT0_47,TCPWM_0_TR_OUT0_48,TCPWM_0_TR_OUT0_49,TCPWM_0_TR_OUT0_50,TCPWM_0_TR_OUT0_51,TCPWM_0_TR_OUT0_52,TCPWM_0_TR_OUT0_53,TCPWM_0_TR_OUT0_54,TCPWM_0_TR_OUT0_55,TCPWM_0_TR_OUT0_56,TCPWM_0_TR_OUT0_57,TCPWM_0_TR_OUT0_58,TCPWM_0_TR_OUT0_59,TCPWM_0_TR_OUT0_60,TCPWM_0_TR_OUT0_61,TCPWM_0_TR_OUT0_62,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258,TCPWM_0_TR_OUT0_259,TCPWM_0_TR_OUT0_260,TCPWM_0_TR_OUT0_261,TCPWM_0_TR_OUT0_262,TCPWM_0_TR_OUT0_263,TCPWM_0_TR_OUT0_264,TCPWM_0_TR_OUT0_265,TCPWM_0_TR_OUT0_266,TCPWM_0_TR_OUT0_267,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514,TCPWM_0_TR_OUT0_515,TCPWM_0_TR_OUT0_516,TCPWM_0_TR_OUT0_517,TCPWM_0_TR_OUT0_518,TCPWM_0_TR_OUT0_519,TCPWM_0_TR_OUT1_0,TCPWM_0_TR_OUT1_1,TCPWM_0_TR_OUT1_2,TCPWM_0_TR_OUT1_3,TCPWM_0_TR_OUT1_4,TCPWM_0_TR_OUT1_5,TCPWM_0_TR_OUT1_6,TCPWM_0_TR_OUT1_7
TCPWM.0.trigg.TO.TR_GROUP.8.INPUT.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_3,TCPWM_0_TR_OUT0_4,TCPWM_0_TR_OUT0_5,TCPWM_0_TR_OUT0_6,TCPWM_0_TR_OUT0_7,TCPWM_0_TR_OUT0_8,TCPWM_0_TR_OUT0_9,TCPWM_0_TR_OUT0_10,TCPWM_0_TR_OUT0_11,TCPWM_0_TR_OUT0_12,TCPWM_0_TR_OUT0_13,TCPWM_0_TR_OUT0_14,TCPWM_0_TR_OUT0_15,TCPWM_0_TR_OUT0_16,TCPWM_0_TR_OUT0_17,TCPWM_0_TR_OUT0_18,TCPWM_0_TR_OUT0_19,TCPWM_0_TR_OUT0_20,TCPWM_0_TR_OUT0_21,TCPWM_0_TR_OUT0_22,TCPWM_0_TR_OUT0_23,TCPWM_0_TR_OUT0_24,TCPWM_0_TR_OUT0_25,TCPWM_0_TR_OUT0_26,TCPWM_0_TR_OUT0_27,TCPWM_0_TR_OUT0_28,TCPWM_0_TR_OUT0_29,TCPWM_0_TR_OUT0_30,TCPWM_0_TR_OUT0_31,TCPWM_0_TR_OUT0_32,TCPWM_0_TR_OUT0_33,TCPWM_0_TR_OUT0_34,TCPWM_0_TR_OUT0_35,TCPWM_0_TR_OUT0_36,TCPWM_0_TR_OUT0_37,TCPWM_0_TR_OUT0_38,TCPWM_0_TR_OUT0_39,TCPWM_0_TR_OUT0_40,TCPWM_0_TR_OUT0_41,TCPWM_0_TR_OUT0_42,TCPWM_0_TR_OUT0_43,TCPWM_0_TR_OUT0_44,TCPWM_0_TR_OUT0_45,TCPWM_0_TR_OUT0_46,TCPWM_0_TR_OUT0_47,TCPWM_0_TR_OUT0_48,TCPWM_0_TR_OUT0_49,TCPWM_0_TR_OUT0_50,TCPWM_0_TR_OUT0_51,TCPWM_0_TR_OUT0_52,TCPWM_0_TR_OUT0_53,TCPWM_0_TR_OUT0_54,TCPWM_0_TR_OUT0_55,TCPWM_0_TR_OUT0_56,TCPWM_0_TR_OUT0_57,TCPWM_0_TR_OUT0_58,TCPWM_0_TR_OUT0_59,TCPWM_0_TR_OUT0_60,TCPWM_0_TR_OUT0_61,TCPWM_0_TR_OUT0_62,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258,TCPWM_0_TR_OUT0_259,TCPWM_0_TR_OUT0_260,TCPWM_0_TR_OUT0_261,TCPWM_0_TR_OUT0_262,TCPWM_0_TR_OUT0_263,TCPWM_0_TR_OUT0_264,TCPWM_0_TR_OUT0_265,TCPWM_0_TR_OUT0_266,TCPWM_0_TR_OUT0_267,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514,TCPWM_0_TR_OUT0_515,TCPWM_0_TR_OUT0_516,TCPWM_0_TR_OUT0_517,TCPWM_0_TR_OUT0_518,TCPWM_0_TR_OUT0_519,TCPWM_0_TR_OUT1_0,TCPWM_0_TR_OUT1_1,TCPWM_0_TR_OUT1_2,TCPWM_0_TR_OUT1_3,TCPWM_0_TR_OUT1_4,TCPWM_0_TR_OUT1_5,TCPWM_0_TR_OUT1_6,TCPWM_0_TR_OUT1_7,TCPWM_0_TR_OUT1_8,TCPWM_0_TR_OUT1_9,TCPWM_0_TR_OUT1_10,TCPWM_0_TR_OUT1_11,TCPWM_0_TR_OUT1_12,TCPWM_0_TR_OUT1_13,TCPWM_0_TR_OUT1_14,TCPWM_0_TR_OUT1_15,TCPWM_0_TR_OUT1_16,TCPWM_0_TR_OUT1_17,TCPWM_0_TR_OUT1_18,TCPWM_0_TR_OUT1_19,TCPWM_0_TR_OUT1_20,TCPWM_0_TR_OUT1_21,TCPWM_0_TR_OUT1_22,TCPWM_0_TR_OUT1_23,TCPWM_0_TR_OUT1_24,TCPWM_0_TR_OUT1_25,TCPWM_0_TR_OUT1_26,TCPWM_0_TR_OUT1_27,TCPWM_0_TR_OUT1_28,TCPWM_0_TR_OUT1_29,TCPWM_0_TR_OUT1_30,TCPWM_0_TR_OUT1_31,TCPWM_0_TR_OUT1_32,TCPWM_0_TR_OUT1_33,TCPWM_0_TR_OUT1_34,TCPWM_0_TR_OUT1_35,TCPWM_0_TR_OUT1_36,TCPWM_0_TR_OUT1_37,TCPWM_0_TR_OUT1_38,TCPWM_0_TR_OUT1_39,TCPWM_0_TR_OUT1_40,TCPWM_0_TR_OUT1_41,TCPWM_0_TR_OUT1_42,TCPWM_0_TR_OUT1_43,TCPWM_0_TR_OUT1_44,TCPWM_0_TR_OUT1_45,TCPWM_0_TR_OUT1_46,TCPWM_0_TR_OUT1_47,TCPWM_0_TR_OUT1_48,TCPWM_0_TR_OUT1_49,TCPWM_0_TR_OUT1_50,TCPWM_0_TR_OUT1_51,TCPWM_0_TR_OUT1_52,TCPWM_0_TR_OUT1_53,TCPWM_0_TR_OUT1_54,TCPWM_0_TR_OUT1_55,TCPWM_0_TR_OUT1_56,TCPWM_0_TR_OUT1_57,TCPWM_0_TR_OUT1_58,TCPWM_0_TR_OUT1_59,TCPWM_0_TR_OUT1_60,TCPWM_0_TR_OUT1_61,TCPWM_0_TR_OUT1_62,TCPWM_0_TR_OUT1_256,TCPWM_0_TR_OUT1_257,TCPWM_0_TR_OUT1_258,TCPWM_0_TR_OUT1_259,TCPWM_0_TR_OUT1_260,TCPWM_0_TR_OUT1_261,TCPWM_0_TR_OUT1_262,TCPWM_0_TR_OUT1_263,TCPWM_0_TR_OUT1_264,TCPWM_0_TR_OUT1_265,TCPWM_0_TR_OUT1_266,TCPWM_0_TR_OUT1_267,TCPWM_0_TR_OUT1_512,TCPWM_0_TR_OUT1_513,TCPWM_0_TR_OUT1_514,TCPWM_0_TR_OUT1_515,TCPWM_0_TR_OUT1_516,TCPWM_0_TR_OUT1_517,TCPWM_0_TR_OUT1_518,TCPWM_0_TR_OUT1_519
TCPWM.0.CHIP_TOP.HT_VARIANT:1
TCPWM.0.CLOCKS.0:PCLK_TCPWM0_CLOCKS0
TCPWM.0.CLOCKS.1:PCLK_TCPWM0_CLOCKS1
TCPWM.0.CLOCKS.2:PCLK_TCPWM0_CLOCKS2
TCPWM.0.CLOCKS.3:PCLK_TCPWM0_CLOCKS3
TCPWM.0.CLOCKS.4:PCLK_TCPWM0_CLOCKS4
TCPWM.0.CLOCKS.5:PCLK_TCPWM0_CLOCKS5
TCPWM.0.CLOCKS.6:PCLK_TCPWM0_CLOCKS6
TCPWM.0.CLOCKS.7:PCLK_TCPWM0_CLOCKS7
TCPWM.0.CLOCKS.8:PCLK_TCPWM0_CLOCKS8
TCPWM.0.CLOCKS.9:PCLK_TCPWM0_CLOCKS9
TCPWM.0.CLOCKS.10:PCLK_TCPWM0_CLOCKS10
TCPWM.0.CLOCKS.11:PCLK_TCPWM0_CLOCKS11
TCPWM.0.CLOCKS.12:PCLK_TCPWM0_CLOCKS12
TCPWM.0.CLOCKS.13:PCLK_TCPWM0_CLOCKS13
TCPWM.0.CLOCKS.14:PCLK_TCPWM0_CLOCKS14
TCPWM.0.CLOCKS.15:PCLK_TCPWM0_CLOCKS15
TCPWM.0.CLOCKS.16:PCLK_TCPWM0_CLOCKS16
TCPWM.0.CLOCKS.17:PCLK_TCPWM0_CLOCKS17
TCPWM.0.CLOCKS.18:PCLK_TCPWM0_CLOCKS18
TCPWM.0.CLOCKS.19:PCLK_TCPWM0_CLOCKS19
TCPWM.0.CLOCKS.20:PCLK_TCPWM0_CLOCKS20
TCPWM.0.CLOCKS.21:PCLK_TCPWM0_CLOCKS21
TCPWM.0.CLOCKS.22:PCLK_TCPWM0_CLOCKS22
TCPWM.0.CLOCKS.23:PCLK_TCPWM0_CLOCKS23
TCPWM.0.CLOCKS.24:PCLK_TCPWM0_CLOCKS24
TCPWM.0.CLOCKS.25:PCLK_TCPWM0_CLOCKS25
TCPWM.0.CLOCKS.26:PCLK_TCPWM0_CLOCKS26
TCPWM.0.CLOCKS.27:PCLK_TCPWM0_CLOCKS27
TCPWM.0.CLOCKS.28:PCLK_TCPWM0_CLOCKS28
TCPWM.0.CLOCKS.29:PCLK_TCPWM0_CLOCKS29
TCPWM.0.CLOCKS.30:PCLK_TCPWM0_CLOCKS30
TCPWM.0.CLOCKS.31:PCLK_TCPWM0_CLOCKS31
TCPWM.0.CLOCKS.32:PCLK_TCPWM0_CLOCKS32
TCPWM.0.CLOCKS.33:PCLK_TCPWM0_CLOCKS33
TCPWM.0.CLOCKS.34:PCLK_TCPWM0_CLOCKS34
TCPWM.0.CLOCKS.35:PCLK_TCPWM0_CLOCKS35
TCPWM.0.CLOCKS.36:PCLK_TCPWM0_CLOCKS36
TCPWM.0.CLOCKS.37:PCLK_TCPWM0_CLOCKS37
TCPWM.0.CLOCKS.38:PCLK_TCPWM0_CLOCKS38
TCPWM.0.CLOCKS.39:PCLK_TCPWM0_CLOCKS39
TCPWM.0.CLOCKS.40:PCLK_TCPWM0_CLOCKS40
TCPWM.0.CLOCKS.41:PCLK_TCPWM0_CLOCKS41
TCPWM.0.CLOCKS.42:PCLK_TCPWM0_CLOCKS42
TCPWM.0.CLOCKS.43:PCLK_TCPWM0_CLOCKS43
TCPWM.0.CLOCKS.44:PCLK_TCPWM0_CLOCKS44
TCPWM.0.CLOCKS.45:PCLK_TCPWM0_CLOCKS45
TCPWM.0.CLOCKS.46:PCLK_TCPWM0_CLOCKS46
TCPWM.0.CLOCKS.47:PCLK_TCPWM0_CLOCKS47
TCPWM.0.CLOCKS.48:PCLK_TCPWM0_CLOCKS48
TCPWM.0.CLOCKS.49:PCLK_TCPWM0_CLOCKS49
TCPWM.0.CLOCKS.50:PCLK_TCPWM0_CLOCKS50
TCPWM.0.CLOCKS.51:PCLK_TCPWM0_CLOCKS51
TCPWM.0.CLOCKS.52:PCLK_TCPWM0_CLOCKS52
TCPWM.0.CLOCKS.53:PCLK_TCPWM0_CLOCKS53
TCPWM.0.CLOCKS.54:PCLK_TCPWM0_CLOCKS54
TCPWM.0.CLOCKS.55:PCLK_TCPWM0_CLOCKS55
TCPWM.0.CLOCKS.56:PCLK_TCPWM0_CLOCKS56
TCPWM.0.CLOCKS.57:PCLK_TCPWM0_CLOCKS57
TCPWM.0.CLOCKS.58:PCLK_TCPWM0_CLOCKS58
TCPWM.0.CLOCKS.59:PCLK_TCPWM0_CLOCKS59
TCPWM.0.CLOCKS.60:PCLK_TCPWM0_CLOCKS60
TCPWM.0.CLOCKS.61:PCLK_TCPWM0_CLOCKS61
TCPWM.0.CLOCKS.62:PCLK_TCPWM0_CLOCKS62
TCPWM.0.CLOCKS.256:PCLK_TCPWM0_CLOCKS256
TCPWM.0.CLOCKS.257:PCLK_TCPWM0_CLOCKS257
TCPWM.0.CLOCKS.258:PCLK_TCPWM0_CLOCKS258
TCPWM.0.CLOCKS.259:PCLK_TCPWM0_CLOCKS259
TCPWM.0.CLOCKS.260:PCLK_TCPWM0_CLOCKS260
TCPWM.0.CLOCKS.261:PCLK_TCPWM0_CLOCKS261
TCPWM.0.CLOCKS.262:PCLK_TCPWM0_CLOCKS262
TCPWM.0.CLOCKS.263:PCLK_TCPWM0_CLOCKS263
TCPWM.0.CLOCKS.264:PCLK_TCPWM0_CLOCKS264
TCPWM.0.CLOCKS.265:PCLK_TCPWM0_CLOCKS265
TCPWM.0.CLOCKS.266:PCLK_TCPWM0_CLOCKS266
TCPWM.0.CLOCKS.267:PCLK_TCPWM0_CLOCKS267
TCPWM.0.CLOCKS.512:PCLK_TCPWM0_CLOCKS512
TCPWM.0.CLOCKS.513:PCLK_TCPWM0_CLOCKS513
TCPWM.0.CLOCKS.514:PCLK_TCPWM0_CLOCKS514
TCPWM.0.CLOCKS.515:PCLK_TCPWM0_CLOCKS515
TCPWM.0.CLOCKS.516:PCLK_TCPWM0_CLOCKS516
TCPWM.0.CLOCKS.517:PCLK_TCPWM0_CLOCKS517
TCPWM.0.CLOCKS.518:PCLK_TCPWM0_CLOCKS518
TCPWM.0.CLOCKS.519:PCLK_TCPWM0_CLOCKS519
TCPWM.0.GRP.instances:0,1,2
TCPWM.0.GRP.0.CNT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62
TCPWM.0.GRP.1.CNT.instances:0,1,2,3,4,5,6,7,8,9,10,11
TCPWM.0.GRP.2.CNT.instances:0,1,2,3,4,5,6,7
TCPWM.0.GRP_NR.instances:0,1,2
TCPWM.0.GRP_NR.0.CNT.GRP_AMC_PRESENT:0
TCPWM.0.GRP_NR.0.CNT.GRP_CC1_PRESENT:1
TCPWM.0.GRP_NR.0.CNT.GRP_CNT_WIDTH:16
TCPWM.0.GRP_NR.0.CNT.GRP_SMC_PRESENT:0
TCPWM.0.GRP_NR.0.GRP.GRP_CNT_NR:63
TCPWM.0.GRP_NR.1.CNT.GRP_AMC_PRESENT:1
TCPWM.0.GRP_NR.1.CNT.GRP_CC1_PRESENT:1
TCPWM.0.GRP_NR.1.CNT.GRP_CNT_WIDTH:16
TCPWM.0.GRP_NR.1.CNT.GRP_SMC_PRESENT:1
TCPWM.0.GRP_NR.1.GRP.GRP_CNT_NR:12
TCPWM.0.GRP_NR.2.CNT.GRP_AMC_PRESENT:0
TCPWM.0.GRP_NR.2.CNT.GRP_CC1_PRESENT:1
TCPWM.0.GRP_NR.2.CNT.GRP_CNT_WIDTH:32
TCPWM.0.GRP_NR.2.CNT.GRP_SMC_PRESENT:0
TCPWM.0.GRP_NR.2.GRP.GRP_CNT_NR:8
TCPWM.0.MASTER_WIDTH:8
TCPWM.0.TR_ALL_CNT_NR:27
TCPWM.0.TR_ONE_CNT_NR:3
TCPWM.DdcName:mxtcpwm_ver2
TCPWM.VersionSuffix:_ver2

################################################################################
#
# TR_GROUP
#
TR_GROUP.8.trigg.FROM.CANFD.0.TR_DBG_DMA_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.CANFD.0.TR_FIFO0.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.CANFD.0.TR_FIFO1.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.CANFD.1.TR_DBG_DMA_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.CANFD.1.TR_FIFO0.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.CANFD.1.TR_FIFO1.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.CPUSS.CTI_TR_OUT.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.CPUSS.DMAC_TR_OUT.signals:TR_GROUP_8_INPUT_6,TR_GROUP_8_INPUT_7,TR_GROUP_8_INPUT_8,TR_GROUP_8_INPUT_9,TR_GROUP_8_INPUT_10
TR_GROUP.8.trigg.FROM.CPUSS.DW0_TR_OUT.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.CPUSS.DW1_TR_OUT.signals:TR_GROUP_8_INPUT_6,TR_GROUP_8_INPUT_7,TR_GROUP_8_INPUT_8,TR_GROUP_8_INPUT_9,TR_GROUP_8_INPUT_10
TR_GROUP.8.trigg.FROM.CPUSS.TR_FAULT.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.CPUSS.ZERO.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5,TR_GROUP_8_INPUT_6,TR_GROUP_8_INPUT_7,TR_GROUP_8_INPUT_8,TR_GROUP_8_INPUT_9,TR_GROUP_8_INPUT_10
TR_GROUP.8.trigg.FROM.CXPI.0.TR_RX_REQ.signals:TR_GROUP_8_INPUT_6,TR_GROUP_8_INPUT_7,TR_GROUP_8_INPUT_8,TR_GROUP_8_INPUT_9,TR_GROUP_8_INPUT_10
TR_GROUP.8.trigg.FROM.CXPI.0.TR_TX_REQ.signals:TR_GROUP_8_INPUT_6,TR_GROUP_8_INPUT_7,TR_GROUP_8_INPUT_8,TR_GROUP_8_INPUT_9,TR_GROUP_8_INPUT_10
TR_GROUP.8.trigg.FROM.EVTGEN.0.TR_OUT.signals:TR_GROUP_8_INPUT_6,TR_GROUP_8_INPUT_7,TR_GROUP_8_INPUT_8,TR_GROUP_8_INPUT_9,TR_GROUP_8_INPUT_10
TR_GROUP.8.trigg.FROM.PASS.0.TR_SAR_GEN_OUT.signals:TR_GROUP_8_INPUT_6,TR_GROUP_8_INPUT_7,TR_GROUP_8_INPUT_8,TR_GROUP_8_INPUT_9,TR_GROUP_8_INPUT_10
TR_GROUP.8.trigg.FROM.PERI.TR_IO_INPUT.signals:TR_GROUP_8_INPUT_6,TR_GROUP_8_INPUT_7,TR_GROUP_8_INPUT_8,TR_GROUP_8_INPUT_9,TR_GROUP_8_INPUT_10
TR_GROUP.8.trigg.FROM.SCB.0.TR_I2C_SCL_FILTERED.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.0.TR_RX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.0.TR_TX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.1.TR_I2C_SCL_FILTERED.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.1.TR_RX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.1.TR_TX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.2.TR_I2C_SCL_FILTERED.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.2.TR_RX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.2.TR_TX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.3.TR_I2C_SCL_FILTERED.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.3.TR_RX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.3.TR_TX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.4.TR_I2C_SCL_FILTERED.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.4.TR_RX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.4.TR_TX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.5.TR_I2C_SCL_FILTERED.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.5.TR_RX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.5.TR_TX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.6.TR_I2C_SCL_FILTERED.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.6.TR_RX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.6.TR_TX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.7.TR_I2C_SCL_FILTERED.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.7.TR_RX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.SCB.7.TR_TX_REQ.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.TCPWM.0.TR_OUT0.signals:TR_GROUP_8_INPUT_1,TR_GROUP_8_INPUT_2,TR_GROUP_8_INPUT_3,TR_GROUP_8_INPUT_4,TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.FROM.TCPWM.0.TR_OUT1.signals:TR_GROUP_8_INPUT_6,TR_GROUP_8_INPUT_7,TR_GROUP_8_INPUT_8,TR_GROUP_8_INPUT_9,TR_GROUP_8_INPUT_10
TR_GROUP.8.trigg.INPUT.INPUT.1.signal:TR_GROUP_8_INPUT_1
TR_GROUP.8.trigg.INPUT.INPUT.2.signal:TR_GROUP_8_INPUT_2
TR_GROUP.8.trigg.INPUT.INPUT.3.signal:TR_GROUP_8_INPUT_3
TR_GROUP.8.trigg.INPUT.INPUT.4.signal:TR_GROUP_8_INPUT_4
TR_GROUP.8.trigg.INPUT.INPUT.5.signal:TR_GROUP_8_INPUT_5
TR_GROUP.8.trigg.INPUT.INPUT.6.signal:TR_GROUP_8_INPUT_6
TR_GROUP.8.trigg.INPUT.INPUT.7.signal:TR_GROUP_8_INPUT_7
TR_GROUP.8.trigg.INPUT.INPUT.8.signal:TR_GROUP_8_INPUT_8
TR_GROUP.8.trigg.INPUT.INPUT.9.signal:TR_GROUP_8_INPUT_9
TR_GROUP.8.trigg.INPUT.INPUT.10.signal:TR_GROUP_8_INPUT_10
TR_GROUP.9.trigg.OUTPUT.OUTPUT.0.signal:TR_GROUP_9_OUTPUT_0
TR_GROUP.9.trigg.OUTPUT.OUTPUT.1.signal:TR_GROUP_9_OUTPUT_1
TR_GROUP.9.trigg.OUTPUT.OUTPUT.2.signal:TR_GROUP_9_OUTPUT_2
TR_GROUP.9.trigg.OUTPUT.OUTPUT.3.signal:TR_GROUP_9_OUTPUT_3
TR_GROUP.9.trigg.OUTPUT.OUTPUT.4.signal:TR_GROUP_9_OUTPUT_4
TR_GROUP.9.trigg.TO.CPUSS.CTI_TR_IN.signals:TR_GROUP_9_OUTPUT_0,TR_GROUP_9_OUTPUT_1,TR_GROUP_9_OUTPUT_2,TR_GROUP_9_OUTPUT_3,TR_GROUP_9_OUTPUT_4
TR_GROUP.9.trigg.TO.PASS.0.TR_DEBUG_FREEZE.signals:TR_GROUP_9_OUTPUT_0,TR_GROUP_9_OUTPUT_1,TR_GROUP_9_OUTPUT_2,TR_GROUP_9_OUTPUT_3,TR_GROUP_9_OUTPUT_4
TR_GROUP.9.trigg.TO.PERI.TR_DBG_FREEZE.signals:TR_GROUP_9_OUTPUT_0,TR_GROUP_9_OUTPUT_1,TR_GROUP_9_OUTPUT_2,TR_GROUP_9_OUTPUT_3,TR_GROUP_9_OUTPUT_4
TR_GROUP.9.trigg.TO.PERI.TR_IO_OUTPUT.signals:TR_GROUP_9_OUTPUT_0,TR_GROUP_9_OUTPUT_1,TR_GROUP_9_OUTPUT_2,TR_GROUP_9_OUTPUT_3,TR_GROUP_9_OUTPUT_4
TR_GROUP.9.trigg.TO.SRSS.TR_DEBUG_FREEZE_MCWDT.signals:TR_GROUP_9_OUTPUT_0,TR_GROUP_9_OUTPUT_1,TR_GROUP_9_OUTPUT_2,TR_GROUP_9_OUTPUT_3,TR_GROUP_9_OUTPUT_4
TR_GROUP.9.trigg.TO.SRSS.TR_DEBUG_FREEZE_WDT.signals:TR_GROUP_9_OUTPUT_0,TR_GROUP_9_OUTPUT_1,TR_GROUP_9_OUTPUT_2,TR_GROUP_9_OUTPUT_3,TR_GROUP_9_OUTPUT_4
TR_GROUP.9.trigg.TO.TCPWM.0.TR_DEBUG_FREEZE.signals:TR_GROUP_9_OUTPUT_0,TR_GROUP_9_OUTPUT_1,TR_GROUP_9_OUTPUT_2,TR_GROUP_9_OUTPUT_3,TR_GROUP_9_OUTPUT_4
TR_GROUP.10.trigg.OUTPUT.OUTPUT.0.signal:TR_GROUP_10_OUTPUT_0
TR_GROUP.10.trigg.OUTPUT.OUTPUT.1.signal:TR_GROUP_10_OUTPUT_1
TR_GROUP.10.trigg.OUTPUT.OUTPUT.2.signal:TR_GROUP_10_OUTPUT_2
TR_GROUP.10.trigg.OUTPUT.OUTPUT.3.signal:TR_GROUP_10_OUTPUT_3
TR_GROUP.10.trigg.OUTPUT.OUTPUT.4.signal:TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.CPUSS.CTI_TR_IN.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.PASS.0.TR_DEBUG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.PERI.TR_DBG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.PERI.TR_IO_OUTPUT.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.SRSS.TR_DEBUG_FREEZE_MCWDT.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.SRSS.TR_DEBUG_FREEZE_WDT.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.TCPWM.0.TR_DEBUG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4

################################################################################
#
# TRIGG
#
TRIGG.GROUP.MUX.triggers:0,1,2,3,4,5,6,7,8,9,10
TRIGG.GROUP.MUX.0.description:P-DMA0 Request Assignments
TRIGG.GROUP.MUX.0.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54
TRIGG.GROUP.MUX.0.label:PDMA0_TR_0
TRIGG.GROUP.MUX.0.outputs:0,1,2,3,4,5,6,7
TRIGG.GROUP.MUX.0.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.0.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.0.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.0.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.0.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.0.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.0.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.0.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.0.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.0.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.0.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.0.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.0.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.0.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.0.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.0.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.0.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.0.INPUT.17.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.0.INPUT.18.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.0.INPUT.19.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.0.INPUT.20.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.0.INPUT.21.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.0.INPUT.22.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.0.INPUT.23.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.0.INPUT.24.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.0.INPUT.25.signal:CPUSS_DMAC_TR_OUT_0
TRIGG.GROUP.MUX.0.INPUT.26.signal:CPUSS_DMAC_TR_OUT_1
TRIGG.GROUP.MUX.0.INPUT.27.signal:CPUSS_DMAC_TR_OUT_2
TRIGG.GROUP.MUX.0.INPUT.28.signal:CPUSS_DMAC_TR_OUT_3
TRIGG.GROUP.MUX.0.INPUT.29.signal:CPUSS_TR_FAULT_0
TRIGG.GROUP.MUX.0.INPUT.30.signal:CPUSS_TR_FAULT_1
TRIGG.GROUP.MUX.0.INPUT.31.signal:CPUSS_TR_FAULT_2
TRIGG.GROUP.MUX.0.INPUT.32.signal:CPUSS_TR_FAULT_3
TRIGG.GROUP.MUX.0.INPUT.33.signal:CPUSS_CTI_TR_OUT_0
TRIGG.GROUP.MUX.0.INPUT.34.signal:CPUSS_CTI_TR_OUT_1
TRIGG.GROUP.MUX.0.INPUT.35.signal:EVTGEN_0_TR_OUT_3
TRIGG.GROUP.MUX.0.INPUT.36.signal:EVTGEN_0_TR_OUT_4
TRIGG.GROUP.MUX.0.INPUT.37.signal:EVTGEN_0_TR_OUT_5
TRIGG.GROUP.MUX.0.INPUT.38.signal:EVTGEN_0_TR_OUT_6
TRIGG.GROUP.MUX.0.INPUT.39.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.0.INPUT.40.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.0.INPUT.41.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.0.INPUT.42.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.0.INPUT.43.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.0.INPUT.44.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.0.INPUT.45.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.0.INPUT.46.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.0.INPUT.47.signal:PERI_TR_IO_INPUT_8
TRIGG.GROUP.MUX.0.INPUT.48.signal:PERI_TR_IO_INPUT_9
TRIGG.GROUP.MUX.0.INPUT.49.signal:PERI_TR_IO_INPUT_10
TRIGG.GROUP.MUX.0.INPUT.50.signal:PERI_TR_IO_INPUT_11
TRIGG.GROUP.MUX.0.INPUT.51.signal:PERI_TR_IO_INPUT_12
TRIGG.GROUP.MUX.0.INPUT.52.signal:PERI_TR_IO_INPUT_13
TRIGG.GROUP.MUX.0.INPUT.53.signal:PERI_TR_IO_INPUT_14
TRIGG.GROUP.MUX.0.INPUT.54.signal:PERI_TR_IO_INPUT_15
TRIGG.GROUP.MUX.0.OUTPUT.0.signal:CPUSS_DW0_TR_IN_0
TRIGG.GROUP.MUX.0.OUTPUT.1.signal:CPUSS_DW0_TR_IN_1
TRIGG.GROUP.MUX.0.OUTPUT.2.signal:CPUSS_DW0_TR_IN_2
TRIGG.GROUP.MUX.0.OUTPUT.3.signal:CPUSS_DW0_TR_IN_3
TRIGG.GROUP.MUX.0.OUTPUT.4.signal:CPUSS_DW0_TR_IN_4
TRIGG.GROUP.MUX.0.OUTPUT.5.signal:CPUSS_DW0_TR_IN_5
TRIGG.GROUP.MUX.0.OUTPUT.6.signal:CPUSS_DW0_TR_IN_6
TRIGG.GROUP.MUX.0.OUTPUT.7.signal:CPUSS_DW0_TR_IN_7
TRIGG.GROUP.MUX.1.description:P-DMA1 Request Assignments
TRIGG.GROUP.MUX.1.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60
TRIGG.GROUP.MUX.1.label:PDMA1_TR
TRIGG.GROUP.MUX.1.outputs:0,1,2,3,4,5,6,7
TRIGG.GROUP.MUX.1.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.1.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.1.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.1.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.1.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.1.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.1.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.1.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.1.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.1.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.1.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.1.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.1.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.1.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.1.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.1.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.1.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.1.INPUT.17.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.1.INPUT.18.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.1.INPUT.19.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.1.INPUT.20.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.1.INPUT.21.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.1.INPUT.22.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.1.INPUT.23.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.1.INPUT.24.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.1.INPUT.25.signal:CPUSS_DMAC_TR_OUT_0
TRIGG.GROUP.MUX.1.INPUT.26.signal:CPUSS_DMAC_TR_OUT_1
TRIGG.GROUP.MUX.1.INPUT.27.signal:CPUSS_DMAC_TR_OUT_2
TRIGG.GROUP.MUX.1.INPUT.28.signal:CPUSS_DMAC_TR_OUT_3
TRIGG.GROUP.MUX.1.INPUT.29.signal:CPUSS_TR_FAULT_0
TRIGG.GROUP.MUX.1.INPUT.30.signal:CPUSS_TR_FAULT_1
TRIGG.GROUP.MUX.1.INPUT.31.signal:CPUSS_TR_FAULT_2
TRIGG.GROUP.MUX.1.INPUT.32.signal:CPUSS_TR_FAULT_3
TRIGG.GROUP.MUX.1.INPUT.33.signal:CPUSS_CTI_TR_OUT_0
TRIGG.GROUP.MUX.1.INPUT.34.signal:CPUSS_CTI_TR_OUT_1
TRIGG.GROUP.MUX.1.INPUT.35.signal:EVTGEN_0_TR_OUT_7
TRIGG.GROUP.MUX.1.INPUT.36.signal:EVTGEN_0_TR_OUT_8
TRIGG.GROUP.MUX.1.INPUT.37.signal:EVTGEN_0_TR_OUT_9
TRIGG.GROUP.MUX.1.INPUT.38.signal:EVTGEN_0_TR_OUT_10
TRIGG.GROUP.MUX.1.INPUT.39.signal:PERI_TR_IO_INPUT_16
TRIGG.GROUP.MUX.1.INPUT.40.signal:PERI_TR_IO_INPUT_17
TRIGG.GROUP.MUX.1.INPUT.41.signal:PERI_TR_IO_INPUT_18
TRIGG.GROUP.MUX.1.INPUT.42.signal:PERI_TR_IO_INPUT_19
TRIGG.GROUP.MUX.1.INPUT.43.signal:PERI_TR_IO_INPUT_20
TRIGG.GROUP.MUX.1.INPUT.44.signal:PERI_TR_IO_INPUT_21
TRIGG.GROUP.MUX.1.INPUT.45.signal:PERI_TR_IO_INPUT_22
TRIGG.GROUP.MUX.1.INPUT.46.signal:PERI_TR_IO_INPUT_23
TRIGG.GROUP.MUX.1.INPUT.47.signal:PERI_TR_IO_INPUT_24
TRIGG.GROUP.MUX.1.INPUT.48.signal:PERI_TR_IO_INPUT_25
TRIGG.GROUP.MUX.1.INPUT.49.signal:PERI_TR_IO_INPUT_26
TRIGG.GROUP.MUX.1.INPUT.50.signal:PERI_TR_IO_INPUT_27
TRIGG.GROUP.MUX.1.INPUT.51.signal:PERI_TR_IO_INPUT_28
TRIGG.GROUP.MUX.1.INPUT.52.signal:PERI_TR_IO_INPUT_29
TRIGG.GROUP.MUX.1.INPUT.53.signal:PERI_TR_IO_INPUT_30
TRIGG.GROUP.MUX.1.INPUT.54.signal:PERI_TR_IO_INPUT_31
TRIGG.GROUP.MUX.1.INPUT.55.signal:PASS_0_TR_SAR_GEN_OUT_0
TRIGG.GROUP.MUX.1.INPUT.56.signal:PASS_0_TR_SAR_GEN_OUT_1
TRIGG.GROUP.MUX.1.INPUT.57.signal:PASS_0_TR_SAR_GEN_OUT_2
TRIGG.GROUP.MUX.1.INPUT.58.signal:PASS_0_TR_SAR_GEN_OUT_3
TRIGG.GROUP.MUX.1.INPUT.59.signal:PASS_0_TR_SAR_GEN_OUT_4
TRIGG.GROUP.MUX.1.INPUT.60.signal:PASS_0_TR_SAR_GEN_OUT_5
TRIGG.GROUP.MUX.1.OUTPUT.0.signal:CPUSS_DW1_TR_IN_0
TRIGG.GROUP.MUX.1.OUTPUT.1.signal:CPUSS_DW1_TR_IN_1
TRIGG.GROUP.MUX.1.OUTPUT.2.signal:CPUSS_DW1_TR_IN_2
TRIGG.GROUP.MUX.1.OUTPUT.3.signal:CPUSS_DW1_TR_IN_3
TRIGG.GROUP.MUX.1.OUTPUT.4.signal:CPUSS_DW1_TR_IN_4
TRIGG.GROUP.MUX.1.OUTPUT.5.signal:CPUSS_DW1_TR_IN_5
TRIGG.GROUP.MUX.1.OUTPUT.6.signal:CPUSS_DW1_TR_IN_6
TRIGG.GROUP.MUX.1.OUTPUT.7.signal:CPUSS_DW1_TR_IN_7
TRIGG.GROUP.MUX.2.description:DMA Request Assignments
TRIGG.GROUP.MUX.2.inputs:0,1,2,3,4
TRIGG.GROUP.MUX.2.label:MDMA
TRIGG.GROUP.MUX.2.outputs:0,1,2,3
TRIGG.GROUP.MUX.2.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.2.INPUT.1.signal:CPUSS_DMAC_TR_OUT_0
TRIGG.GROUP.MUX.2.INPUT.2.signal:CPUSS_DMAC_TR_OUT_1
TRIGG.GROUP.MUX.2.INPUT.3.signal:CPUSS_DMAC_TR_OUT_2
TRIGG.GROUP.MUX.2.INPUT.4.signal:CPUSS_DMAC_TR_OUT_3
TRIGG.GROUP.MUX.2.OUTPUT.0.signal:CPUSS_DMAC_TR_IN_0
TRIGG.GROUP.MUX.2.OUTPUT.1.signal:CPUSS_DMAC_TR_IN_1
TRIGG.GROUP.MUX.2.OUTPUT.2.signal:CPUSS_DMAC_TR_IN_2
TRIGG.GROUP.MUX.2.OUTPUT.3.signal:CPUSS_DMAC_TR_IN_3
TRIGG.GROUP.MUX.3.description:Dedicated mux for TCPWM  to P-DMA0 triggers
TRIGG.GROUP.MUX.3.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91
TRIGG.GROUP.MUX.3.label:PDMA0_TR_1
TRIGG.GROUP.MUX.3.outputs:0,1,2,3,4,5,6,7
TRIGG.GROUP.MUX.3.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.3.INPUT.1.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.3.INPUT.2.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.3.INPUT.3.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.3.INPUT.4.signal:TCPWM_0_TR_OUT0_515
TRIGG.GROUP.MUX.3.INPUT.5.signal:TCPWM_0_TR_OUT0_516
TRIGG.GROUP.MUX.3.INPUT.6.signal:TCPWM_0_TR_OUT0_517
TRIGG.GROUP.MUX.3.INPUT.7.signal:TCPWM_0_TR_OUT0_518
TRIGG.GROUP.MUX.3.INPUT.8.signal:TCPWM_0_TR_OUT0_519
TRIGG.GROUP.MUX.3.INPUT.9.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.3.INPUT.10.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.3.INPUT.11.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.3.INPUT.12.signal:TCPWM_0_TR_OUT0_259
TRIGG.GROUP.MUX.3.INPUT.13.signal:TCPWM_0_TR_OUT0_260
TRIGG.GROUP.MUX.3.INPUT.14.signal:TCPWM_0_TR_OUT0_261
TRIGG.GROUP.MUX.3.INPUT.15.signal:TCPWM_0_TR_OUT0_262
TRIGG.GROUP.MUX.3.INPUT.16.signal:TCPWM_0_TR_OUT0_263
TRIGG.GROUP.MUX.3.INPUT.17.signal:TCPWM_0_TR_OUT0_264
TRIGG.GROUP.MUX.3.INPUT.18.signal:TCPWM_0_TR_OUT0_265
TRIGG.GROUP.MUX.3.INPUT.19.signal:TCPWM_0_TR_OUT0_266
TRIGG.GROUP.MUX.3.INPUT.20.signal:TCPWM_0_TR_OUT0_267
TRIGG.GROUP.MUX.3.INPUT.21.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.3.INPUT.22.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.3.INPUT.23.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.3.INPUT.24.signal:TCPWM_0_TR_OUT0_3
TRIGG.GROUP.MUX.3.INPUT.25.signal:TCPWM_0_TR_OUT0_4
TRIGG.GROUP.MUX.3.INPUT.26.signal:TCPWM_0_TR_OUT0_5
TRIGG.GROUP.MUX.3.INPUT.27.signal:TCPWM_0_TR_OUT0_6
TRIGG.GROUP.MUX.3.INPUT.28.signal:TCPWM_0_TR_OUT0_7
TRIGG.GROUP.MUX.3.INPUT.29.signal:TCPWM_0_TR_OUT0_8
TRIGG.GROUP.MUX.3.INPUT.30.signal:TCPWM_0_TR_OUT0_9
TRIGG.GROUP.MUX.3.INPUT.31.signal:TCPWM_0_TR_OUT0_10
TRIGG.GROUP.MUX.3.INPUT.32.signal:TCPWM_0_TR_OUT0_11
TRIGG.GROUP.MUX.3.INPUT.33.signal:TCPWM_0_TR_OUT0_12
TRIGG.GROUP.MUX.3.INPUT.34.signal:TCPWM_0_TR_OUT0_13
TRIGG.GROUP.MUX.3.INPUT.35.signal:TCPWM_0_TR_OUT0_14
TRIGG.GROUP.MUX.3.INPUT.36.signal:TCPWM_0_TR_OUT0_15
TRIGG.GROUP.MUX.3.INPUT.37.signal:TCPWM_0_TR_OUT0_16
TRIGG.GROUP.MUX.3.INPUT.38.signal:TCPWM_0_TR_OUT0_17
TRIGG.GROUP.MUX.3.INPUT.39.signal:TCPWM_0_TR_OUT0_18
TRIGG.GROUP.MUX.3.INPUT.40.signal:TCPWM_0_TR_OUT0_19
TRIGG.GROUP.MUX.3.INPUT.41.signal:TCPWM_0_TR_OUT0_20
TRIGG.GROUP.MUX.3.INPUT.42.signal:TCPWM_0_TR_OUT0_21
TRIGG.GROUP.MUX.3.INPUT.43.signal:TCPWM_0_TR_OUT0_22
TRIGG.GROUP.MUX.3.INPUT.44.signal:TCPWM_0_TR_OUT0_23
TRIGG.GROUP.MUX.3.INPUT.45.signal:TCPWM_0_TR_OUT0_24
TRIGG.GROUP.MUX.3.INPUT.46.signal:TCPWM_0_TR_OUT0_25
TRIGG.GROUP.MUX.3.INPUT.47.signal:TCPWM_0_TR_OUT0_26
TRIGG.GROUP.MUX.3.INPUT.48.signal:TCPWM_0_TR_OUT0_27
TRIGG.GROUP.MUX.3.INPUT.49.signal:TCPWM_0_TR_OUT0_28
TRIGG.GROUP.MUX.3.INPUT.50.signal:TCPWM_0_TR_OUT0_29
TRIGG.GROUP.MUX.3.INPUT.51.signal:TCPWM_0_TR_OUT0_30
TRIGG.GROUP.MUX.3.INPUT.52.signal:TCPWM_0_TR_OUT0_31
TRIGG.GROUP.MUX.3.INPUT.53.signal:TCPWM_0_TR_OUT0_32
TRIGG.GROUP.MUX.3.INPUT.54.signal:TCPWM_0_TR_OUT0_33
TRIGG.GROUP.MUX.3.INPUT.55.signal:TCPWM_0_TR_OUT0_34
TRIGG.GROUP.MUX.3.INPUT.56.signal:TCPWM_0_TR_OUT0_35
TRIGG.GROUP.MUX.3.INPUT.57.signal:TCPWM_0_TR_OUT0_36
TRIGG.GROUP.MUX.3.INPUT.58.signal:TCPWM_0_TR_OUT0_37
TRIGG.GROUP.MUX.3.INPUT.59.signal:TCPWM_0_TR_OUT0_38
TRIGG.GROUP.MUX.3.INPUT.60.signal:TCPWM_0_TR_OUT0_39
TRIGG.GROUP.MUX.3.INPUT.61.signal:TCPWM_0_TR_OUT0_40
TRIGG.GROUP.MUX.3.INPUT.62.signal:TCPWM_0_TR_OUT0_41
TRIGG.GROUP.MUX.3.INPUT.63.signal:TCPWM_0_TR_OUT0_42
TRIGG.GROUP.MUX.3.INPUT.64.signal:TCPWM_0_TR_OUT0_43
TRIGG.GROUP.MUX.3.INPUT.65.signal:TCPWM_0_TR_OUT0_44
TRIGG.GROUP.MUX.3.INPUT.66.signal:TCPWM_0_TR_OUT0_45
TRIGG.GROUP.MUX.3.INPUT.67.signal:TCPWM_0_TR_OUT0_46
TRIGG.GROUP.MUX.3.INPUT.68.signal:TCPWM_0_TR_OUT0_47
TRIGG.GROUP.MUX.3.INPUT.69.signal:TCPWM_0_TR_OUT0_48
TRIGG.GROUP.MUX.3.INPUT.70.signal:TCPWM_0_TR_OUT0_49
TRIGG.GROUP.MUX.3.INPUT.71.signal:TCPWM_0_TR_OUT0_50
TRIGG.GROUP.MUX.3.INPUT.72.signal:TCPWM_0_TR_OUT0_51
TRIGG.GROUP.MUX.3.INPUT.73.signal:TCPWM_0_TR_OUT0_52
TRIGG.GROUP.MUX.3.INPUT.74.signal:TCPWM_0_TR_OUT0_53
TRIGG.GROUP.MUX.3.INPUT.75.signal:TCPWM_0_TR_OUT0_54
TRIGG.GROUP.MUX.3.INPUT.76.signal:TCPWM_0_TR_OUT0_55
TRIGG.GROUP.MUX.3.INPUT.77.signal:TCPWM_0_TR_OUT0_56
TRIGG.GROUP.MUX.3.INPUT.78.signal:TCPWM_0_TR_OUT0_57
TRIGG.GROUP.MUX.3.INPUT.79.signal:TCPWM_0_TR_OUT0_58
TRIGG.GROUP.MUX.3.INPUT.80.signal:TCPWM_0_TR_OUT0_59
TRIGG.GROUP.MUX.3.INPUT.81.signal:TCPWM_0_TR_OUT0_60
TRIGG.GROUP.MUX.3.INPUT.82.signal:TCPWM_0_TR_OUT0_61
TRIGG.GROUP.MUX.3.INPUT.83.signal:TCPWM_0_TR_OUT0_62
TRIGG.GROUP.MUX.3.INPUT.84.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.3.INPUT.85.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.3.INPUT.86.signal:CANFD_0_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.3.INPUT.87.signal:CANFD_0_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.3.INPUT.88.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.3.INPUT.89.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.3.INPUT.90.signal:CANFD_1_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.3.INPUT.91.signal:CANFD_1_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.3.OUTPUT.0.signal:CPUSS_DW0_TR_IN_8
TRIGG.GROUP.MUX.3.OUTPUT.1.signal:CPUSS_DW0_TR_IN_9
TRIGG.GROUP.MUX.3.OUTPUT.2.signal:CPUSS_DW0_TR_IN_10
TRIGG.GROUP.MUX.3.OUTPUT.3.signal:CPUSS_DW0_TR_IN_11
TRIGG.GROUP.MUX.3.OUTPUT.4.signal:CPUSS_DW0_TR_IN_12
TRIGG.GROUP.MUX.3.OUTPUT.5.signal:CPUSS_DW0_TR_IN_13
TRIGG.GROUP.MUX.3.OUTPUT.6.signal:CPUSS_DW0_TR_IN_14
TRIGG.GROUP.MUX.3.OUTPUT.7.signal:CPUSS_DW0_TR_IN_15
TRIGG.GROUP.MUX.4.description:Reduces tcpwm output triggers to 16 signals, to allow chaining TCPWMs
TRIGG.GROUP.MUX.4.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99
TRIGG.GROUP.MUX.4.label:TCPWM_OUT
TRIGG.GROUP.MUX.4.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
TRIGG.GROUP.MUX.4.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.4.INPUT.1.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.4.INPUT.2.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.4.INPUT.3.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.4.INPUT.4.signal:TCPWM_0_TR_OUT0_515
TRIGG.GROUP.MUX.4.INPUT.5.signal:TCPWM_0_TR_OUT0_516
TRIGG.GROUP.MUX.4.INPUT.6.signal:TCPWM_0_TR_OUT0_517
TRIGG.GROUP.MUX.4.INPUT.7.signal:TCPWM_0_TR_OUT0_518
TRIGG.GROUP.MUX.4.INPUT.8.signal:TCPWM_0_TR_OUT0_519
TRIGG.GROUP.MUX.4.INPUT.9.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.4.INPUT.10.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.4.INPUT.11.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.4.INPUT.12.signal:TCPWM_0_TR_OUT0_259
TRIGG.GROUP.MUX.4.INPUT.13.signal:TCPWM_0_TR_OUT0_260
TRIGG.GROUP.MUX.4.INPUT.14.signal:TCPWM_0_TR_OUT0_261
TRIGG.GROUP.MUX.4.INPUT.15.signal:TCPWM_0_TR_OUT0_262
TRIGG.GROUP.MUX.4.INPUT.16.signal:TCPWM_0_TR_OUT0_263
TRIGG.GROUP.MUX.4.INPUT.17.signal:TCPWM_0_TR_OUT0_264
TRIGG.GROUP.MUX.4.INPUT.18.signal:TCPWM_0_TR_OUT0_265
TRIGG.GROUP.MUX.4.INPUT.19.signal:TCPWM_0_TR_OUT0_266
TRIGG.GROUP.MUX.4.INPUT.20.signal:TCPWM_0_TR_OUT0_267
TRIGG.GROUP.MUX.4.INPUT.21.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.4.INPUT.22.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.4.INPUT.23.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.4.INPUT.24.signal:TCPWM_0_TR_OUT0_3
TRIGG.GROUP.MUX.4.INPUT.25.signal:TCPWM_0_TR_OUT0_4
TRIGG.GROUP.MUX.4.INPUT.26.signal:TCPWM_0_TR_OUT0_5
TRIGG.GROUP.MUX.4.INPUT.27.signal:TCPWM_0_TR_OUT0_6
TRIGG.GROUP.MUX.4.INPUT.28.signal:TCPWM_0_TR_OUT0_7
TRIGG.GROUP.MUX.4.INPUT.29.signal:TCPWM_0_TR_OUT0_8
TRIGG.GROUP.MUX.4.INPUT.30.signal:TCPWM_0_TR_OUT0_9
TRIGG.GROUP.MUX.4.INPUT.31.signal:TCPWM_0_TR_OUT0_10
TRIGG.GROUP.MUX.4.INPUT.32.signal:TCPWM_0_TR_OUT0_11
TRIGG.GROUP.MUX.4.INPUT.33.signal:TCPWM_0_TR_OUT0_12
TRIGG.GROUP.MUX.4.INPUT.34.signal:TCPWM_0_TR_OUT0_13
TRIGG.GROUP.MUX.4.INPUT.35.signal:TCPWM_0_TR_OUT0_14
TRIGG.GROUP.MUX.4.INPUT.36.signal:TCPWM_0_TR_OUT0_15
TRIGG.GROUP.MUX.4.INPUT.37.signal:TCPWM_0_TR_OUT0_16
TRIGG.GROUP.MUX.4.INPUT.38.signal:TCPWM_0_TR_OUT0_17
TRIGG.GROUP.MUX.4.INPUT.39.signal:TCPWM_0_TR_OUT0_18
TRIGG.GROUP.MUX.4.INPUT.40.signal:TCPWM_0_TR_OUT0_19
TRIGG.GROUP.MUX.4.INPUT.41.signal:TCPWM_0_TR_OUT0_20
TRIGG.GROUP.MUX.4.INPUT.42.signal:TCPWM_0_TR_OUT0_21
TRIGG.GROUP.MUX.4.INPUT.43.signal:TCPWM_0_TR_OUT0_22
TRIGG.GROUP.MUX.4.INPUT.44.signal:TCPWM_0_TR_OUT0_23
TRIGG.GROUP.MUX.4.INPUT.45.signal:TCPWM_0_TR_OUT0_24
TRIGG.GROUP.MUX.4.INPUT.46.signal:TCPWM_0_TR_OUT0_25
TRIGG.GROUP.MUX.4.INPUT.47.signal:TCPWM_0_TR_OUT0_26
TRIGG.GROUP.MUX.4.INPUT.48.signal:TCPWM_0_TR_OUT0_27
TRIGG.GROUP.MUX.4.INPUT.49.signal:TCPWM_0_TR_OUT0_28
TRIGG.GROUP.MUX.4.INPUT.50.signal:TCPWM_0_TR_OUT0_29
TRIGG.GROUP.MUX.4.INPUT.51.signal:TCPWM_0_TR_OUT0_30
TRIGG.GROUP.MUX.4.INPUT.52.signal:TCPWM_0_TR_OUT0_31
TRIGG.GROUP.MUX.4.INPUT.53.signal:TCPWM_0_TR_OUT0_32
TRIGG.GROUP.MUX.4.INPUT.54.signal:TCPWM_0_TR_OUT0_33
TRIGG.GROUP.MUX.4.INPUT.55.signal:TCPWM_0_TR_OUT0_34
TRIGG.GROUP.MUX.4.INPUT.56.signal:TCPWM_0_TR_OUT0_35
TRIGG.GROUP.MUX.4.INPUT.57.signal:TCPWM_0_TR_OUT0_36
TRIGG.GROUP.MUX.4.INPUT.58.signal:TCPWM_0_TR_OUT0_37
TRIGG.GROUP.MUX.4.INPUT.59.signal:TCPWM_0_TR_OUT0_38
TRIGG.GROUP.MUX.4.INPUT.60.signal:TCPWM_0_TR_OUT0_39
TRIGG.GROUP.MUX.4.INPUT.61.signal:TCPWM_0_TR_OUT0_40
TRIGG.GROUP.MUX.4.INPUT.62.signal:TCPWM_0_TR_OUT0_41
TRIGG.GROUP.MUX.4.INPUT.63.signal:TCPWM_0_TR_OUT0_42
TRIGG.GROUP.MUX.4.INPUT.64.signal:TCPWM_0_TR_OUT0_43
TRIGG.GROUP.MUX.4.INPUT.65.signal:TCPWM_0_TR_OUT0_44
TRIGG.GROUP.MUX.4.INPUT.66.signal:TCPWM_0_TR_OUT0_45
TRIGG.GROUP.MUX.4.INPUT.67.signal:TCPWM_0_TR_OUT0_46
TRIGG.GROUP.MUX.4.INPUT.68.signal:TCPWM_0_TR_OUT0_47
TRIGG.GROUP.MUX.4.INPUT.69.signal:TCPWM_0_TR_OUT0_48
TRIGG.GROUP.MUX.4.INPUT.70.signal:TCPWM_0_TR_OUT0_49
TRIGG.GROUP.MUX.4.INPUT.71.signal:TCPWM_0_TR_OUT0_50
TRIGG.GROUP.MUX.4.INPUT.72.signal:TCPWM_0_TR_OUT0_51
TRIGG.GROUP.MUX.4.INPUT.73.signal:TCPWM_0_TR_OUT0_52
TRIGG.GROUP.MUX.4.INPUT.74.signal:TCPWM_0_TR_OUT0_53
TRIGG.GROUP.MUX.4.INPUT.75.signal:TCPWM_0_TR_OUT0_54
TRIGG.GROUP.MUX.4.INPUT.76.signal:TCPWM_0_TR_OUT0_55
TRIGG.GROUP.MUX.4.INPUT.77.signal:TCPWM_0_TR_OUT0_56
TRIGG.GROUP.MUX.4.INPUT.78.signal:TCPWM_0_TR_OUT0_57
TRIGG.GROUP.MUX.4.INPUT.79.signal:TCPWM_0_TR_OUT0_58
TRIGG.GROUP.MUX.4.INPUT.80.signal:TCPWM_0_TR_OUT0_59
TRIGG.GROUP.MUX.4.INPUT.81.signal:TCPWM_0_TR_OUT0_60
TRIGG.GROUP.MUX.4.INPUT.82.signal:TCPWM_0_TR_OUT0_61
TRIGG.GROUP.MUX.4.INPUT.83.signal:TCPWM_0_TR_OUT0_62
TRIGG.GROUP.MUX.4.INPUT.84.signal:TCPWM_0_TR_OUT1_0
TRIGG.GROUP.MUX.4.INPUT.85.signal:TCPWM_0_TR_OUT1_1
TRIGG.GROUP.MUX.4.INPUT.86.signal:TCPWM_0_TR_OUT1_2
TRIGG.GROUP.MUX.4.INPUT.87.signal:TCPWM_0_TR_OUT1_3
TRIGG.GROUP.MUX.4.INPUT.88.signal:TCPWM_0_TR_OUT1_4
TRIGG.GROUP.MUX.4.INPUT.89.signal:TCPWM_0_TR_OUT1_5
TRIGG.GROUP.MUX.4.INPUT.90.signal:TCPWM_0_TR_OUT1_6
TRIGG.GROUP.MUX.4.INPUT.91.signal:TCPWM_0_TR_OUT1_7
TRIGG.GROUP.MUX.4.INPUT.92.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.4.INPUT.93.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.4.INPUT.94.signal:CANFD_0_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.4.INPUT.95.signal:CANFD_0_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.4.INPUT.96.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.4.INPUT.97.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.4.INPUT.98.signal:CANFD_1_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.4.INPUT.99.signal:CANFD_1_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.4.OUTPUT.0.signal:TCPWM_0_TR_ALL_CNT_IN_0
TRIGG.GROUP.MUX.4.OUTPUT.1.signal:TCPWM_0_TR_ALL_CNT_IN_1
TRIGG.GROUP.MUX.4.OUTPUT.2.signal:TCPWM_0_TR_ALL_CNT_IN_2
TRIGG.GROUP.MUX.4.OUTPUT.3.signal:TCPWM_0_TR_ALL_CNT_IN_3
TRIGG.GROUP.MUX.4.OUTPUT.4.signal:TCPWM_0_TR_ALL_CNT_IN_4
TRIGG.GROUP.MUX.4.OUTPUT.5.signal:TCPWM_0_TR_ALL_CNT_IN_5
TRIGG.GROUP.MUX.4.OUTPUT.6.signal:TCPWM_0_TR_ALL_CNT_IN_6
TRIGG.GROUP.MUX.4.OUTPUT.7.signal:TCPWM_0_TR_ALL_CNT_IN_7
TRIGG.GROUP.MUX.4.OUTPUT.8.signal:TCPWM_0_TR_ALL_CNT_IN_8
TRIGG.GROUP.MUX.4.OUTPUT.9.signal:TCPWM_0_TR_ALL_CNT_IN_9
TRIGG.GROUP.MUX.4.OUTPUT.10.signal:TCPWM_0_TR_ALL_CNT_IN_10
TRIGG.GROUP.MUX.4.OUTPUT.11.signal:TCPWM_0_TR_ALL_CNT_IN_11
TRIGG.GROUP.MUX.4.OUTPUT.12.signal:TCPWM_0_TR_ALL_CNT_IN_12
TRIGG.GROUP.MUX.4.OUTPUT.13.signal:TCPWM_0_TR_ALL_CNT_IN_13
TRIGG.GROUP.MUX.4.OUTPUT.14.signal:TCPWM_0_TR_ALL_CNT_IN_14
TRIGG.GROUP.MUX.4.OUTPUT.15.signal:TCPWM_0_TR_ALL_CNT_IN_15
TRIGG.GROUP.MUX.5.description:TCPWM trigger inputs
TRIGG.GROUP.MUX.5.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136
TRIGG.GROUP.MUX.5.label:TCPWM_IN
TRIGG.GROUP.MUX.5.outputs:0,1,2,3,4,5,6,7,8,9,10
TRIGG.GROUP.MUX.5.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.5.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.5.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.5.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.5.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.5.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.5.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.5.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.5.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.5.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.5.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.5.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.5.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.5.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.5.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.5.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.5.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.5.INPUT.17.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.5.INPUT.18.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.5.INPUT.19.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.5.INPUT.20.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.5.INPUT.21.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.5.INPUT.22.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.5.INPUT.23.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.5.INPUT.24.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.5.INPUT.25.signal:CPUSS_DMAC_TR_OUT_0
TRIGG.GROUP.MUX.5.INPUT.26.signal:CPUSS_DMAC_TR_OUT_1
TRIGG.GROUP.MUX.5.INPUT.27.signal:CPUSS_DMAC_TR_OUT_2
TRIGG.GROUP.MUX.5.INPUT.28.signal:CPUSS_DMAC_TR_OUT_3
TRIGG.GROUP.MUX.5.INPUT.29.signal:CPUSS_CTI_TR_OUT_0
TRIGG.GROUP.MUX.5.INPUT.30.signal:CPUSS_CTI_TR_OUT_1
TRIGG.GROUP.MUX.5.INPUT.31.signal:CPUSS_TR_FAULT_0
TRIGG.GROUP.MUX.5.INPUT.32.signal:CPUSS_TR_FAULT_1
TRIGG.GROUP.MUX.5.INPUT.33.signal:CPUSS_TR_FAULT_2
TRIGG.GROUP.MUX.5.INPUT.34.signal:CPUSS_TR_FAULT_3
TRIGG.GROUP.MUX.5.INPUT.35.signal:PASS_0_TR_SAR_GEN_OUT_0
TRIGG.GROUP.MUX.5.INPUT.36.signal:PASS_0_TR_SAR_GEN_OUT_1
TRIGG.GROUP.MUX.5.INPUT.37.signal:PASS_0_TR_SAR_GEN_OUT_2
TRIGG.GROUP.MUX.5.INPUT.38.signal:PASS_0_TR_SAR_GEN_OUT_3
TRIGG.GROUP.MUX.5.INPUT.39.signal:PASS_0_TR_SAR_GEN_OUT_4
TRIGG.GROUP.MUX.5.INPUT.40.signal:PASS_0_TR_SAR_GEN_OUT_5
TRIGG.GROUP.MUX.5.INPUT.41.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.5.INPUT.42.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.5.INPUT.43.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.5.INPUT.44.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.5.INPUT.45.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.5.INPUT.46.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.5.INPUT.47.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.5.INPUT.48.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.5.INPUT.49.signal:PERI_TR_IO_INPUT_8
TRIGG.GROUP.MUX.5.INPUT.50.signal:PERI_TR_IO_INPUT_9
TRIGG.GROUP.MUX.5.INPUT.51.signal:PERI_TR_IO_INPUT_10
TRIGG.GROUP.MUX.5.INPUT.52.signal:PERI_TR_IO_INPUT_11
TRIGG.GROUP.MUX.5.INPUT.53.signal:PERI_TR_IO_INPUT_12
TRIGG.GROUP.MUX.5.INPUT.54.signal:PERI_TR_IO_INPUT_13
TRIGG.GROUP.MUX.5.INPUT.55.signal:PERI_TR_IO_INPUT_14
TRIGG.GROUP.MUX.5.INPUT.56.signal:PERI_TR_IO_INPUT_15
TRIGG.GROUP.MUX.5.INPUT.57.signal:PERI_TR_IO_INPUT_16
TRIGG.GROUP.MUX.5.INPUT.58.signal:PERI_TR_IO_INPUT_17
TRIGG.GROUP.MUX.5.INPUT.59.signal:PERI_TR_IO_INPUT_18
TRIGG.GROUP.MUX.5.INPUT.60.signal:PERI_TR_IO_INPUT_19
TRIGG.GROUP.MUX.5.INPUT.61.signal:PERI_TR_IO_INPUT_20
TRIGG.GROUP.MUX.5.INPUT.62.signal:PERI_TR_IO_INPUT_21
TRIGG.GROUP.MUX.5.INPUT.63.signal:PERI_TR_IO_INPUT_22
TRIGG.GROUP.MUX.5.INPUT.64.signal:PERI_TR_IO_INPUT_23
TRIGG.GROUP.MUX.5.INPUT.65.signal:PERI_TR_IO_INPUT_24
TRIGG.GROUP.MUX.5.INPUT.66.signal:PERI_TR_IO_INPUT_25
TRIGG.GROUP.MUX.5.INPUT.67.signal:PERI_TR_IO_INPUT_26
TRIGG.GROUP.MUX.5.INPUT.68.signal:PERI_TR_IO_INPUT_27
TRIGG.GROUP.MUX.5.INPUT.69.signal:PERI_TR_IO_INPUT_28
TRIGG.GROUP.MUX.5.INPUT.70.signal:PERI_TR_IO_INPUT_29
TRIGG.GROUP.MUX.5.INPUT.71.signal:PERI_TR_IO_INPUT_30
TRIGG.GROUP.MUX.5.INPUT.72.signal:PERI_TR_IO_INPUT_31
TRIGG.GROUP.MUX.5.INPUT.73.signal:SCB_0_TR_TX_REQ
TRIGG.GROUP.MUX.5.INPUT.74.signal:SCB_0_TR_RX_REQ
TRIGG.GROUP.MUX.5.INPUT.75.signal:SCB_0_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.5.INPUT.76.signal:SCB_1_TR_TX_REQ
TRIGG.GROUP.MUX.5.INPUT.77.signal:SCB_1_TR_RX_REQ
TRIGG.GROUP.MUX.5.INPUT.78.signal:SCB_1_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.5.INPUT.79.signal:SCB_2_TR_TX_REQ
TRIGG.GROUP.MUX.5.INPUT.80.signal:SCB_2_TR_RX_REQ
TRIGG.GROUP.MUX.5.INPUT.81.signal:SCB_2_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.5.INPUT.82.signal:SCB_3_TR_TX_REQ
TRIGG.GROUP.MUX.5.INPUT.83.signal:SCB_3_TR_RX_REQ
TRIGG.GROUP.MUX.5.INPUT.84.signal:SCB_3_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.5.INPUT.85.signal:SCB_4_TR_TX_REQ
TRIGG.GROUP.MUX.5.INPUT.86.signal:SCB_4_TR_RX_REQ
TRIGG.GROUP.MUX.5.INPUT.87.signal:SCB_4_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.5.INPUT.88.signal:SCB_5_TR_TX_REQ
TRIGG.GROUP.MUX.5.INPUT.89.signal:SCB_5_TR_RX_REQ
TRIGG.GROUP.MUX.5.INPUT.90.signal:SCB_5_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.5.INPUT.91.signal:SCB_6_TR_TX_REQ
TRIGG.GROUP.MUX.5.INPUT.92.signal:SCB_6_TR_RX_REQ
TRIGG.GROUP.MUX.5.INPUT.93.signal:SCB_6_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.5.INPUT.94.signal:SCB_7_TR_TX_REQ
TRIGG.GROUP.MUX.5.INPUT.95.signal:SCB_7_TR_RX_REQ
TRIGG.GROUP.MUX.5.INPUT.96.signal:SCB_7_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.5.INPUT.97.signal:CANFD_0_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.5.INPUT.98.signal:CANFD_0_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.5.INPUT.99.signal:CANFD_0_TR_DBG_DMA_REQ_2
TRIGG.GROUP.MUX.5.INPUT.100.signal:CANFD_0_TR_DBG_DMA_REQ_3
TRIGG.GROUP.MUX.5.INPUT.101.signal:CANFD_0_TR_FIFO0_0
TRIGG.GROUP.MUX.5.INPUT.102.signal:CANFD_0_TR_FIFO0_1
TRIGG.GROUP.MUX.5.INPUT.103.signal:CANFD_0_TR_FIFO0_2
TRIGG.GROUP.MUX.5.INPUT.104.signal:CANFD_0_TR_FIFO0_3
TRIGG.GROUP.MUX.5.INPUT.105.signal:CANFD_0_TR_FIFO1_0
TRIGG.GROUP.MUX.5.INPUT.106.signal:CANFD_0_TR_FIFO1_1
TRIGG.GROUP.MUX.5.INPUT.107.signal:CANFD_0_TR_FIFO1_2
TRIGG.GROUP.MUX.5.INPUT.108.signal:CANFD_0_TR_FIFO1_3
TRIGG.GROUP.MUX.5.INPUT.109.signal:CANFD_1_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.5.INPUT.110.signal:CANFD_1_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.5.INPUT.111.signal:CANFD_1_TR_DBG_DMA_REQ_2
TRIGG.GROUP.MUX.5.INPUT.112.signal:CANFD_1_TR_DBG_DMA_REQ_3
TRIGG.GROUP.MUX.5.INPUT.113.signal:CANFD_1_TR_FIFO0_0
TRIGG.GROUP.MUX.5.INPUT.114.signal:CANFD_1_TR_FIFO0_1
TRIGG.GROUP.MUX.5.INPUT.115.signal:CANFD_1_TR_FIFO0_2
TRIGG.GROUP.MUX.5.INPUT.116.signal:CANFD_1_TR_FIFO0_3
TRIGG.GROUP.MUX.5.INPUT.117.signal:CANFD_1_TR_FIFO1_0
TRIGG.GROUP.MUX.5.INPUT.118.signal:CANFD_1_TR_FIFO1_1
TRIGG.GROUP.MUX.5.INPUT.119.signal:CANFD_1_TR_FIFO1_2
TRIGG.GROUP.MUX.5.INPUT.120.signal:CANFD_1_TR_FIFO1_3
TRIGG.GROUP.MUX.5.INPUT.121.signal:CXPI_0_TR_TX_REQ_0
TRIGG.GROUP.MUX.5.INPUT.122.signal:CXPI_0_TR_TX_REQ_1
TRIGG.GROUP.MUX.5.INPUT.123.signal:CXPI_0_TR_TX_REQ_2
TRIGG.GROUP.MUX.5.INPUT.124.signal:CXPI_0_TR_TX_REQ_3
TRIGG.GROUP.MUX.5.INPUT.125.signal:CXPI_0_TR_RX_REQ_0
TRIGG.GROUP.MUX.5.INPUT.126.signal:CXPI_0_TR_RX_REQ_1
TRIGG.GROUP.MUX.5.INPUT.127.signal:CXPI_0_TR_RX_REQ_2
TRIGG.GROUP.MUX.5.INPUT.128.signal:CXPI_0_TR_RX_REQ_3
TRIGG.GROUP.MUX.5.INPUT.129.signal:EVTGEN_0_TR_OUT_3
TRIGG.GROUP.MUX.5.INPUT.130.signal:EVTGEN_0_TR_OUT_4
TRIGG.GROUP.MUX.5.INPUT.131.signal:EVTGEN_0_TR_OUT_5
TRIGG.GROUP.MUX.5.INPUT.132.signal:EVTGEN_0_TR_OUT_6
TRIGG.GROUP.MUX.5.INPUT.133.signal:EVTGEN_0_TR_OUT_7
TRIGG.GROUP.MUX.5.INPUT.134.signal:EVTGEN_0_TR_OUT_8
TRIGG.GROUP.MUX.5.INPUT.135.signal:EVTGEN_0_TR_OUT_9
TRIGG.GROUP.MUX.5.INPUT.136.signal:EVTGEN_0_TR_OUT_10
TRIGG.GROUP.MUX.5.OUTPUT.0.signal:TCPWM_0_TR_ALL_CNT_IN_16
TRIGG.GROUP.MUX.5.OUTPUT.1.signal:TCPWM_0_TR_ALL_CNT_IN_17
TRIGG.GROUP.MUX.5.OUTPUT.2.signal:TCPWM_0_TR_ALL_CNT_IN_18
TRIGG.GROUP.MUX.5.OUTPUT.3.signal:TCPWM_0_TR_ALL_CNT_IN_19
TRIGG.GROUP.MUX.5.OUTPUT.4.signal:TCPWM_0_TR_ALL_CNT_IN_20
TRIGG.GROUP.MUX.5.OUTPUT.5.signal:TCPWM_0_TR_ALL_CNT_IN_21
TRIGG.GROUP.MUX.5.OUTPUT.6.signal:TCPWM_0_TR_ALL_CNT_IN_22
TRIGG.GROUP.MUX.5.OUTPUT.7.signal:TCPWM_0_TR_ALL_CNT_IN_23
TRIGG.GROUP.MUX.5.OUTPUT.8.signal:TCPWM_0_TR_ALL_CNT_IN_24
TRIGG.GROUP.MUX.5.OUTPUT.9.signal:TCPWM_0_TR_ALL_CNT_IN_25
TRIGG.GROUP.MUX.5.OUTPUT.10.signal:TCPWM_0_TR_ALL_CNT_IN_26
TRIGG.GROUP.MUX.6.description:PASS trigger multiplexer
TRIGG.GROUP.MUX.6.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83
TRIGG.GROUP.MUX.6.label:PASS
TRIGG.GROUP.MUX.6.outputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.MUX.6.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.6.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.6.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.6.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.6.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.6.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.6.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.6.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.6.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.6.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.6.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.6.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.6.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.6.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.6.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.6.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.6.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.6.INPUT.17.signal:CPUSS_CTI_TR_OUT_0
TRIGG.GROUP.MUX.6.INPUT.18.signal:CPUSS_CTI_TR_OUT_1
TRIGG.GROUP.MUX.6.INPUT.19.signal:CPUSS_TR_FAULT_0
TRIGG.GROUP.MUX.6.INPUT.20.signal:CPUSS_TR_FAULT_1
TRIGG.GROUP.MUX.6.INPUT.21.signal:CPUSS_TR_FAULT_2
TRIGG.GROUP.MUX.6.INPUT.22.signal:CPUSS_TR_FAULT_3
TRIGG.GROUP.MUX.6.INPUT.23.signal:EVTGEN_0_TR_OUT_0
TRIGG.GROUP.MUX.6.INPUT.24.signal:EVTGEN_0_TR_OUT_1
TRIGG.GROUP.MUX.6.INPUT.25.signal:EVTGEN_0_TR_OUT_2
TRIGG.GROUP.MUX.6.INPUT.26.signal:PASS_0_TR_SAR_GEN_OUT_0
TRIGG.GROUP.MUX.6.INPUT.27.signal:PASS_0_TR_SAR_GEN_OUT_1
TRIGG.GROUP.MUX.6.INPUT.28.signal:PASS_0_TR_SAR_GEN_OUT_2
TRIGG.GROUP.MUX.6.INPUT.29.signal:PASS_0_TR_SAR_GEN_OUT_3
TRIGG.GROUP.MUX.6.INPUT.30.signal:PASS_0_TR_SAR_GEN_OUT_4
TRIGG.GROUP.MUX.6.INPUT.31.signal:PASS_0_TR_SAR_GEN_OUT_5
TRIGG.GROUP.MUX.6.INPUT.32.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.6.INPUT.33.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.6.INPUT.34.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.6.INPUT.35.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.6.INPUT.36.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.6.INPUT.37.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.6.INPUT.38.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.6.INPUT.39.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.6.INPUT.40.signal:PERI_TR_IO_INPUT_8
TRIGG.GROUP.MUX.6.INPUT.41.signal:PERI_TR_IO_INPUT_9
TRIGG.GROUP.MUX.6.INPUT.42.signal:PERI_TR_IO_INPUT_10
TRIGG.GROUP.MUX.6.INPUT.43.signal:PERI_TR_IO_INPUT_11
TRIGG.GROUP.MUX.6.INPUT.44.signal:PERI_TR_IO_INPUT_12
TRIGG.GROUP.MUX.6.INPUT.45.signal:PERI_TR_IO_INPUT_13
TRIGG.GROUP.MUX.6.INPUT.46.signal:PERI_TR_IO_INPUT_14
TRIGG.GROUP.MUX.6.INPUT.47.signal:PERI_TR_IO_INPUT_15
TRIGG.GROUP.MUX.6.INPUT.48.signal:PERI_TR_IO_INPUT_16
TRIGG.GROUP.MUX.6.INPUT.49.signal:PERI_TR_IO_INPUT_17
TRIGG.GROUP.MUX.6.INPUT.50.signal:PERI_TR_IO_INPUT_18
TRIGG.GROUP.MUX.6.INPUT.51.signal:PERI_TR_IO_INPUT_19
TRIGG.GROUP.MUX.6.INPUT.52.signal:PERI_TR_IO_INPUT_20
TRIGG.GROUP.MUX.6.INPUT.53.signal:PERI_TR_IO_INPUT_21
TRIGG.GROUP.MUX.6.INPUT.54.signal:PERI_TR_IO_INPUT_22
TRIGG.GROUP.MUX.6.INPUT.55.signal:PERI_TR_IO_INPUT_23
TRIGG.GROUP.MUX.6.INPUT.56.signal:PERI_TR_IO_INPUT_24
TRIGG.GROUP.MUX.6.INPUT.57.signal:PERI_TR_IO_INPUT_25
TRIGG.GROUP.MUX.6.INPUT.58.signal:PERI_TR_IO_INPUT_26
TRIGG.GROUP.MUX.6.INPUT.59.signal:PERI_TR_IO_INPUT_27
TRIGG.GROUP.MUX.6.INPUT.60.signal:PERI_TR_IO_INPUT_28
TRIGG.GROUP.MUX.6.INPUT.61.signal:PERI_TR_IO_INPUT_29
TRIGG.GROUP.MUX.6.INPUT.62.signal:PERI_TR_IO_INPUT_30
TRIGG.GROUP.MUX.6.INPUT.63.signal:PERI_TR_IO_INPUT_31
TRIGG.GROUP.MUX.6.INPUT.64.signal:TCPWM_0_TR_OUT1_512
TRIGG.GROUP.MUX.6.INPUT.65.signal:TCPWM_0_TR_OUT1_513
TRIGG.GROUP.MUX.6.INPUT.66.signal:TCPWM_0_TR_OUT1_514
TRIGG.GROUP.MUX.6.INPUT.67.signal:TCPWM_0_TR_OUT1_515
TRIGG.GROUP.MUX.6.INPUT.68.signal:TCPWM_0_TR_OUT1_516
TRIGG.GROUP.MUX.6.INPUT.69.signal:TCPWM_0_TR_OUT1_517
TRIGG.GROUP.MUX.6.INPUT.70.signal:TCPWM_0_TR_OUT1_518
TRIGG.GROUP.MUX.6.INPUT.71.signal:TCPWM_0_TR_OUT1_519
TRIGG.GROUP.MUX.6.INPUT.72.signal:TCPWM_0_TR_OUT1_256
TRIGG.GROUP.MUX.6.INPUT.73.signal:TCPWM_0_TR_OUT1_257
TRIGG.GROUP.MUX.6.INPUT.74.signal:TCPWM_0_TR_OUT1_258
TRIGG.GROUP.MUX.6.INPUT.75.signal:TCPWM_0_TR_OUT1_259
TRIGG.GROUP.MUX.6.INPUT.76.signal:TCPWM_0_TR_OUT1_260
TRIGG.GROUP.MUX.6.INPUT.77.signal:TCPWM_0_TR_OUT1_261
TRIGG.GROUP.MUX.6.INPUT.78.signal:TCPWM_0_TR_OUT1_262
TRIGG.GROUP.MUX.6.INPUT.79.signal:TCPWM_0_TR_OUT1_263
TRIGG.GROUP.MUX.6.INPUT.80.signal:TCPWM_0_TR_OUT1_264
TRIGG.GROUP.MUX.6.INPUT.81.signal:TCPWM_0_TR_OUT1_265
TRIGG.GROUP.MUX.6.INPUT.82.signal:TCPWM_0_TR_OUT1_266
TRIGG.GROUP.MUX.6.INPUT.83.signal:TCPWM_0_TR_OUT1_267
TRIGG.GROUP.MUX.6.OUTPUT.0.signal:PASS_0_TR_SAR_GEN_IN_0
TRIGG.GROUP.MUX.6.OUTPUT.1.signal:PASS_0_TR_SAR_GEN_IN_1
TRIGG.GROUP.MUX.6.OUTPUT.2.signal:PASS_0_TR_SAR_GEN_IN_2
TRIGG.GROUP.MUX.6.OUTPUT.3.signal:PASS_0_TR_SAR_GEN_IN_3
TRIGG.GROUP.MUX.6.OUTPUT.4.signal:PASS_0_TR_SAR_GEN_IN_4
TRIGG.GROUP.MUX.6.OUTPUT.5.signal:PASS_0_TR_SAR_GEN_IN_5
TRIGG.GROUP.MUX.6.OUTPUT.6.signal:PASS_0_TR_SAR_GEN_IN_6
TRIGG.GROUP.MUX.6.OUTPUT.7.signal:PASS_0_TR_SAR_GEN_IN_7
TRIGG.GROUP.MUX.6.OUTPUT.8.signal:PASS_0_TR_SAR_GEN_IN_8
TRIGG.GROUP.MUX.6.OUTPUT.9.signal:PASS_0_TR_SAR_GEN_IN_9
TRIGG.GROUP.MUX.6.OUTPUT.10.signal:PASS_0_TR_SAR_GEN_IN_10
TRIGG.GROUP.MUX.6.OUTPUT.11.signal:PASS_0_TR_SAR_GEN_IN_11
TRIGG.GROUP.MUX.7.description:CAN TT Synchronization triggers
TRIGG.GROUP.MUX.7.inputs:0,1,2,3,4,5,6,7,8
TRIGG.GROUP.MUX.7.label:CANTT
TRIGG.GROUP.MUX.7.outputs:0,1,2,3,4,5,6,7
TRIGG.GROUP.MUX.7.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.7.INPUT.1.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.7.INPUT.2.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.7.INPUT.3.signal:CANFD_0_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.7.INPUT.4.signal:CANFD_0_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.7.INPUT.5.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.7.INPUT.6.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.7.INPUT.7.signal:CANFD_1_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.7.INPUT.8.signal:CANFD_1_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.7.OUTPUT.0.signal:CANFD_0_TR_EVT_SWT_IN_0
TRIGG.GROUP.MUX.7.OUTPUT.1.signal:CANFD_0_TR_EVT_SWT_IN_1
TRIGG.GROUP.MUX.7.OUTPUT.2.signal:CANFD_0_TR_EVT_SWT_IN_2
TRIGG.GROUP.MUX.7.OUTPUT.3.signal:CANFD_0_TR_EVT_SWT_IN_3
TRIGG.GROUP.MUX.7.OUTPUT.4.signal:CANFD_1_TR_EVT_SWT_IN_0
TRIGG.GROUP.MUX.7.OUTPUT.5.signal:CANFD_1_TR_EVT_SWT_IN_1
TRIGG.GROUP.MUX.7.OUTPUT.6.signal:CANFD_1_TR_EVT_SWT_IN_2
TRIGG.GROUP.MUX.7.OUTPUT.7.signal:CANFD_1_TR_EVT_SWT_IN_3
TRIGG.GROUP.MUX.8.description:2nd level MUX using input from MUX_9/10
TRIGG.GROUP.MUX.8.inputs:0,1,2,3,4,5,6,7,8,9,10
TRIGG.GROUP.MUX.8.label:DEBUGMAIN
TRIGG.GROUP.MUX.8.outputs:0,1,2,3,4,5,6,7,8,9
TRIGG.GROUP.MUX.8.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.8.INPUT.1.signal:TR_GROUP_9_OUTPUT_0
TRIGG.GROUP.MUX.8.INPUT.2.signal:TR_GROUP_9_OUTPUT_1
TRIGG.GROUP.MUX.8.INPUT.3.signal:TR_GROUP_9_OUTPUT_2
TRIGG.GROUP.MUX.8.INPUT.4.signal:TR_GROUP_9_OUTPUT_3
TRIGG.GROUP.MUX.8.INPUT.5.signal:TR_GROUP_9_OUTPUT_4
TRIGG.GROUP.MUX.8.INPUT.6.signal:TR_GROUP_10_OUTPUT_0
TRIGG.GROUP.MUX.8.INPUT.7.signal:TR_GROUP_10_OUTPUT_1
TRIGG.GROUP.MUX.8.INPUT.8.signal:TR_GROUP_10_OUTPUT_2
TRIGG.GROUP.MUX.8.INPUT.9.signal:TR_GROUP_10_OUTPUT_3
TRIGG.GROUP.MUX.8.INPUT.10.signal:TR_GROUP_10_OUTPUT_4
TRIGG.GROUP.MUX.8.OUTPUT.0.signal:PERI_TR_IO_OUTPUT_0
TRIGG.GROUP.MUX.8.OUTPUT.1.signal:PERI_TR_IO_OUTPUT_1
TRIGG.GROUP.MUX.8.OUTPUT.2.signal:CPUSS_CTI_TR_IN_0
TRIGG.GROUP.MUX.8.OUTPUT.3.signal:CPUSS_CTI_TR_IN_1
TRIGG.GROUP.MUX.8.OUTPUT.4.signal:PERI_TR_DBG_FREEZE
TRIGG.GROUP.MUX.8.OUTPUT.5.signal:PASS_0_TR_DEBUG_FREEZE
TRIGG.GROUP.MUX.8.OUTPUT.6.signal:SRSS_TR_DEBUG_FREEZE_WDT
TRIGG.GROUP.MUX.8.OUTPUT.7.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_0
TRIGG.GROUP.MUX.8.OUTPUT.8.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_1
TRIGG.GROUP.MUX.8.OUTPUT.9.signal:TCPWM_0_TR_DEBUG_FREEZE
TRIGG.GROUP.MUX.9.description:Reduces half of all possible triggers for debug purposes
TRIGG.GROUP.MUX.9.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237
TRIGG.GROUP.MUX.9.label:DEBUGREDUCTION1
TRIGG.GROUP.MUX.9.outputs:0,1,2,3,4
TRIGG.GROUP.MUX.9.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.9.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.9.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.9.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.9.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.9.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.9.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.9.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.9.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.9.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.9.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.9.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.9.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.9.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.9.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.9.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.9.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.9.INPUT.17.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.MUX.9.INPUT.18.signal:CPUSS_DW0_TR_OUT_17
TRIGG.GROUP.MUX.9.INPUT.19.signal:CPUSS_DW0_TR_OUT_18
TRIGG.GROUP.MUX.9.INPUT.20.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.MUX.9.INPUT.21.signal:CPUSS_DW0_TR_OUT_20
TRIGG.GROUP.MUX.9.INPUT.22.signal:CPUSS_DW0_TR_OUT_21
TRIGG.GROUP.MUX.9.INPUT.23.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.MUX.9.INPUT.24.signal:CPUSS_DW0_TR_OUT_23
TRIGG.GROUP.MUX.9.INPUT.25.signal:CPUSS_DW0_TR_OUT_24
TRIGG.GROUP.MUX.9.INPUT.26.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.MUX.9.INPUT.27.signal:CPUSS_DW0_TR_OUT_26
TRIGG.GROUP.MUX.9.INPUT.28.signal:CPUSS_DW0_TR_OUT_27
TRIGG.GROUP.MUX.9.INPUT.29.signal:CPUSS_DW0_TR_OUT_28
TRIGG.GROUP.MUX.9.INPUT.30.signal:CPUSS_DW0_TR_OUT_29
TRIGG.GROUP.MUX.9.INPUT.31.signal:CPUSS_DW0_TR_OUT_30
TRIGG.GROUP.MUX.9.INPUT.32.signal:CPUSS_DW0_TR_OUT_31
TRIGG.GROUP.MUX.9.INPUT.33.signal:CPUSS_DW0_TR_OUT_32
TRIGG.GROUP.MUX.9.INPUT.34.signal:CPUSS_DW0_TR_OUT_33
TRIGG.GROUP.MUX.9.INPUT.35.signal:CPUSS_DW0_TR_OUT_34
TRIGG.GROUP.MUX.9.INPUT.36.signal:CPUSS_DW0_TR_OUT_35
TRIGG.GROUP.MUX.9.INPUT.37.signal:CPUSS_DW0_TR_OUT_36
TRIGG.GROUP.MUX.9.INPUT.38.signal:CPUSS_DW0_TR_OUT_37
TRIGG.GROUP.MUX.9.INPUT.39.signal:CPUSS_DW0_TR_OUT_38
TRIGG.GROUP.MUX.9.INPUT.40.signal:CPUSS_DW0_TR_OUT_39
TRIGG.GROUP.MUX.9.INPUT.41.signal:CPUSS_DW0_TR_OUT_40
TRIGG.GROUP.MUX.9.INPUT.42.signal:CPUSS_DW0_TR_OUT_41
TRIGG.GROUP.MUX.9.INPUT.43.signal:CPUSS_DW0_TR_OUT_42
TRIGG.GROUP.MUX.9.INPUT.44.signal:CPUSS_DW0_TR_OUT_43
TRIGG.GROUP.MUX.9.INPUT.45.signal:CPUSS_DW0_TR_OUT_44
TRIGG.GROUP.MUX.9.INPUT.46.signal:CPUSS_DW0_TR_OUT_45
TRIGG.GROUP.MUX.9.INPUT.47.signal:CPUSS_DW0_TR_OUT_46
TRIGG.GROUP.MUX.9.INPUT.48.signal:CPUSS_DW0_TR_OUT_47
TRIGG.GROUP.MUX.9.INPUT.49.signal:CPUSS_DW0_TR_OUT_48
TRIGG.GROUP.MUX.9.INPUT.50.signal:CPUSS_DW0_TR_OUT_49
TRIGG.GROUP.MUX.9.INPUT.51.signal:CPUSS_DW0_TR_OUT_50
TRIGG.GROUP.MUX.9.INPUT.52.signal:CPUSS_DW0_TR_OUT_51
TRIGG.GROUP.MUX.9.INPUT.53.signal:CPUSS_DW0_TR_OUT_52
TRIGG.GROUP.MUX.9.INPUT.54.signal:CPUSS_DW0_TR_OUT_53
TRIGG.GROUP.MUX.9.INPUT.55.signal:CPUSS_DW0_TR_OUT_54
TRIGG.GROUP.MUX.9.INPUT.56.signal:CPUSS_DW0_TR_OUT_55
TRIGG.GROUP.MUX.9.INPUT.57.signal:CPUSS_DW0_TR_OUT_56
TRIGG.GROUP.MUX.9.INPUT.58.signal:CPUSS_DW0_TR_OUT_57
TRIGG.GROUP.MUX.9.INPUT.59.signal:CPUSS_DW0_TR_OUT_58
TRIGG.GROUP.MUX.9.INPUT.60.signal:CPUSS_DW0_TR_OUT_59
TRIGG.GROUP.MUX.9.INPUT.61.signal:CPUSS_DW0_TR_OUT_60
TRIGG.GROUP.MUX.9.INPUT.62.signal:CPUSS_DW0_TR_OUT_61
TRIGG.GROUP.MUX.9.INPUT.63.signal:CPUSS_DW0_TR_OUT_62
TRIGG.GROUP.MUX.9.INPUT.64.signal:CPUSS_DW0_TR_OUT_63
TRIGG.GROUP.MUX.9.INPUT.65.signal:CPUSS_DW0_TR_OUT_64
TRIGG.GROUP.MUX.9.INPUT.66.signal:CPUSS_DW0_TR_OUT_65
TRIGG.GROUP.MUX.9.INPUT.67.signal:CPUSS_DW0_TR_OUT_66
TRIGG.GROUP.MUX.9.INPUT.68.signal:CPUSS_DW0_TR_OUT_67
TRIGG.GROUP.MUX.9.INPUT.69.signal:CPUSS_DW0_TR_OUT_68
TRIGG.GROUP.MUX.9.INPUT.70.signal:CPUSS_DW0_TR_OUT_69
TRIGG.GROUP.MUX.9.INPUT.71.signal:CPUSS_DW0_TR_OUT_70
TRIGG.GROUP.MUX.9.INPUT.72.signal:CPUSS_DW0_TR_OUT_71
TRIGG.GROUP.MUX.9.INPUT.73.signal:CPUSS_DW0_TR_OUT_72
TRIGG.GROUP.MUX.9.INPUT.74.signal:CPUSS_DW0_TR_OUT_73
TRIGG.GROUP.MUX.9.INPUT.75.signal:CPUSS_DW0_TR_OUT_74
TRIGG.GROUP.MUX.9.INPUT.76.signal:CPUSS_DW0_TR_OUT_75
TRIGG.GROUP.MUX.9.INPUT.77.signal:CPUSS_DW0_TR_OUT_76
TRIGG.GROUP.MUX.9.INPUT.78.signal:CPUSS_DW0_TR_OUT_77
TRIGG.GROUP.MUX.9.INPUT.79.signal:CPUSS_DW0_TR_OUT_78
TRIGG.GROUP.MUX.9.INPUT.80.signal:CPUSS_DW0_TR_OUT_79
TRIGG.GROUP.MUX.9.INPUT.81.signal:CPUSS_DW0_TR_OUT_80
TRIGG.GROUP.MUX.9.INPUT.82.signal:CPUSS_DW0_TR_OUT_81
TRIGG.GROUP.MUX.9.INPUT.83.signal:CPUSS_DW0_TR_OUT_82
TRIGG.GROUP.MUX.9.INPUT.84.signal:CPUSS_DW0_TR_OUT_83
TRIGG.GROUP.MUX.9.INPUT.85.signal:CPUSS_DW0_TR_OUT_84
TRIGG.GROUP.MUX.9.INPUT.86.signal:CPUSS_DW0_TR_OUT_85
TRIGG.GROUP.MUX.9.INPUT.87.signal:CPUSS_DW0_TR_OUT_86
TRIGG.GROUP.MUX.9.INPUT.88.signal:CPUSS_DW0_TR_OUT_87
TRIGG.GROUP.MUX.9.INPUT.89.signal:CPUSS_DW0_TR_OUT_88
TRIGG.GROUP.MUX.9.INPUT.90.signal:CPUSS_DW0_TR_OUT_89
TRIGG.GROUP.MUX.9.INPUT.91.signal:CPUSS_DW0_TR_OUT_90
TRIGG.GROUP.MUX.9.INPUT.92.signal:CPUSS_DW0_TR_OUT_91
TRIGG.GROUP.MUX.9.INPUT.93.signal:SCB_0_TR_TX_REQ
TRIGG.GROUP.MUX.9.INPUT.94.signal:SCB_1_TR_TX_REQ
TRIGG.GROUP.MUX.9.INPUT.95.signal:SCB_2_TR_TX_REQ
TRIGG.GROUP.MUX.9.INPUT.96.signal:SCB_3_TR_TX_REQ
TRIGG.GROUP.MUX.9.INPUT.97.signal:SCB_4_TR_TX_REQ
TRIGG.GROUP.MUX.9.INPUT.98.signal:SCB_5_TR_TX_REQ
TRIGG.GROUP.MUX.9.INPUT.99.signal:SCB_6_TR_TX_REQ
TRIGG.GROUP.MUX.9.INPUT.100.signal:SCB_7_TR_TX_REQ
TRIGG.GROUP.MUX.9.INPUT.101.signal:SCB_0_TR_RX_REQ
TRIGG.GROUP.MUX.9.INPUT.102.signal:SCB_1_TR_RX_REQ
TRIGG.GROUP.MUX.9.INPUT.103.signal:SCB_2_TR_RX_REQ
TRIGG.GROUP.MUX.9.INPUT.104.signal:SCB_3_TR_RX_REQ
TRIGG.GROUP.MUX.9.INPUT.105.signal:SCB_4_TR_RX_REQ
TRIGG.GROUP.MUX.9.INPUT.106.signal:SCB_5_TR_RX_REQ
TRIGG.GROUP.MUX.9.INPUT.107.signal:SCB_6_TR_RX_REQ
TRIGG.GROUP.MUX.9.INPUT.108.signal:SCB_7_TR_RX_REQ
TRIGG.GROUP.MUX.9.INPUT.109.signal:SCB_0_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.9.INPUT.110.signal:SCB_1_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.9.INPUT.111.signal:SCB_2_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.9.INPUT.112.signal:SCB_3_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.9.INPUT.113.signal:SCB_4_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.9.INPUT.114.signal:SCB_5_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.9.INPUT.115.signal:SCB_6_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.9.INPUT.116.signal:SCB_7_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.9.INPUT.117.signal:CANFD_0_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.9.INPUT.118.signal:CANFD_0_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.9.INPUT.119.signal:CANFD_0_TR_DBG_DMA_REQ_2
TRIGG.GROUP.MUX.9.INPUT.120.signal:CANFD_0_TR_DBG_DMA_REQ_3
TRIGG.GROUP.MUX.9.INPUT.121.signal:CANFD_0_TR_FIFO0_0
TRIGG.GROUP.MUX.9.INPUT.122.signal:CANFD_0_TR_FIFO0_1
TRIGG.GROUP.MUX.9.INPUT.123.signal:CANFD_0_TR_FIFO0_2
TRIGG.GROUP.MUX.9.INPUT.124.signal:CANFD_0_TR_FIFO0_3
TRIGG.GROUP.MUX.9.INPUT.125.signal:CANFD_0_TR_FIFO1_0
TRIGG.GROUP.MUX.9.INPUT.126.signal:CANFD_0_TR_FIFO1_1
TRIGG.GROUP.MUX.9.INPUT.127.signal:CANFD_0_TR_FIFO1_2
TRIGG.GROUP.MUX.9.INPUT.128.signal:CANFD_0_TR_FIFO1_3
TRIGG.GROUP.MUX.9.INPUT.129.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.9.INPUT.130.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.9.INPUT.131.signal:CANFD_0_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.9.INPUT.132.signal:CANFD_0_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.9.INPUT.133.signal:CANFD_1_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.9.INPUT.134.signal:CANFD_1_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.9.INPUT.135.signal:CANFD_1_TR_DBG_DMA_REQ_2
TRIGG.GROUP.MUX.9.INPUT.136.signal:CANFD_1_TR_DBG_DMA_REQ_3
TRIGG.GROUP.MUX.9.INPUT.137.signal:CANFD_1_TR_FIFO0_0
TRIGG.GROUP.MUX.9.INPUT.138.signal:CANFD_1_TR_FIFO0_1
TRIGG.GROUP.MUX.9.INPUT.139.signal:CANFD_1_TR_FIFO0_2
TRIGG.GROUP.MUX.9.INPUT.140.signal:CANFD_1_TR_FIFO0_3
TRIGG.GROUP.MUX.9.INPUT.141.signal:CANFD_1_TR_FIFO1_0
TRIGG.GROUP.MUX.9.INPUT.142.signal:CANFD_1_TR_FIFO1_1
TRIGG.GROUP.MUX.9.INPUT.143.signal:CANFD_1_TR_FIFO1_2
TRIGG.GROUP.MUX.9.INPUT.144.signal:CANFD_1_TR_FIFO1_3
TRIGG.GROUP.MUX.9.INPUT.145.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.9.INPUT.146.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.9.INPUT.147.signal:CANFD_1_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.9.INPUT.148.signal:CANFD_1_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.9.INPUT.149.signal:CPUSS_CTI_TR_OUT_0
TRIGG.GROUP.MUX.9.INPUT.150.signal:CPUSS_CTI_TR_OUT_1
TRIGG.GROUP.MUX.9.INPUT.151.signal:CPUSS_TR_FAULT_0
TRIGG.GROUP.MUX.9.INPUT.152.signal:CPUSS_TR_FAULT_1
TRIGG.GROUP.MUX.9.INPUT.153.signal:CPUSS_TR_FAULT_2
TRIGG.GROUP.MUX.9.INPUT.154.signal:CPUSS_TR_FAULT_3
TRIGG.GROUP.MUX.9.INPUT.155.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.9.INPUT.156.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.9.INPUT.157.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.9.INPUT.158.signal:TCPWM_0_TR_OUT0_515
TRIGG.GROUP.MUX.9.INPUT.159.signal:TCPWM_0_TR_OUT0_516
TRIGG.GROUP.MUX.9.INPUT.160.signal:TCPWM_0_TR_OUT0_517
TRIGG.GROUP.MUX.9.INPUT.161.signal:TCPWM_0_TR_OUT0_518
TRIGG.GROUP.MUX.9.INPUT.162.signal:TCPWM_0_TR_OUT0_519
TRIGG.GROUP.MUX.9.INPUT.163.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.9.INPUT.164.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.9.INPUT.165.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.9.INPUT.166.signal:TCPWM_0_TR_OUT0_259
TRIGG.GROUP.MUX.9.INPUT.167.signal:TCPWM_0_TR_OUT0_260
TRIGG.GROUP.MUX.9.INPUT.168.signal:TCPWM_0_TR_OUT0_261
TRIGG.GROUP.MUX.9.INPUT.169.signal:TCPWM_0_TR_OUT0_262
TRIGG.GROUP.MUX.9.INPUT.170.signal:TCPWM_0_TR_OUT0_263
TRIGG.GROUP.MUX.9.INPUT.171.signal:TCPWM_0_TR_OUT0_264
TRIGG.GROUP.MUX.9.INPUT.172.signal:TCPWM_0_TR_OUT0_265
TRIGG.GROUP.MUX.9.INPUT.173.signal:TCPWM_0_TR_OUT0_266
TRIGG.GROUP.MUX.9.INPUT.174.signal:TCPWM_0_TR_OUT0_267
TRIGG.GROUP.MUX.9.INPUT.175.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.9.INPUT.176.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.9.INPUT.177.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.9.INPUT.178.signal:TCPWM_0_TR_OUT0_3
TRIGG.GROUP.MUX.9.INPUT.179.signal:TCPWM_0_TR_OUT0_4
TRIGG.GROUP.MUX.9.INPUT.180.signal:TCPWM_0_TR_OUT0_5
TRIGG.GROUP.MUX.9.INPUT.181.signal:TCPWM_0_TR_OUT0_6
TRIGG.GROUP.MUX.9.INPUT.182.signal:TCPWM_0_TR_OUT0_7
TRIGG.GROUP.MUX.9.INPUT.183.signal:TCPWM_0_TR_OUT0_8
TRIGG.GROUP.MUX.9.INPUT.184.signal:TCPWM_0_TR_OUT0_9
TRIGG.GROUP.MUX.9.INPUT.185.signal:TCPWM_0_TR_OUT0_10
TRIGG.GROUP.MUX.9.INPUT.186.signal:TCPWM_0_TR_OUT0_11
TRIGG.GROUP.MUX.9.INPUT.187.signal:TCPWM_0_TR_OUT0_12
TRIGG.GROUP.MUX.9.INPUT.188.signal:TCPWM_0_TR_OUT0_13
TRIGG.GROUP.MUX.9.INPUT.189.signal:TCPWM_0_TR_OUT0_14
TRIGG.GROUP.MUX.9.INPUT.190.signal:TCPWM_0_TR_OUT0_15
TRIGG.GROUP.MUX.9.INPUT.191.signal:TCPWM_0_TR_OUT0_16
TRIGG.GROUP.MUX.9.INPUT.192.signal:TCPWM_0_TR_OUT0_17
TRIGG.GROUP.MUX.9.INPUT.193.signal:TCPWM_0_TR_OUT0_18
TRIGG.GROUP.MUX.9.INPUT.194.signal:TCPWM_0_TR_OUT0_19
TRIGG.GROUP.MUX.9.INPUT.195.signal:TCPWM_0_TR_OUT0_20
TRIGG.GROUP.MUX.9.INPUT.196.signal:TCPWM_0_TR_OUT0_21
TRIGG.GROUP.MUX.9.INPUT.197.signal:TCPWM_0_TR_OUT0_22
TRIGG.GROUP.MUX.9.INPUT.198.signal:TCPWM_0_TR_OUT0_23
TRIGG.GROUP.MUX.9.INPUT.199.signal:TCPWM_0_TR_OUT0_24
TRIGG.GROUP.MUX.9.INPUT.200.signal:TCPWM_0_TR_OUT0_25
TRIGG.GROUP.MUX.9.INPUT.201.signal:TCPWM_0_TR_OUT0_26
TRIGG.GROUP.MUX.9.INPUT.202.signal:TCPWM_0_TR_OUT0_27
TRIGG.GROUP.MUX.9.INPUT.203.signal:TCPWM_0_TR_OUT0_28
TRIGG.GROUP.MUX.9.INPUT.204.signal:TCPWM_0_TR_OUT0_29
TRIGG.GROUP.MUX.9.INPUT.205.signal:TCPWM_0_TR_OUT0_30
TRIGG.GROUP.MUX.9.INPUT.206.signal:TCPWM_0_TR_OUT0_31
TRIGG.GROUP.MUX.9.INPUT.207.signal:TCPWM_0_TR_OUT0_32
TRIGG.GROUP.MUX.9.INPUT.208.signal:TCPWM_0_TR_OUT0_33
TRIGG.GROUP.MUX.9.INPUT.209.signal:TCPWM_0_TR_OUT0_34
TRIGG.GROUP.MUX.9.INPUT.210.signal:TCPWM_0_TR_OUT0_35
TRIGG.GROUP.MUX.9.INPUT.211.signal:TCPWM_0_TR_OUT0_36
TRIGG.GROUP.MUX.9.INPUT.212.signal:TCPWM_0_TR_OUT0_37
TRIGG.GROUP.MUX.9.INPUT.213.signal:TCPWM_0_TR_OUT0_38
TRIGG.GROUP.MUX.9.INPUT.214.signal:TCPWM_0_TR_OUT0_39
TRIGG.GROUP.MUX.9.INPUT.215.signal:TCPWM_0_TR_OUT0_40
TRIGG.GROUP.MUX.9.INPUT.216.signal:TCPWM_0_TR_OUT0_41
TRIGG.GROUP.MUX.9.INPUT.217.signal:TCPWM_0_TR_OUT0_42
TRIGG.GROUP.MUX.9.INPUT.218.signal:TCPWM_0_TR_OUT0_43
TRIGG.GROUP.MUX.9.INPUT.219.signal:TCPWM_0_TR_OUT0_44
TRIGG.GROUP.MUX.9.INPUT.220.signal:TCPWM_0_TR_OUT0_45
TRIGG.GROUP.MUX.9.INPUT.221.signal:TCPWM_0_TR_OUT0_46
TRIGG.GROUP.MUX.9.INPUT.222.signal:TCPWM_0_TR_OUT0_47
TRIGG.GROUP.MUX.9.INPUT.223.signal:TCPWM_0_TR_OUT0_48
TRIGG.GROUP.MUX.9.INPUT.224.signal:TCPWM_0_TR_OUT0_49
TRIGG.GROUP.MUX.9.INPUT.225.signal:TCPWM_0_TR_OUT0_50
TRIGG.GROUP.MUX.9.INPUT.226.signal:TCPWM_0_TR_OUT0_51
TRIGG.GROUP.MUX.9.INPUT.227.signal:TCPWM_0_TR_OUT0_52
TRIGG.GROUP.MUX.9.INPUT.228.signal:TCPWM_0_TR_OUT0_53
TRIGG.GROUP.MUX.9.INPUT.229.signal:TCPWM_0_TR_OUT0_54
TRIGG.GROUP.MUX.9.INPUT.230.signal:TCPWM_0_TR_OUT0_55
TRIGG.GROUP.MUX.9.INPUT.231.signal:TCPWM_0_TR_OUT0_56
TRIGG.GROUP.MUX.9.INPUT.232.signal:TCPWM_0_TR_OUT0_57
TRIGG.GROUP.MUX.9.INPUT.233.signal:TCPWM_0_TR_OUT0_58
TRIGG.GROUP.MUX.9.INPUT.234.signal:TCPWM_0_TR_OUT0_59
TRIGG.GROUP.MUX.9.INPUT.235.signal:TCPWM_0_TR_OUT0_60
TRIGG.GROUP.MUX.9.INPUT.236.signal:TCPWM_0_TR_OUT0_61
TRIGG.GROUP.MUX.9.INPUT.237.signal:TCPWM_0_TR_OUT0_62
TRIGG.GROUP.MUX.9.OUTPUT.0.signal:TR_GROUP_8_INPUT_1
TRIGG.GROUP.MUX.9.OUTPUT.1.signal:TR_GROUP_8_INPUT_2
TRIGG.GROUP.MUX.9.OUTPUT.2.signal:TR_GROUP_8_INPUT_3
TRIGG.GROUP.MUX.9.OUTPUT.3.signal:TR_GROUP_8_INPUT_4
TRIGG.GROUP.MUX.9.OUTPUT.4.signal:TR_GROUP_8_INPUT_5
TRIGG.GROUP.MUX.10.description:Reduces half of all possible triggers for debug purposes
TRIGG.GROUP.MUX.10.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188
TRIGG.GROUP.MUX.10.label:DEBUGREDUCTION2
TRIGG.GROUP.MUX.10.outputs:0,1,2,3,4
TRIGG.GROUP.MUX.10.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.10.INPUT.1.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.10.INPUT.2.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.10.INPUT.3.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.10.INPUT.4.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.10.INPUT.5.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.10.INPUT.6.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.10.INPUT.7.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.10.INPUT.8.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.10.INPUT.9.signal:CPUSS_DW1_TR_OUT_8
TRIGG.GROUP.MUX.10.INPUT.10.signal:CPUSS_DW1_TR_OUT_9
TRIGG.GROUP.MUX.10.INPUT.11.signal:CPUSS_DW1_TR_OUT_10
TRIGG.GROUP.MUX.10.INPUT.12.signal:CPUSS_DW1_TR_OUT_11
TRIGG.GROUP.MUX.10.INPUT.13.signal:CPUSS_DW1_TR_OUT_12
TRIGG.GROUP.MUX.10.INPUT.14.signal:CPUSS_DW1_TR_OUT_13
TRIGG.GROUP.MUX.10.INPUT.15.signal:CPUSS_DW1_TR_OUT_14
TRIGG.GROUP.MUX.10.INPUT.16.signal:CPUSS_DW1_TR_OUT_15
TRIGG.GROUP.MUX.10.INPUT.17.signal:CPUSS_DW1_TR_OUT_16
TRIGG.GROUP.MUX.10.INPUT.18.signal:CPUSS_DW1_TR_OUT_17
TRIGG.GROUP.MUX.10.INPUT.19.signal:CPUSS_DW1_TR_OUT_18
TRIGG.GROUP.MUX.10.INPUT.20.signal:CPUSS_DW1_TR_OUT_19
TRIGG.GROUP.MUX.10.INPUT.21.signal:CPUSS_DW1_TR_OUT_20
TRIGG.GROUP.MUX.10.INPUT.22.signal:CPUSS_DW1_TR_OUT_21
TRIGG.GROUP.MUX.10.INPUT.23.signal:CPUSS_DW1_TR_OUT_22
TRIGG.GROUP.MUX.10.INPUT.24.signal:CPUSS_DW1_TR_OUT_23
TRIGG.GROUP.MUX.10.INPUT.25.signal:CPUSS_DW1_TR_OUT_24
TRIGG.GROUP.MUX.10.INPUT.26.signal:CPUSS_DW1_TR_OUT_25
TRIGG.GROUP.MUX.10.INPUT.27.signal:CPUSS_DW1_TR_OUT_26
TRIGG.GROUP.MUX.10.INPUT.28.signal:CPUSS_DW1_TR_OUT_27
TRIGG.GROUP.MUX.10.INPUT.29.signal:CPUSS_DW1_TR_OUT_28
TRIGG.GROUP.MUX.10.INPUT.30.signal:CPUSS_DW1_TR_OUT_29
TRIGG.GROUP.MUX.10.INPUT.31.signal:CPUSS_DW1_TR_OUT_30
TRIGG.GROUP.MUX.10.INPUT.32.signal:CPUSS_DW1_TR_OUT_31
TRIGG.GROUP.MUX.10.INPUT.33.signal:CPUSS_DW1_TR_OUT_32
TRIGG.GROUP.MUX.10.INPUT.34.signal:CPUSS_DW1_TR_OUT_33
TRIGG.GROUP.MUX.10.INPUT.35.signal:CPUSS_DW1_TR_OUT_34
TRIGG.GROUP.MUX.10.INPUT.36.signal:CPUSS_DW1_TR_OUT_35
TRIGG.GROUP.MUX.10.INPUT.37.signal:CPUSS_DW1_TR_OUT_36
TRIGG.GROUP.MUX.10.INPUT.38.signal:CPUSS_DW1_TR_OUT_37
TRIGG.GROUP.MUX.10.INPUT.39.signal:CPUSS_DW1_TR_OUT_38
TRIGG.GROUP.MUX.10.INPUT.40.signal:CPUSS_DW1_TR_OUT_39
TRIGG.GROUP.MUX.10.INPUT.41.signal:CPUSS_DW1_TR_OUT_40
TRIGG.GROUP.MUX.10.INPUT.42.signal:CPUSS_DW1_TR_OUT_41
TRIGG.GROUP.MUX.10.INPUT.43.signal:CPUSS_DW1_TR_OUT_42
TRIGG.GROUP.MUX.10.INPUT.44.signal:CPUSS_DW1_TR_OUT_43
TRIGG.GROUP.MUX.10.INPUT.45.signal:CPUSS_DMAC_TR_OUT_0
TRIGG.GROUP.MUX.10.INPUT.46.signal:CPUSS_DMAC_TR_OUT_1
TRIGG.GROUP.MUX.10.INPUT.47.signal:CPUSS_DMAC_TR_OUT_2
TRIGG.GROUP.MUX.10.INPUT.48.signal:CPUSS_DMAC_TR_OUT_3
TRIGG.GROUP.MUX.10.INPUT.49.signal:TCPWM_0_TR_OUT1_512
TRIGG.GROUP.MUX.10.INPUT.50.signal:TCPWM_0_TR_OUT1_513
TRIGG.GROUP.MUX.10.INPUT.51.signal:TCPWM_0_TR_OUT1_514
TRIGG.GROUP.MUX.10.INPUT.52.signal:TCPWM_0_TR_OUT1_515
TRIGG.GROUP.MUX.10.INPUT.53.signal:TCPWM_0_TR_OUT1_516
TRIGG.GROUP.MUX.10.INPUT.54.signal:TCPWM_0_TR_OUT1_517
TRIGG.GROUP.MUX.10.INPUT.55.signal:TCPWM_0_TR_OUT1_518
TRIGG.GROUP.MUX.10.INPUT.56.signal:TCPWM_0_TR_OUT1_519
TRIGG.GROUP.MUX.10.INPUT.57.signal:TCPWM_0_TR_OUT1_256
TRIGG.GROUP.MUX.10.INPUT.58.signal:TCPWM_0_TR_OUT1_257
TRIGG.GROUP.MUX.10.INPUT.59.signal:TCPWM_0_TR_OUT1_258
TRIGG.GROUP.MUX.10.INPUT.60.signal:TCPWM_0_TR_OUT1_259
TRIGG.GROUP.MUX.10.INPUT.61.signal:TCPWM_0_TR_OUT1_260
TRIGG.GROUP.MUX.10.INPUT.62.signal:TCPWM_0_TR_OUT1_261
TRIGG.GROUP.MUX.10.INPUT.63.signal:TCPWM_0_TR_OUT1_262
TRIGG.GROUP.MUX.10.INPUT.64.signal:TCPWM_0_TR_OUT1_263
TRIGG.GROUP.MUX.10.INPUT.65.signal:TCPWM_0_TR_OUT1_264
TRIGG.GROUP.MUX.10.INPUT.66.signal:TCPWM_0_TR_OUT1_265
TRIGG.GROUP.MUX.10.INPUT.67.signal:TCPWM_0_TR_OUT1_266
TRIGG.GROUP.MUX.10.INPUT.68.signal:TCPWM_0_TR_OUT1_267
TRIGG.GROUP.MUX.10.INPUT.69.signal:TCPWM_0_TR_OUT1_0
TRIGG.GROUP.MUX.10.INPUT.70.signal:TCPWM_0_TR_OUT1_1
TRIGG.GROUP.MUX.10.INPUT.71.signal:TCPWM_0_TR_OUT1_2
TRIGG.GROUP.MUX.10.INPUT.72.signal:TCPWM_0_TR_OUT1_3
TRIGG.GROUP.MUX.10.INPUT.73.signal:TCPWM_0_TR_OUT1_4
TRIGG.GROUP.MUX.10.INPUT.74.signal:TCPWM_0_TR_OUT1_5
TRIGG.GROUP.MUX.10.INPUT.75.signal:TCPWM_0_TR_OUT1_6
TRIGG.GROUP.MUX.10.INPUT.76.signal:TCPWM_0_TR_OUT1_7
TRIGG.GROUP.MUX.10.INPUT.77.signal:TCPWM_0_TR_OUT1_8
TRIGG.GROUP.MUX.10.INPUT.78.signal:TCPWM_0_TR_OUT1_9
TRIGG.GROUP.MUX.10.INPUT.79.signal:TCPWM_0_TR_OUT1_10
TRIGG.GROUP.MUX.10.INPUT.80.signal:TCPWM_0_TR_OUT1_11
TRIGG.GROUP.MUX.10.INPUT.81.signal:TCPWM_0_TR_OUT1_12
TRIGG.GROUP.MUX.10.INPUT.82.signal:TCPWM_0_TR_OUT1_13
TRIGG.GROUP.MUX.10.INPUT.83.signal:TCPWM_0_TR_OUT1_14
TRIGG.GROUP.MUX.10.INPUT.84.signal:TCPWM_0_TR_OUT1_15
TRIGG.GROUP.MUX.10.INPUT.85.signal:TCPWM_0_TR_OUT1_16
TRIGG.GROUP.MUX.10.INPUT.86.signal:TCPWM_0_TR_OUT1_17
TRIGG.GROUP.MUX.10.INPUT.87.signal:TCPWM_0_TR_OUT1_18
TRIGG.GROUP.MUX.10.INPUT.88.signal:TCPWM_0_TR_OUT1_19
TRIGG.GROUP.MUX.10.INPUT.89.signal:TCPWM_0_TR_OUT1_20
TRIGG.GROUP.MUX.10.INPUT.90.signal:TCPWM_0_TR_OUT1_21
TRIGG.GROUP.MUX.10.INPUT.91.signal:TCPWM_0_TR_OUT1_22
TRIGG.GROUP.MUX.10.INPUT.92.signal:TCPWM_0_TR_OUT1_23
TRIGG.GROUP.MUX.10.INPUT.93.signal:TCPWM_0_TR_OUT1_24
TRIGG.GROUP.MUX.10.INPUT.94.signal:TCPWM_0_TR_OUT1_25
TRIGG.GROUP.MUX.10.INPUT.95.signal:TCPWM_0_TR_OUT1_26
TRIGG.GROUP.MUX.10.INPUT.96.signal:TCPWM_0_TR_OUT1_27
TRIGG.GROUP.MUX.10.INPUT.97.signal:TCPWM_0_TR_OUT1_28
TRIGG.GROUP.MUX.10.INPUT.98.signal:TCPWM_0_TR_OUT1_29
TRIGG.GROUP.MUX.10.INPUT.99.signal:TCPWM_0_TR_OUT1_30
TRIGG.GROUP.MUX.10.INPUT.100.signal:TCPWM_0_TR_OUT1_31
TRIGG.GROUP.MUX.10.INPUT.101.signal:TCPWM_0_TR_OUT1_32
TRIGG.GROUP.MUX.10.INPUT.102.signal:TCPWM_0_TR_OUT1_33
TRIGG.GROUP.MUX.10.INPUT.103.signal:TCPWM_0_TR_OUT1_34
TRIGG.GROUP.MUX.10.INPUT.104.signal:TCPWM_0_TR_OUT1_35
TRIGG.GROUP.MUX.10.INPUT.105.signal:TCPWM_0_TR_OUT1_36
TRIGG.GROUP.MUX.10.INPUT.106.signal:TCPWM_0_TR_OUT1_37
TRIGG.GROUP.MUX.10.INPUT.107.signal:TCPWM_0_TR_OUT1_38
TRIGG.GROUP.MUX.10.INPUT.108.signal:TCPWM_0_TR_OUT1_39
TRIGG.GROUP.MUX.10.INPUT.109.signal:TCPWM_0_TR_OUT1_40
TRIGG.GROUP.MUX.10.INPUT.110.signal:TCPWM_0_TR_OUT1_41
TRIGG.GROUP.MUX.10.INPUT.111.signal:TCPWM_0_TR_OUT1_42
TRIGG.GROUP.MUX.10.INPUT.112.signal:TCPWM_0_TR_OUT1_43
TRIGG.GROUP.MUX.10.INPUT.113.signal:TCPWM_0_TR_OUT1_44
TRIGG.GROUP.MUX.10.INPUT.114.signal:TCPWM_0_TR_OUT1_45
TRIGG.GROUP.MUX.10.INPUT.115.signal:TCPWM_0_TR_OUT1_46
TRIGG.GROUP.MUX.10.INPUT.116.signal:TCPWM_0_TR_OUT1_47
TRIGG.GROUP.MUX.10.INPUT.117.signal:TCPWM_0_TR_OUT1_48
TRIGG.GROUP.MUX.10.INPUT.118.signal:TCPWM_0_TR_OUT1_49
TRIGG.GROUP.MUX.10.INPUT.119.signal:TCPWM_0_TR_OUT1_50
TRIGG.GROUP.MUX.10.INPUT.120.signal:TCPWM_0_TR_OUT1_51
TRIGG.GROUP.MUX.10.INPUT.121.signal:TCPWM_0_TR_OUT1_52
TRIGG.GROUP.MUX.10.INPUT.122.signal:TCPWM_0_TR_OUT1_53
TRIGG.GROUP.MUX.10.INPUT.123.signal:TCPWM_0_TR_OUT1_54
TRIGG.GROUP.MUX.10.INPUT.124.signal:TCPWM_0_TR_OUT1_55
TRIGG.GROUP.MUX.10.INPUT.125.signal:TCPWM_0_TR_OUT1_56
TRIGG.GROUP.MUX.10.INPUT.126.signal:TCPWM_0_TR_OUT1_57
TRIGG.GROUP.MUX.10.INPUT.127.signal:TCPWM_0_TR_OUT1_58
TRIGG.GROUP.MUX.10.INPUT.128.signal:TCPWM_0_TR_OUT1_59
TRIGG.GROUP.MUX.10.INPUT.129.signal:TCPWM_0_TR_OUT1_60
TRIGG.GROUP.MUX.10.INPUT.130.signal:TCPWM_0_TR_OUT1_61
TRIGG.GROUP.MUX.10.INPUT.131.signal:TCPWM_0_TR_OUT1_62
TRIGG.GROUP.MUX.10.INPUT.132.signal:PASS_0_TR_SAR_GEN_OUT_0
TRIGG.GROUP.MUX.10.INPUT.133.signal:PASS_0_TR_SAR_GEN_OUT_1
TRIGG.GROUP.MUX.10.INPUT.134.signal:PASS_0_TR_SAR_GEN_OUT_2
TRIGG.GROUP.MUX.10.INPUT.135.signal:PASS_0_TR_SAR_GEN_OUT_3
TRIGG.GROUP.MUX.10.INPUT.136.signal:PASS_0_TR_SAR_GEN_OUT_4
TRIGG.GROUP.MUX.10.INPUT.137.signal:PASS_0_TR_SAR_GEN_OUT_5
TRIGG.GROUP.MUX.10.INPUT.138.signal:EVTGEN_0_TR_OUT_0
TRIGG.GROUP.MUX.10.INPUT.139.signal:EVTGEN_0_TR_OUT_1
TRIGG.GROUP.MUX.10.INPUT.140.signal:EVTGEN_0_TR_OUT_2
TRIGG.GROUP.MUX.10.INPUT.141.signal:EVTGEN_0_TR_OUT_3
TRIGG.GROUP.MUX.10.INPUT.142.signal:EVTGEN_0_TR_OUT_4
TRIGG.GROUP.MUX.10.INPUT.143.signal:EVTGEN_0_TR_OUT_5
TRIGG.GROUP.MUX.10.INPUT.144.signal:EVTGEN_0_TR_OUT_6
TRIGG.GROUP.MUX.10.INPUT.145.signal:EVTGEN_0_TR_OUT_7
TRIGG.GROUP.MUX.10.INPUT.146.signal:EVTGEN_0_TR_OUT_8
TRIGG.GROUP.MUX.10.INPUT.147.signal:EVTGEN_0_TR_OUT_9
TRIGG.GROUP.MUX.10.INPUT.148.signal:EVTGEN_0_TR_OUT_10
TRIGG.GROUP.MUX.10.INPUT.149.signal:CXPI_0_TR_TX_REQ_0
TRIGG.GROUP.MUX.10.INPUT.150.signal:CXPI_0_TR_TX_REQ_1
TRIGG.GROUP.MUX.10.INPUT.151.signal:CXPI_0_TR_TX_REQ_2
TRIGG.GROUP.MUX.10.INPUT.152.signal:CXPI_0_TR_TX_REQ_3
TRIGG.GROUP.MUX.10.INPUT.153.signal:CXPI_0_TR_RX_REQ_0
TRIGG.GROUP.MUX.10.INPUT.154.signal:CXPI_0_TR_RX_REQ_1
TRIGG.GROUP.MUX.10.INPUT.155.signal:CXPI_0_TR_RX_REQ_2
TRIGG.GROUP.MUX.10.INPUT.156.signal:CXPI_0_TR_RX_REQ_3
TRIGG.GROUP.MUX.10.INPUT.157.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.10.INPUT.158.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.10.INPUT.159.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.10.INPUT.160.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.10.INPUT.161.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.10.INPUT.162.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.10.INPUT.163.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.10.INPUT.164.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.10.INPUT.165.signal:PERI_TR_IO_INPUT_8
TRIGG.GROUP.MUX.10.INPUT.166.signal:PERI_TR_IO_INPUT_9
TRIGG.GROUP.MUX.10.INPUT.167.signal:PERI_TR_IO_INPUT_10
TRIGG.GROUP.MUX.10.INPUT.168.signal:PERI_TR_IO_INPUT_11
TRIGG.GROUP.MUX.10.INPUT.169.signal:PERI_TR_IO_INPUT_12
TRIGG.GROUP.MUX.10.INPUT.170.signal:PERI_TR_IO_INPUT_13
TRIGG.GROUP.MUX.10.INPUT.171.signal:PERI_TR_IO_INPUT_14
TRIGG.GROUP.MUX.10.INPUT.172.signal:PERI_TR_IO_INPUT_15
TRIGG.GROUP.MUX.10.INPUT.173.signal:PERI_TR_IO_INPUT_16
TRIGG.GROUP.MUX.10.INPUT.174.signal:PERI_TR_IO_INPUT_17
TRIGG.GROUP.MUX.10.INPUT.175.signal:PERI_TR_IO_INPUT_18
TRIGG.GROUP.MUX.10.INPUT.176.signal:PERI_TR_IO_INPUT_19
TRIGG.GROUP.MUX.10.INPUT.177.signal:PERI_TR_IO_INPUT_20
TRIGG.GROUP.MUX.10.INPUT.178.signal:PERI_TR_IO_INPUT_21
TRIGG.GROUP.MUX.10.INPUT.179.signal:PERI_TR_IO_INPUT_22
TRIGG.GROUP.MUX.10.INPUT.180.signal:PERI_TR_IO_INPUT_23
TRIGG.GROUP.MUX.10.INPUT.181.signal:PERI_TR_IO_INPUT_24
TRIGG.GROUP.MUX.10.INPUT.182.signal:PERI_TR_IO_INPUT_25
TRIGG.GROUP.MUX.10.INPUT.183.signal:PERI_TR_IO_INPUT_26
TRIGG.GROUP.MUX.10.INPUT.184.signal:PERI_TR_IO_INPUT_27
TRIGG.GROUP.MUX.10.INPUT.185.signal:PERI_TR_IO_INPUT_28
TRIGG.GROUP.MUX.10.INPUT.186.signal:PERI_TR_IO_INPUT_29
TRIGG.GROUP.MUX.10.INPUT.187.signal:PERI_TR_IO_INPUT_30
TRIGG.GROUP.MUX.10.INPUT.188.signal:PERI_TR_IO_INPUT_31
TRIGG.GROUP.MUX.10.OUTPUT.0.signal:TR_GROUP_8_INPUT_6
TRIGG.GROUP.MUX.10.OUTPUT.1.signal:TR_GROUP_8_INPUT_7
TRIGG.GROUP.MUX.10.OUTPUT.2.signal:TR_GROUP_8_INPUT_8
TRIGG.GROUP.MUX.10.OUTPUT.3.signal:TR_GROUP_8_INPUT_9
TRIGG.GROUP.MUX.10.OUTPUT.4.signal:TR_GROUP_8_INPUT_10
TRIGG.GROUP.ONETOONE.triggers:0,1,2,3,4,5,6,7,8,9,10
TRIGG.GROUP.ONETOONE.0.description:TCPWM to LIN
TRIGG.GROUP.ONETOONE.0.inputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.ONETOONE.0.label:TCPWM_TO_LIN
TRIGG.GROUP.ONETOONE.0.outputs:0,1,2,3,4,6,7,8,9
TRIGG.GROUP.ONETOONE.0.INPUT.0.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.ONETOONE.0.INPUT.1.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.ONETOONE.0.INPUT.2.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.ONETOONE.0.INPUT.3.signal:TCPWM_0_TR_OUT0_3
TRIGG.GROUP.ONETOONE.0.INPUT.4.signal:TCPWM_0_TR_OUT0_4
TRIGG.GROUP.ONETOONE.0.INPUT.5.signal:TCPWM_0_TR_OUT0_5
TRIGG.GROUP.ONETOONE.0.INPUT.6.signal:TCPWM_0_TR_OUT0_6
TRIGG.GROUP.ONETOONE.0.INPUT.7.signal:TCPWM_0_TR_OUT0_7
TRIGG.GROUP.ONETOONE.0.INPUT.8.signal:TCPWM_0_TR_OUT0_8
TRIGG.GROUP.ONETOONE.0.INPUT.9.signal:TCPWM_0_TR_OUT0_9
TRIGG.GROUP.ONETOONE.0.INPUT.10.signal:TCPWM_0_TR_OUT0_10
TRIGG.GROUP.ONETOONE.0.INPUT.11.signal:TCPWM_0_TR_OUT0_11
TRIGG.GROUP.ONETOONE.0.OUTPUT.0.signal:LIN_0_TR_CMD_TX_HEADER_0
TRIGG.GROUP.ONETOONE.0.OUTPUT.1.signal:LIN_0_TR_CMD_TX_HEADER_1
TRIGG.GROUP.ONETOONE.0.OUTPUT.2.signal:LIN_0_TR_CMD_TX_HEADER_2
TRIGG.GROUP.ONETOONE.0.OUTPUT.3.signal:LIN_0_TR_CMD_TX_HEADER_3
TRIGG.GROUP.ONETOONE.0.OUTPUT.4.signal:LIN_0_TR_CMD_TX_HEADER_4
TRIGG.GROUP.ONETOONE.0.OUTPUT.6.signal:LIN_0_TR_CMD_TX_HEADER_6
TRIGG.GROUP.ONETOONE.0.OUTPUT.7.signal:LIN_0_TR_CMD_TX_HEADER_7
TRIGG.GROUP.ONETOONE.0.OUTPUT.8.signal:LIN_0_TR_CMD_TX_HEADER_8
TRIGG.GROUP.ONETOONE.0.OUTPUT.9.signal:LIN_0_TR_CMD_TX_HEADER_9
TRIGG.GROUP.ONETOONE.1.description:PWM Group 0 to PASS direct connect
TRIGG.GROUP.ONETOONE.1.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63
TRIGG.GROUP.ONETOONE.1.label:PWM0_TO_PASS
TRIGG.GROUP.ONETOONE.1.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63
TRIGG.GROUP.ONETOONE.1.INPUT.0.signal:TCPWM_0_TR_OUT1_256
TRIGG.GROUP.ONETOONE.1.INPUT.1.signal:TCPWM_0_TR_OUT1_259
TRIGG.GROUP.ONETOONE.1.INPUT.2.signal:TCPWM_0_TR_OUT1_262
TRIGG.GROUP.ONETOONE.1.INPUT.3.signal:TCPWM_0_TR_OUT1_265
TRIGG.GROUP.ONETOONE.1.INPUT.4.signal:TCPWM_0_TR_OUT1_0
TRIGG.GROUP.ONETOONE.1.INPUT.5.signal:TCPWM_0_TR_OUT1_1
TRIGG.GROUP.ONETOONE.1.INPUT.6.signal:TCPWM_0_TR_OUT1_2
TRIGG.GROUP.ONETOONE.1.INPUT.7.signal:TCPWM_0_TR_OUT1_3
TRIGG.GROUP.ONETOONE.1.INPUT.8.signal:TCPWM_0_TR_OUT1_4
TRIGG.GROUP.ONETOONE.1.INPUT.9.signal:TCPWM_0_TR_OUT1_5
TRIGG.GROUP.ONETOONE.1.INPUT.10.signal:TCPWM_0_TR_OUT1_6
TRIGG.GROUP.ONETOONE.1.INPUT.11.signal:TCPWM_0_TR_OUT1_7
TRIGG.GROUP.ONETOONE.1.INPUT.12.signal:TCPWM_0_TR_OUT1_8
TRIGG.GROUP.ONETOONE.1.INPUT.13.signal:TCPWM_0_TR_OUT1_9
TRIGG.GROUP.ONETOONE.1.INPUT.14.signal:TCPWM_0_TR_OUT1_10
TRIGG.GROUP.ONETOONE.1.INPUT.15.signal:TCPWM_0_TR_OUT1_11
TRIGG.GROUP.ONETOONE.1.INPUT.16.signal:TCPWM_0_TR_OUT1_12
TRIGG.GROUP.ONETOONE.1.INPUT.17.signal:TCPWM_0_TR_OUT1_13
TRIGG.GROUP.ONETOONE.1.INPUT.18.signal:TCPWM_0_TR_OUT1_14
TRIGG.GROUP.ONETOONE.1.INPUT.19.signal:TCPWM_0_TR_OUT1_15
TRIGG.GROUP.ONETOONE.1.INPUT.20.signal:TCPWM_0_TR_OUT1_16
TRIGG.GROUP.ONETOONE.1.INPUT.21.signal:TCPWM_0_TR_OUT1_17
TRIGG.GROUP.ONETOONE.1.INPUT.22.signal:TCPWM_0_TR_OUT1_18
TRIGG.GROUP.ONETOONE.1.INPUT.23.signal:TCPWM_0_TR_OUT1_19
TRIGG.GROUP.ONETOONE.1.INPUT.24.signal:TCPWM_0_TR_OUT1_257
TRIGG.GROUP.ONETOONE.1.INPUT.25.signal:TCPWM_0_TR_OUT1_260
TRIGG.GROUP.ONETOONE.1.INPUT.26.signal:TCPWM_0_TR_OUT1_263
TRIGG.GROUP.ONETOONE.1.INPUT.27.signal:TCPWM_0_TR_OUT1_266
TRIGG.GROUP.ONETOONE.1.INPUT.28.signal:TCPWM_0_TR_OUT1_20
TRIGG.GROUP.ONETOONE.1.INPUT.29.signal:TCPWM_0_TR_OUT1_21
TRIGG.GROUP.ONETOONE.1.INPUT.30.signal:TCPWM_0_TR_OUT1_22
TRIGG.GROUP.ONETOONE.1.INPUT.31.signal:TCPWM_0_TR_OUT1_23
TRIGG.GROUP.ONETOONE.1.INPUT.32.signal:TCPWM_0_TR_OUT1_24
TRIGG.GROUP.ONETOONE.1.INPUT.33.signal:TCPWM_0_TR_OUT1_25
TRIGG.GROUP.ONETOONE.1.INPUT.34.signal:TCPWM_0_TR_OUT1_26
TRIGG.GROUP.ONETOONE.1.INPUT.35.signal:TCPWM_0_TR_OUT1_27
TRIGG.GROUP.ONETOONE.1.INPUT.36.signal:TCPWM_0_TR_OUT1_28
TRIGG.GROUP.ONETOONE.1.INPUT.37.signal:TCPWM_0_TR_OUT1_29
TRIGG.GROUP.ONETOONE.1.INPUT.38.signal:TCPWM_0_TR_OUT1_30
TRIGG.GROUP.ONETOONE.1.INPUT.39.signal:TCPWM_0_TR_OUT1_31
TRIGG.GROUP.ONETOONE.1.INPUT.40.signal:TCPWM_0_TR_OUT1_32
TRIGG.GROUP.ONETOONE.1.INPUT.41.signal:TCPWM_0_TR_OUT1_33
TRIGG.GROUP.ONETOONE.1.INPUT.42.signal:TCPWM_0_TR_OUT1_34
TRIGG.GROUP.ONETOONE.1.INPUT.43.signal:TCPWM_0_TR_OUT1_35
TRIGG.GROUP.ONETOONE.1.INPUT.44.signal:TCPWM_0_TR_OUT1_36
TRIGG.GROUP.ONETOONE.1.INPUT.45.signal:TCPWM_0_TR_OUT1_37
TRIGG.GROUP.ONETOONE.1.INPUT.46.signal:TCPWM_0_TR_OUT1_38
TRIGG.GROUP.ONETOONE.1.INPUT.47.signal:TCPWM_0_TR_OUT1_39
TRIGG.GROUP.ONETOONE.1.INPUT.48.signal:TCPWM_0_TR_OUT1_40
TRIGG.GROUP.ONETOONE.1.INPUT.49.signal:TCPWM_0_TR_OUT1_41
TRIGG.GROUP.ONETOONE.1.INPUT.50.signal:TCPWM_0_TR_OUT1_42
TRIGG.GROUP.ONETOONE.1.INPUT.51.signal:TCPWM_0_TR_OUT1_43
TRIGG.GROUP.ONETOONE.1.INPUT.52.signal:TCPWM_0_TR_OUT1_44
TRIGG.GROUP.ONETOONE.1.INPUT.53.signal:TCPWM_0_TR_OUT1_45
TRIGG.GROUP.ONETOONE.1.INPUT.54.signal:TCPWM_0_TR_OUT1_46
TRIGG.GROUP.ONETOONE.1.INPUT.55.signal:TCPWM_0_TR_OUT1_47
TRIGG.GROUP.ONETOONE.1.INPUT.56.signal:TCPWM_0_TR_OUT1_258
TRIGG.GROUP.ONETOONE.1.INPUT.57.signal:TCPWM_0_TR_OUT1_261
TRIGG.GROUP.ONETOONE.1.INPUT.58.signal:TCPWM_0_TR_OUT1_264
TRIGG.GROUP.ONETOONE.1.INPUT.59.signal:TCPWM_0_TR_OUT1_267
TRIGG.GROUP.ONETOONE.1.INPUT.60.signal:TCPWM_0_TR_OUT1_48
TRIGG.GROUP.ONETOONE.1.INPUT.61.signal:TCPWM_0_TR_OUT1_49
TRIGG.GROUP.ONETOONE.1.INPUT.62.signal:TCPWM_0_TR_OUT1_50
TRIGG.GROUP.ONETOONE.1.INPUT.63.signal:TCPWM_0_TR_OUT1_51
TRIGG.GROUP.ONETOONE.1.OUTPUT.0.signal:PASS_0_TR_SAR_CH_IN_0
TRIGG.GROUP.ONETOONE.1.OUTPUT.1.signal:PASS_0_TR_SAR_CH_IN_1
TRIGG.GROUP.ONETOONE.1.OUTPUT.2.signal:PASS_0_TR_SAR_CH_IN_2
TRIGG.GROUP.ONETOONE.1.OUTPUT.3.signal:PASS_0_TR_SAR_CH_IN_3
TRIGG.GROUP.ONETOONE.1.OUTPUT.4.signal:PASS_0_TR_SAR_CH_IN_4
TRIGG.GROUP.ONETOONE.1.OUTPUT.5.signal:PASS_0_TR_SAR_CH_IN_5
TRIGG.GROUP.ONETOONE.1.OUTPUT.6.signal:PASS_0_TR_SAR_CH_IN_6
TRIGG.GROUP.ONETOONE.1.OUTPUT.7.signal:PASS_0_TR_SAR_CH_IN_7
TRIGG.GROUP.ONETOONE.1.OUTPUT.8.signal:PASS_0_TR_SAR_CH_IN_8
TRIGG.GROUP.ONETOONE.1.OUTPUT.9.signal:PASS_0_TR_SAR_CH_IN_9
TRIGG.GROUP.ONETOONE.1.OUTPUT.10.signal:PASS_0_TR_SAR_CH_IN_10
TRIGG.GROUP.ONETOONE.1.OUTPUT.11.signal:PASS_0_TR_SAR_CH_IN_11
TRIGG.GROUP.ONETOONE.1.OUTPUT.12.signal:PASS_0_TR_SAR_CH_IN_12
TRIGG.GROUP.ONETOONE.1.OUTPUT.13.signal:PASS_0_TR_SAR_CH_IN_13
TRIGG.GROUP.ONETOONE.1.OUTPUT.14.signal:PASS_0_TR_SAR_CH_IN_14
TRIGG.GROUP.ONETOONE.1.OUTPUT.15.signal:PASS_0_TR_SAR_CH_IN_15
TRIGG.GROUP.ONETOONE.1.OUTPUT.16.signal:PASS_0_TR_SAR_CH_IN_16
TRIGG.GROUP.ONETOONE.1.OUTPUT.17.signal:PASS_0_TR_SAR_CH_IN_17
TRIGG.GROUP.ONETOONE.1.OUTPUT.18.signal:PASS_0_TR_SAR_CH_IN_18
TRIGG.GROUP.ONETOONE.1.OUTPUT.19.signal:PASS_0_TR_SAR_CH_IN_19
TRIGG.GROUP.ONETOONE.1.OUTPUT.20.signal:PASS_0_TR_SAR_CH_IN_20
TRIGG.GROUP.ONETOONE.1.OUTPUT.21.signal:PASS_0_TR_SAR_CH_IN_21
TRIGG.GROUP.ONETOONE.1.OUTPUT.22.signal:PASS_0_TR_SAR_CH_IN_22
TRIGG.GROUP.ONETOONE.1.OUTPUT.23.signal:PASS_0_TR_SAR_CH_IN_23
TRIGG.GROUP.ONETOONE.1.OUTPUT.24.signal:PASS_0_TR_SAR_CH_IN_32
TRIGG.GROUP.ONETOONE.1.OUTPUT.25.signal:PASS_0_TR_SAR_CH_IN_33
TRIGG.GROUP.ONETOONE.1.OUTPUT.26.signal:PASS_0_TR_SAR_CH_IN_34
TRIGG.GROUP.ONETOONE.1.OUTPUT.27.signal:PASS_0_TR_SAR_CH_IN_35
TRIGG.GROUP.ONETOONE.1.OUTPUT.28.signal:PASS_0_TR_SAR_CH_IN_36
TRIGG.GROUP.ONETOONE.1.OUTPUT.29.signal:PASS_0_TR_SAR_CH_IN_37
TRIGG.GROUP.ONETOONE.1.OUTPUT.30.signal:PASS_0_TR_SAR_CH_IN_38
TRIGG.GROUP.ONETOONE.1.OUTPUT.31.signal:PASS_0_TR_SAR_CH_IN_39
TRIGG.GROUP.ONETOONE.1.OUTPUT.32.signal:PASS_0_TR_SAR_CH_IN_40
TRIGG.GROUP.ONETOONE.1.OUTPUT.33.signal:PASS_0_TR_SAR_CH_IN_41
TRIGG.GROUP.ONETOONE.1.OUTPUT.34.signal:PASS_0_TR_SAR_CH_IN_42
TRIGG.GROUP.ONETOONE.1.OUTPUT.35.signal:PASS_0_TR_SAR_CH_IN_43
TRIGG.GROUP.ONETOONE.1.OUTPUT.36.signal:PASS_0_TR_SAR_CH_IN_44
TRIGG.GROUP.ONETOONE.1.OUTPUT.37.signal:PASS_0_TR_SAR_CH_IN_45
TRIGG.GROUP.ONETOONE.1.OUTPUT.38.signal:PASS_0_TR_SAR_CH_IN_46
TRIGG.GROUP.ONETOONE.1.OUTPUT.39.signal:PASS_0_TR_SAR_CH_IN_47
TRIGG.GROUP.ONETOONE.1.OUTPUT.40.signal:PASS_0_TR_SAR_CH_IN_48
TRIGG.GROUP.ONETOONE.1.OUTPUT.41.signal:PASS_0_TR_SAR_CH_IN_49
TRIGG.GROUP.ONETOONE.1.OUTPUT.42.signal:PASS_0_TR_SAR_CH_IN_50
TRIGG.GROUP.ONETOONE.1.OUTPUT.43.signal:PASS_0_TR_SAR_CH_IN_51
TRIGG.GROUP.ONETOONE.1.OUTPUT.44.signal:PASS_0_TR_SAR_CH_IN_52
TRIGG.GROUP.ONETOONE.1.OUTPUT.45.signal:PASS_0_TR_SAR_CH_IN_53
TRIGG.GROUP.ONETOONE.1.OUTPUT.46.signal:PASS_0_TR_SAR_CH_IN_54
TRIGG.GROUP.ONETOONE.1.OUTPUT.47.signal:PASS_0_TR_SAR_CH_IN_55
TRIGG.GROUP.ONETOONE.1.OUTPUT.48.signal:PASS_0_TR_SAR_CH_IN_56
TRIGG.GROUP.ONETOONE.1.OUTPUT.49.signal:PASS_0_TR_SAR_CH_IN_57
TRIGG.GROUP.ONETOONE.1.OUTPUT.50.signal:PASS_0_TR_SAR_CH_IN_58
TRIGG.GROUP.ONETOONE.1.OUTPUT.51.signal:PASS_0_TR_SAR_CH_IN_59
TRIGG.GROUP.ONETOONE.1.OUTPUT.52.signal:PASS_0_TR_SAR_CH_IN_60
TRIGG.GROUP.ONETOONE.1.OUTPUT.53.signal:PASS_0_TR_SAR_CH_IN_61
TRIGG.GROUP.ONETOONE.1.OUTPUT.54.signal:PASS_0_TR_SAR_CH_IN_62
TRIGG.GROUP.ONETOONE.1.OUTPUT.55.signal:PASS_0_TR_SAR_CH_IN_63
TRIGG.GROUP.ONETOONE.1.OUTPUT.56.signal:PASS_0_TR_SAR_CH_IN_64
TRIGG.GROUP.ONETOONE.1.OUTPUT.57.signal:PASS_0_TR_SAR_CH_IN_65
TRIGG.GROUP.ONETOONE.1.OUTPUT.58.signal:PASS_0_TR_SAR_CH_IN_66
TRIGG.GROUP.ONETOONE.1.OUTPUT.59.signal:PASS_0_TR_SAR_CH_IN_67
TRIGG.GROUP.ONETOONE.1.OUTPUT.60.signal:PASS_0_TR_SAR_CH_IN_68
TRIGG.GROUP.ONETOONE.1.OUTPUT.61.signal:PASS_0_TR_SAR_CH_IN_69
TRIGG.GROUP.ONETOONE.1.OUTPUT.62.signal:PASS_0_TR_SAR_CH_IN_70
TRIGG.GROUP.ONETOONE.1.OUTPUT.63.signal:PASS_0_TR_SAR_CH_IN_71
TRIGG.GROUP.ONETOONE.2.description:PASS to DW0 direct connect
TRIGG.GROUP.ONETOONE.2.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63
TRIGG.GROUP.ONETOONE.2.label:PASS_TO_DW0
TRIGG.GROUP.ONETOONE.2.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63
TRIGG.GROUP.ONETOONE.2.INPUT.0.signal:PASS_0_TR_SAR_CH_DONE_0
TRIGG.GROUP.ONETOONE.2.INPUT.1.signal:PASS_0_TR_SAR_CH_DONE_1
TRIGG.GROUP.ONETOONE.2.INPUT.2.signal:PASS_0_TR_SAR_CH_DONE_2
TRIGG.GROUP.ONETOONE.2.INPUT.3.signal:PASS_0_TR_SAR_CH_DONE_3
TRIGG.GROUP.ONETOONE.2.INPUT.4.signal:PASS_0_TR_SAR_CH_DONE_4
TRIGG.GROUP.ONETOONE.2.INPUT.5.signal:PASS_0_TR_SAR_CH_DONE_5
TRIGG.GROUP.ONETOONE.2.INPUT.6.signal:PASS_0_TR_SAR_CH_DONE_6
TRIGG.GROUP.ONETOONE.2.INPUT.7.signal:PASS_0_TR_SAR_CH_DONE_7
TRIGG.GROUP.ONETOONE.2.INPUT.8.signal:PASS_0_TR_SAR_CH_DONE_8
TRIGG.GROUP.ONETOONE.2.INPUT.9.signal:PASS_0_TR_SAR_CH_DONE_9
TRIGG.GROUP.ONETOONE.2.INPUT.10.signal:PASS_0_TR_SAR_CH_DONE_10
TRIGG.GROUP.ONETOONE.2.INPUT.11.signal:PASS_0_TR_SAR_CH_DONE_11
TRIGG.GROUP.ONETOONE.2.INPUT.12.signal:PASS_0_TR_SAR_CH_DONE_12
TRIGG.GROUP.ONETOONE.2.INPUT.13.signal:PASS_0_TR_SAR_CH_DONE_13
TRIGG.GROUP.ONETOONE.2.INPUT.14.signal:PASS_0_TR_SAR_CH_DONE_14
TRIGG.GROUP.ONETOONE.2.INPUT.15.signal:PASS_0_TR_SAR_CH_DONE_15
TRIGG.GROUP.ONETOONE.2.INPUT.16.signal:PASS_0_TR_SAR_CH_DONE_16
TRIGG.GROUP.ONETOONE.2.INPUT.17.signal:PASS_0_TR_SAR_CH_DONE_17
TRIGG.GROUP.ONETOONE.2.INPUT.18.signal:PASS_0_TR_SAR_CH_DONE_18
TRIGG.GROUP.ONETOONE.2.INPUT.19.signal:PASS_0_TR_SAR_CH_DONE_19
TRIGG.GROUP.ONETOONE.2.INPUT.20.signal:PASS_0_TR_SAR_CH_DONE_20
TRIGG.GROUP.ONETOONE.2.INPUT.21.signal:PASS_0_TR_SAR_CH_DONE_21
TRIGG.GROUP.ONETOONE.2.INPUT.22.signal:PASS_0_TR_SAR_CH_DONE_22
TRIGG.GROUP.ONETOONE.2.INPUT.23.signal:PASS_0_TR_SAR_CH_DONE_23
TRIGG.GROUP.ONETOONE.2.INPUT.24.signal:PASS_0_TR_SAR_CH_DONE_32
TRIGG.GROUP.ONETOONE.2.INPUT.25.signal:PASS_0_TR_SAR_CH_DONE_33
TRIGG.GROUP.ONETOONE.2.INPUT.26.signal:PASS_0_TR_SAR_CH_DONE_34
TRIGG.GROUP.ONETOONE.2.INPUT.27.signal:PASS_0_TR_SAR_CH_DONE_35
TRIGG.GROUP.ONETOONE.2.INPUT.28.signal:PASS_0_TR_SAR_CH_DONE_36
TRIGG.GROUP.ONETOONE.2.INPUT.29.signal:PASS_0_TR_SAR_CH_DONE_37
TRIGG.GROUP.ONETOONE.2.INPUT.30.signal:PASS_0_TR_SAR_CH_DONE_38
TRIGG.GROUP.ONETOONE.2.INPUT.31.signal:PASS_0_TR_SAR_CH_DONE_39
TRIGG.GROUP.ONETOONE.2.INPUT.32.signal:PASS_0_TR_SAR_CH_DONE_40
TRIGG.GROUP.ONETOONE.2.INPUT.33.signal:PASS_0_TR_SAR_CH_DONE_41
TRIGG.GROUP.ONETOONE.2.INPUT.34.signal:PASS_0_TR_SAR_CH_DONE_42
TRIGG.GROUP.ONETOONE.2.INPUT.35.signal:PASS_0_TR_SAR_CH_DONE_43
TRIGG.GROUP.ONETOONE.2.INPUT.36.signal:PASS_0_TR_SAR_CH_DONE_44
TRIGG.GROUP.ONETOONE.2.INPUT.37.signal:PASS_0_TR_SAR_CH_DONE_45
TRIGG.GROUP.ONETOONE.2.INPUT.38.signal:PASS_0_TR_SAR_CH_DONE_46
TRIGG.GROUP.ONETOONE.2.INPUT.39.signal:PASS_0_TR_SAR_CH_DONE_47
TRIGG.GROUP.ONETOONE.2.INPUT.40.signal:PASS_0_TR_SAR_CH_DONE_48
TRIGG.GROUP.ONETOONE.2.INPUT.41.signal:PASS_0_TR_SAR_CH_DONE_49
TRIGG.GROUP.ONETOONE.2.INPUT.42.signal:PASS_0_TR_SAR_CH_DONE_50
TRIGG.GROUP.ONETOONE.2.INPUT.43.signal:PASS_0_TR_SAR_CH_DONE_51
TRIGG.GROUP.ONETOONE.2.INPUT.44.signal:PASS_0_TR_SAR_CH_DONE_52
TRIGG.GROUP.ONETOONE.2.INPUT.45.signal:PASS_0_TR_SAR_CH_DONE_53
TRIGG.GROUP.ONETOONE.2.INPUT.46.signal:PASS_0_TR_SAR_CH_DONE_54
TRIGG.GROUP.ONETOONE.2.INPUT.47.signal:PASS_0_TR_SAR_CH_DONE_55
TRIGG.GROUP.ONETOONE.2.INPUT.48.signal:PASS_0_TR_SAR_CH_DONE_56
TRIGG.GROUP.ONETOONE.2.INPUT.49.signal:PASS_0_TR_SAR_CH_DONE_57
TRIGG.GROUP.ONETOONE.2.INPUT.50.signal:PASS_0_TR_SAR_CH_DONE_58
TRIGG.GROUP.ONETOONE.2.INPUT.51.signal:PASS_0_TR_SAR_CH_DONE_59
TRIGG.GROUP.ONETOONE.2.INPUT.52.signal:PASS_0_TR_SAR_CH_DONE_60
TRIGG.GROUP.ONETOONE.2.INPUT.53.signal:PASS_0_TR_SAR_CH_DONE_61
TRIGG.GROUP.ONETOONE.2.INPUT.54.signal:PASS_0_TR_SAR_CH_DONE_62
TRIGG.GROUP.ONETOONE.2.INPUT.55.signal:PASS_0_TR_SAR_CH_DONE_63
TRIGG.GROUP.ONETOONE.2.INPUT.56.signal:PASS_0_TR_SAR_CH_DONE_64
TRIGG.GROUP.ONETOONE.2.INPUT.57.signal:PASS_0_TR_SAR_CH_DONE_65
TRIGG.GROUP.ONETOONE.2.INPUT.58.signal:PASS_0_TR_SAR_CH_DONE_66
TRIGG.GROUP.ONETOONE.2.INPUT.59.signal:PASS_0_TR_SAR_CH_DONE_67
TRIGG.GROUP.ONETOONE.2.INPUT.60.signal:PASS_0_TR_SAR_CH_DONE_68
TRIGG.GROUP.ONETOONE.2.INPUT.61.signal:PASS_0_TR_SAR_CH_DONE_69
TRIGG.GROUP.ONETOONE.2.INPUT.62.signal:PASS_0_TR_SAR_CH_DONE_70
TRIGG.GROUP.ONETOONE.2.INPUT.63.signal:PASS_0_TR_SAR_CH_DONE_71
TRIGG.GROUP.ONETOONE.2.OUTPUT.0.signal:CPUSS_DW0_TR_IN_28
TRIGG.GROUP.ONETOONE.2.OUTPUT.1.signal:CPUSS_DW0_TR_IN_29
TRIGG.GROUP.ONETOONE.2.OUTPUT.2.signal:CPUSS_DW0_TR_IN_30
TRIGG.GROUP.ONETOONE.2.OUTPUT.3.signal:CPUSS_DW0_TR_IN_31
TRIGG.GROUP.ONETOONE.2.OUTPUT.4.signal:CPUSS_DW0_TR_IN_32
TRIGG.GROUP.ONETOONE.2.OUTPUT.5.signal:CPUSS_DW0_TR_IN_33
TRIGG.GROUP.ONETOONE.2.OUTPUT.6.signal:CPUSS_DW0_TR_IN_34
TRIGG.GROUP.ONETOONE.2.OUTPUT.7.signal:CPUSS_DW0_TR_IN_35
TRIGG.GROUP.ONETOONE.2.OUTPUT.8.signal:CPUSS_DW0_TR_IN_36
TRIGG.GROUP.ONETOONE.2.OUTPUT.9.signal:CPUSS_DW0_TR_IN_37
TRIGG.GROUP.ONETOONE.2.OUTPUT.10.signal:CPUSS_DW0_TR_IN_38
TRIGG.GROUP.ONETOONE.2.OUTPUT.11.signal:CPUSS_DW0_TR_IN_39
TRIGG.GROUP.ONETOONE.2.OUTPUT.12.signal:CPUSS_DW0_TR_IN_40
TRIGG.GROUP.ONETOONE.2.OUTPUT.13.signal:CPUSS_DW0_TR_IN_41
TRIGG.GROUP.ONETOONE.2.OUTPUT.14.signal:CPUSS_DW0_TR_IN_42
TRIGG.GROUP.ONETOONE.2.OUTPUT.15.signal:CPUSS_DW0_TR_IN_43
TRIGG.GROUP.ONETOONE.2.OUTPUT.16.signal:CPUSS_DW0_TR_IN_44
TRIGG.GROUP.ONETOONE.2.OUTPUT.17.signal:CPUSS_DW0_TR_IN_45
TRIGG.GROUP.ONETOONE.2.OUTPUT.18.signal:CPUSS_DW0_TR_IN_46
TRIGG.GROUP.ONETOONE.2.OUTPUT.19.signal:CPUSS_DW0_TR_IN_47
TRIGG.GROUP.ONETOONE.2.OUTPUT.20.signal:CPUSS_DW0_TR_IN_48
TRIGG.GROUP.ONETOONE.2.OUTPUT.21.signal:CPUSS_DW0_TR_IN_49
TRIGG.GROUP.ONETOONE.2.OUTPUT.22.signal:CPUSS_DW0_TR_IN_50
TRIGG.GROUP.ONETOONE.2.OUTPUT.23.signal:CPUSS_DW0_TR_IN_51
TRIGG.GROUP.ONETOONE.2.OUTPUT.24.signal:CPUSS_DW0_TR_IN_52
TRIGG.GROUP.ONETOONE.2.OUTPUT.25.signal:CPUSS_DW0_TR_IN_53
TRIGG.GROUP.ONETOONE.2.OUTPUT.26.signal:CPUSS_DW0_TR_IN_54
TRIGG.GROUP.ONETOONE.2.OUTPUT.27.signal:CPUSS_DW0_TR_IN_55
TRIGG.GROUP.ONETOONE.2.OUTPUT.28.signal:CPUSS_DW0_TR_IN_56
TRIGG.GROUP.ONETOONE.2.OUTPUT.29.signal:CPUSS_DW0_TR_IN_57
TRIGG.GROUP.ONETOONE.2.OUTPUT.30.signal:CPUSS_DW0_TR_IN_58
TRIGG.GROUP.ONETOONE.2.OUTPUT.31.signal:CPUSS_DW0_TR_IN_59
TRIGG.GROUP.ONETOONE.2.OUTPUT.32.signal:CPUSS_DW0_TR_IN_60
TRIGG.GROUP.ONETOONE.2.OUTPUT.33.signal:CPUSS_DW0_TR_IN_61
TRIGG.GROUP.ONETOONE.2.OUTPUT.34.signal:CPUSS_DW0_TR_IN_62
TRIGG.GROUP.ONETOONE.2.OUTPUT.35.signal:CPUSS_DW0_TR_IN_63
TRIGG.GROUP.ONETOONE.2.OUTPUT.36.signal:CPUSS_DW0_TR_IN_64
TRIGG.GROUP.ONETOONE.2.OUTPUT.37.signal:CPUSS_DW0_TR_IN_65
TRIGG.GROUP.ONETOONE.2.OUTPUT.38.signal:CPUSS_DW0_TR_IN_66
TRIGG.GROUP.ONETOONE.2.OUTPUT.39.signal:CPUSS_DW0_TR_IN_67
TRIGG.GROUP.ONETOONE.2.OUTPUT.40.signal:CPUSS_DW0_TR_IN_68
TRIGG.GROUP.ONETOONE.2.OUTPUT.41.signal:CPUSS_DW0_TR_IN_69
TRIGG.GROUP.ONETOONE.2.OUTPUT.42.signal:CPUSS_DW0_TR_IN_70
TRIGG.GROUP.ONETOONE.2.OUTPUT.43.signal:CPUSS_DW0_TR_IN_71
TRIGG.GROUP.ONETOONE.2.OUTPUT.44.signal:CPUSS_DW0_TR_IN_72
TRIGG.GROUP.ONETOONE.2.OUTPUT.45.signal:CPUSS_DW0_TR_IN_73
TRIGG.GROUP.ONETOONE.2.OUTPUT.46.signal:CPUSS_DW0_TR_IN_74
TRIGG.GROUP.ONETOONE.2.OUTPUT.47.signal:CPUSS_DW0_TR_IN_75
TRIGG.GROUP.ONETOONE.2.OUTPUT.48.signal:CPUSS_DW0_TR_IN_76
TRIGG.GROUP.ONETOONE.2.OUTPUT.49.signal:CPUSS_DW0_TR_IN_77
TRIGG.GROUP.ONETOONE.2.OUTPUT.50.signal:CPUSS_DW0_TR_IN_78
TRIGG.GROUP.ONETOONE.2.OUTPUT.51.signal:CPUSS_DW0_TR_IN_79
TRIGG.GROUP.ONETOONE.2.OUTPUT.52.signal:CPUSS_DW0_TR_IN_80
TRIGG.GROUP.ONETOONE.2.OUTPUT.53.signal:CPUSS_DW0_TR_IN_81
TRIGG.GROUP.ONETOONE.2.OUTPUT.54.signal:CPUSS_DW0_TR_IN_82
TRIGG.GROUP.ONETOONE.2.OUTPUT.55.signal:CPUSS_DW0_TR_IN_83
TRIGG.GROUP.ONETOONE.2.OUTPUT.56.signal:CPUSS_DW0_TR_IN_84
TRIGG.GROUP.ONETOONE.2.OUTPUT.57.signal:CPUSS_DW0_TR_IN_85
TRIGG.GROUP.ONETOONE.2.OUTPUT.58.signal:CPUSS_DW0_TR_IN_86
TRIGG.GROUP.ONETOONE.2.OUTPUT.59.signal:CPUSS_DW0_TR_IN_87
TRIGG.GROUP.ONETOONE.2.OUTPUT.60.signal:CPUSS_DW0_TR_IN_88
TRIGG.GROUP.ONETOONE.2.OUTPUT.61.signal:CPUSS_DW0_TR_IN_89
TRIGG.GROUP.ONETOONE.2.OUTPUT.62.signal:CPUSS_DW0_TR_IN_90
TRIGG.GROUP.ONETOONE.2.OUTPUT.63.signal:CPUSS_DW0_TR_IN_91
TRIGG.GROUP.ONETOONE.3.description:PASS to PWM direct connect
TRIGG.GROUP.ONETOONE.3.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63
TRIGG.GROUP.ONETOONE.3.label:PASS_TO_PWM
TRIGG.GROUP.ONETOONE.3.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63
TRIGG.GROUP.ONETOONE.3.INPUT.0.signal:PASS_0_TR_SAR_CH_RANGEVIO_0
TRIGG.GROUP.ONETOONE.3.INPUT.1.signal:PASS_0_TR_SAR_CH_RANGEVIO_1
TRIGG.GROUP.ONETOONE.3.INPUT.2.signal:PASS_0_TR_SAR_CH_RANGEVIO_2
TRIGG.GROUP.ONETOONE.3.INPUT.3.signal:PASS_0_TR_SAR_CH_RANGEVIO_3
TRIGG.GROUP.ONETOONE.3.INPUT.4.signal:PASS_0_TR_SAR_CH_RANGEVIO_4
TRIGG.GROUP.ONETOONE.3.INPUT.5.signal:PASS_0_TR_SAR_CH_RANGEVIO_5
TRIGG.GROUP.ONETOONE.3.INPUT.6.signal:PASS_0_TR_SAR_CH_RANGEVIO_6
TRIGG.GROUP.ONETOONE.3.INPUT.7.signal:PASS_0_TR_SAR_CH_RANGEVIO_7
TRIGG.GROUP.ONETOONE.3.INPUT.8.signal:PASS_0_TR_SAR_CH_RANGEVIO_8
TRIGG.GROUP.ONETOONE.3.INPUT.9.signal:PASS_0_TR_SAR_CH_RANGEVIO_9
TRIGG.GROUP.ONETOONE.3.INPUT.10.signal:PASS_0_TR_SAR_CH_RANGEVIO_10
TRIGG.GROUP.ONETOONE.3.INPUT.11.signal:PASS_0_TR_SAR_CH_RANGEVIO_11
TRIGG.GROUP.ONETOONE.3.INPUT.12.signal:PASS_0_TR_SAR_CH_RANGEVIO_12
TRIGG.GROUP.ONETOONE.3.INPUT.13.signal:PASS_0_TR_SAR_CH_RANGEVIO_13
TRIGG.GROUP.ONETOONE.3.INPUT.14.signal:PASS_0_TR_SAR_CH_RANGEVIO_14
TRIGG.GROUP.ONETOONE.3.INPUT.15.signal:PASS_0_TR_SAR_CH_RANGEVIO_15
TRIGG.GROUP.ONETOONE.3.INPUT.16.signal:PASS_0_TR_SAR_CH_RANGEVIO_16
TRIGG.GROUP.ONETOONE.3.INPUT.17.signal:PASS_0_TR_SAR_CH_RANGEVIO_17
TRIGG.GROUP.ONETOONE.3.INPUT.18.signal:PASS_0_TR_SAR_CH_RANGEVIO_18
TRIGG.GROUP.ONETOONE.3.INPUT.19.signal:PASS_0_TR_SAR_CH_RANGEVIO_19
TRIGG.GROUP.ONETOONE.3.INPUT.20.signal:PASS_0_TR_SAR_CH_RANGEVIO_20
TRIGG.GROUP.ONETOONE.3.INPUT.21.signal:PASS_0_TR_SAR_CH_RANGEVIO_21
TRIGG.GROUP.ONETOONE.3.INPUT.22.signal:PASS_0_TR_SAR_CH_RANGEVIO_22
TRIGG.GROUP.ONETOONE.3.INPUT.23.signal:PASS_0_TR_SAR_CH_RANGEVIO_23
TRIGG.GROUP.ONETOONE.3.INPUT.24.signal:PASS_0_TR_SAR_CH_RANGEVIO_32
TRIGG.GROUP.ONETOONE.3.INPUT.25.signal:PASS_0_TR_SAR_CH_RANGEVIO_33
TRIGG.GROUP.ONETOONE.3.INPUT.26.signal:PASS_0_TR_SAR_CH_RANGEVIO_34
TRIGG.GROUP.ONETOONE.3.INPUT.27.signal:PASS_0_TR_SAR_CH_RANGEVIO_35
TRIGG.GROUP.ONETOONE.3.INPUT.28.signal:PASS_0_TR_SAR_CH_RANGEVIO_36
TRIGG.GROUP.ONETOONE.3.INPUT.29.signal:PASS_0_TR_SAR_CH_RANGEVIO_37
TRIGG.GROUP.ONETOONE.3.INPUT.30.signal:PASS_0_TR_SAR_CH_RANGEVIO_38
TRIGG.GROUP.ONETOONE.3.INPUT.31.signal:PASS_0_TR_SAR_CH_RANGEVIO_39
TRIGG.GROUP.ONETOONE.3.INPUT.32.signal:PASS_0_TR_SAR_CH_RANGEVIO_40
TRIGG.GROUP.ONETOONE.3.INPUT.33.signal:PASS_0_TR_SAR_CH_RANGEVIO_41
TRIGG.GROUP.ONETOONE.3.INPUT.34.signal:PASS_0_TR_SAR_CH_RANGEVIO_42
TRIGG.GROUP.ONETOONE.3.INPUT.35.signal:PASS_0_TR_SAR_CH_RANGEVIO_43
TRIGG.GROUP.ONETOONE.3.INPUT.36.signal:PASS_0_TR_SAR_CH_RANGEVIO_44
TRIGG.GROUP.ONETOONE.3.INPUT.37.signal:PASS_0_TR_SAR_CH_RANGEVIO_45
TRIGG.GROUP.ONETOONE.3.INPUT.38.signal:PASS_0_TR_SAR_CH_RANGEVIO_46
TRIGG.GROUP.ONETOONE.3.INPUT.39.signal:PASS_0_TR_SAR_CH_RANGEVIO_47
TRIGG.GROUP.ONETOONE.3.INPUT.40.signal:PASS_0_TR_SAR_CH_RANGEVIO_48
TRIGG.GROUP.ONETOONE.3.INPUT.41.signal:PASS_0_TR_SAR_CH_RANGEVIO_49
TRIGG.GROUP.ONETOONE.3.INPUT.42.signal:PASS_0_TR_SAR_CH_RANGEVIO_50
TRIGG.GROUP.ONETOONE.3.INPUT.43.signal:PASS_0_TR_SAR_CH_RANGEVIO_51
TRIGG.GROUP.ONETOONE.3.INPUT.44.signal:PASS_0_TR_SAR_CH_RANGEVIO_52
TRIGG.GROUP.ONETOONE.3.INPUT.45.signal:PASS_0_TR_SAR_CH_RANGEVIO_53
TRIGG.GROUP.ONETOONE.3.INPUT.46.signal:PASS_0_TR_SAR_CH_RANGEVIO_54
TRIGG.GROUP.ONETOONE.3.INPUT.47.signal:PASS_0_TR_SAR_CH_RANGEVIO_55
TRIGG.GROUP.ONETOONE.3.INPUT.48.signal:PASS_0_TR_SAR_CH_RANGEVIO_56
TRIGG.GROUP.ONETOONE.3.INPUT.49.signal:PASS_0_TR_SAR_CH_RANGEVIO_57
TRIGG.GROUP.ONETOONE.3.INPUT.50.signal:PASS_0_TR_SAR_CH_RANGEVIO_58
TRIGG.GROUP.ONETOONE.3.INPUT.51.signal:PASS_0_TR_SAR_CH_RANGEVIO_59
TRIGG.GROUP.ONETOONE.3.INPUT.52.signal:PASS_0_TR_SAR_CH_RANGEVIO_60
TRIGG.GROUP.ONETOONE.3.INPUT.53.signal:PASS_0_TR_SAR_CH_RANGEVIO_61
TRIGG.GROUP.ONETOONE.3.INPUT.54.signal:PASS_0_TR_SAR_CH_RANGEVIO_62
TRIGG.GROUP.ONETOONE.3.INPUT.55.signal:PASS_0_TR_SAR_CH_RANGEVIO_63
TRIGG.GROUP.ONETOONE.3.INPUT.56.signal:PASS_0_TR_SAR_CH_RANGEVIO_64
TRIGG.GROUP.ONETOONE.3.INPUT.57.signal:PASS_0_TR_SAR_CH_RANGEVIO_65
TRIGG.GROUP.ONETOONE.3.INPUT.58.signal:PASS_0_TR_SAR_CH_RANGEVIO_66
TRIGG.GROUP.ONETOONE.3.INPUT.59.signal:PASS_0_TR_SAR_CH_RANGEVIO_67
TRIGG.GROUP.ONETOONE.3.INPUT.60.signal:PASS_0_TR_SAR_CH_RANGEVIO_68
TRIGG.GROUP.ONETOONE.3.INPUT.61.signal:PASS_0_TR_SAR_CH_RANGEVIO_69
TRIGG.GROUP.ONETOONE.3.INPUT.62.signal:PASS_0_TR_SAR_CH_RANGEVIO_70
TRIGG.GROUP.ONETOONE.3.INPUT.63.signal:PASS_0_TR_SAR_CH_RANGEVIO_71
TRIGG.GROUP.ONETOONE.3.OUTPUT.0.signal:TCPWM_0_TR_ONE_CNT_IN_770
TRIGG.GROUP.ONETOONE.3.OUTPUT.1.signal:TCPWM_0_TR_ONE_CNT_IN_779
TRIGG.GROUP.ONETOONE.3.OUTPUT.2.signal:TCPWM_0_TR_ONE_CNT_IN_788
TRIGG.GROUP.ONETOONE.3.OUTPUT.3.signal:TCPWM_0_TR_ONE_CNT_IN_797
TRIGG.GROUP.ONETOONE.3.OUTPUT.4.signal:TCPWM_0_TR_ONE_CNT_IN_2
TRIGG.GROUP.ONETOONE.3.OUTPUT.5.signal:TCPWM_0_TR_ONE_CNT_IN_5
TRIGG.GROUP.ONETOONE.3.OUTPUT.6.signal:TCPWM_0_TR_ONE_CNT_IN_8
TRIGG.GROUP.ONETOONE.3.OUTPUT.7.signal:TCPWM_0_TR_ONE_CNT_IN_11
TRIGG.GROUP.ONETOONE.3.OUTPUT.8.signal:TCPWM_0_TR_ONE_CNT_IN_14
TRIGG.GROUP.ONETOONE.3.OUTPUT.9.signal:TCPWM_0_TR_ONE_CNT_IN_17
TRIGG.GROUP.ONETOONE.3.OUTPUT.10.signal:TCPWM_0_TR_ONE_CNT_IN_20
TRIGG.GROUP.ONETOONE.3.OUTPUT.11.signal:TCPWM_0_TR_ONE_CNT_IN_23
TRIGG.GROUP.ONETOONE.3.OUTPUT.12.signal:TCPWM_0_TR_ONE_CNT_IN_26
TRIGG.GROUP.ONETOONE.3.OUTPUT.13.signal:TCPWM_0_TR_ONE_CNT_IN_29
TRIGG.GROUP.ONETOONE.3.OUTPUT.14.signal:TCPWM_0_TR_ONE_CNT_IN_32
TRIGG.GROUP.ONETOONE.3.OUTPUT.15.signal:TCPWM_0_TR_ONE_CNT_IN_35
TRIGG.GROUP.ONETOONE.3.OUTPUT.16.signal:TCPWM_0_TR_ONE_CNT_IN_38
TRIGG.GROUP.ONETOONE.3.OUTPUT.17.signal:TCPWM_0_TR_ONE_CNT_IN_41
TRIGG.GROUP.ONETOONE.3.OUTPUT.18.signal:TCPWM_0_TR_ONE_CNT_IN_44
TRIGG.GROUP.ONETOONE.3.OUTPUT.19.signal:TCPWM_0_TR_ONE_CNT_IN_47
TRIGG.GROUP.ONETOONE.3.OUTPUT.20.signal:TCPWM_0_TR_ONE_CNT_IN_50
TRIGG.GROUP.ONETOONE.3.OUTPUT.21.signal:TCPWM_0_TR_ONE_CNT_IN_53
TRIGG.GROUP.ONETOONE.3.OUTPUT.22.signal:TCPWM_0_TR_ONE_CNT_IN_56
TRIGG.GROUP.ONETOONE.3.OUTPUT.23.signal:TCPWM_0_TR_ONE_CNT_IN_59
TRIGG.GROUP.ONETOONE.3.OUTPUT.24.signal:TCPWM_0_TR_ONE_CNT_IN_773
TRIGG.GROUP.ONETOONE.3.OUTPUT.25.signal:TCPWM_0_TR_ONE_CNT_IN_782
TRIGG.GROUP.ONETOONE.3.OUTPUT.26.signal:TCPWM_0_TR_ONE_CNT_IN_791
TRIGG.GROUP.ONETOONE.3.OUTPUT.27.signal:TCPWM_0_TR_ONE_CNT_IN_800
TRIGG.GROUP.ONETOONE.3.OUTPUT.28.signal:TCPWM_0_TR_ONE_CNT_IN_62
TRIGG.GROUP.ONETOONE.3.OUTPUT.29.signal:TCPWM_0_TR_ONE_CNT_IN_65
TRIGG.GROUP.ONETOONE.3.OUTPUT.30.signal:TCPWM_0_TR_ONE_CNT_IN_68
TRIGG.GROUP.ONETOONE.3.OUTPUT.31.signal:TCPWM_0_TR_ONE_CNT_IN_71
TRIGG.GROUP.ONETOONE.3.OUTPUT.32.signal:TCPWM_0_TR_ONE_CNT_IN_74
TRIGG.GROUP.ONETOONE.3.OUTPUT.33.signal:TCPWM_0_TR_ONE_CNT_IN_77
TRIGG.GROUP.ONETOONE.3.OUTPUT.34.signal:TCPWM_0_TR_ONE_CNT_IN_80
TRIGG.GROUP.ONETOONE.3.OUTPUT.35.signal:TCPWM_0_TR_ONE_CNT_IN_83
TRIGG.GROUP.ONETOONE.3.OUTPUT.36.signal:TCPWM_0_TR_ONE_CNT_IN_86
TRIGG.GROUP.ONETOONE.3.OUTPUT.37.signal:TCPWM_0_TR_ONE_CNT_IN_89
TRIGG.GROUP.ONETOONE.3.OUTPUT.38.signal:TCPWM_0_TR_ONE_CNT_IN_92
TRIGG.GROUP.ONETOONE.3.OUTPUT.39.signal:TCPWM_0_TR_ONE_CNT_IN_95
TRIGG.GROUP.ONETOONE.3.OUTPUT.40.signal:TCPWM_0_TR_ONE_CNT_IN_98
TRIGG.GROUP.ONETOONE.3.OUTPUT.41.signal:TCPWM_0_TR_ONE_CNT_IN_101
TRIGG.GROUP.ONETOONE.3.OUTPUT.42.signal:TCPWM_0_TR_ONE_CNT_IN_104
TRIGG.GROUP.ONETOONE.3.OUTPUT.43.signal:TCPWM_0_TR_ONE_CNT_IN_107
TRIGG.GROUP.ONETOONE.3.OUTPUT.44.signal:TCPWM_0_TR_ONE_CNT_IN_110
TRIGG.GROUP.ONETOONE.3.OUTPUT.45.signal:TCPWM_0_TR_ONE_CNT_IN_113
TRIGG.GROUP.ONETOONE.3.OUTPUT.46.signal:TCPWM_0_TR_ONE_CNT_IN_116
TRIGG.GROUP.ONETOONE.3.OUTPUT.47.signal:TCPWM_0_TR_ONE_CNT_IN_119
TRIGG.GROUP.ONETOONE.3.OUTPUT.48.signal:TCPWM_0_TR_ONE_CNT_IN_122
TRIGG.GROUP.ONETOONE.3.OUTPUT.49.signal:TCPWM_0_TR_ONE_CNT_IN_125
TRIGG.GROUP.ONETOONE.3.OUTPUT.50.signal:TCPWM_0_TR_ONE_CNT_IN_128
TRIGG.GROUP.ONETOONE.3.OUTPUT.51.signal:TCPWM_0_TR_ONE_CNT_IN_131
TRIGG.GROUP.ONETOONE.3.OUTPUT.52.signal:TCPWM_0_TR_ONE_CNT_IN_134
TRIGG.GROUP.ONETOONE.3.OUTPUT.53.signal:TCPWM_0_TR_ONE_CNT_IN_137
TRIGG.GROUP.ONETOONE.3.OUTPUT.54.signal:TCPWM_0_TR_ONE_CNT_IN_140
TRIGG.GROUP.ONETOONE.3.OUTPUT.55.signal:TCPWM_0_TR_ONE_CNT_IN_143
TRIGG.GROUP.ONETOONE.3.OUTPUT.56.signal:TCPWM_0_TR_ONE_CNT_IN_776
TRIGG.GROUP.ONETOONE.3.OUTPUT.57.signal:TCPWM_0_TR_ONE_CNT_IN_785
TRIGG.GROUP.ONETOONE.3.OUTPUT.58.signal:TCPWM_0_TR_ONE_CNT_IN_794
TRIGG.GROUP.ONETOONE.3.OUTPUT.59.signal:TCPWM_0_TR_ONE_CNT_IN_803
TRIGG.GROUP.ONETOONE.3.OUTPUT.60.signal:TCPWM_0_TR_ONE_CNT_IN_146
TRIGG.GROUP.ONETOONE.3.OUTPUT.61.signal:TCPWM_0_TR_ONE_CNT_IN_149
TRIGG.GROUP.ONETOONE.3.OUTPUT.62.signal:TCPWM_0_TR_ONE_CNT_IN_152
TRIGG.GROUP.ONETOONE.3.OUTPUT.63.signal:TCPWM_0_TR_ONE_CNT_IN_155
TRIGG.GROUP.ONETOONE.4.description:CAN DW0 Triggers
TRIGG.GROUP.ONETOONE.4.inputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.ONETOONE.4.label:CAN0_DW_TR
TRIGG.GROUP.ONETOONE.4.outputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.ONETOONE.4.INPUT.0.signal:CANFD_0_TR_DBG_DMA_REQ_0
TRIGG.GROUP.ONETOONE.4.INPUT.1.signal:CANFD_0_TR_FIFO0_0
TRIGG.GROUP.ONETOONE.4.INPUT.2.signal:CANFD_0_TR_FIFO1_0
TRIGG.GROUP.ONETOONE.4.INPUT.3.signal:CANFD_0_TR_DBG_DMA_REQ_1
TRIGG.GROUP.ONETOONE.4.INPUT.4.signal:CANFD_0_TR_FIFO0_1
TRIGG.GROUP.ONETOONE.4.INPUT.5.signal:CANFD_0_TR_FIFO1_1
TRIGG.GROUP.ONETOONE.4.INPUT.6.signal:CANFD_0_TR_DBG_DMA_REQ_2
TRIGG.GROUP.ONETOONE.4.INPUT.7.signal:CANFD_0_TR_FIFO0_2
TRIGG.GROUP.ONETOONE.4.INPUT.8.signal:CANFD_0_TR_FIFO1_2
TRIGG.GROUP.ONETOONE.4.INPUT.9.signal:CANFD_0_TR_DBG_DMA_REQ_3
TRIGG.GROUP.ONETOONE.4.INPUT.10.signal:CANFD_0_TR_FIFO0_3
TRIGG.GROUP.ONETOONE.4.INPUT.11.signal:CANFD_0_TR_FIFO1_3
TRIGG.GROUP.ONETOONE.4.OUTPUT.0.signal:CPUSS_DW0_TR_IN_16
TRIGG.GROUP.ONETOONE.4.OUTPUT.1.signal:CPUSS_DW0_TR_IN_17
TRIGG.GROUP.ONETOONE.4.OUTPUT.2.signal:CPUSS_DW0_TR_IN_18
TRIGG.GROUP.ONETOONE.4.OUTPUT.3.signal:CPUSS_DW0_TR_IN_19
TRIGG.GROUP.ONETOONE.4.OUTPUT.4.signal:CPUSS_DW0_TR_IN_20
TRIGG.GROUP.ONETOONE.4.OUTPUT.5.signal:CPUSS_DW0_TR_IN_21
TRIGG.GROUP.ONETOONE.4.OUTPUT.6.signal:CPUSS_DW0_TR_IN_22
TRIGG.GROUP.ONETOONE.4.OUTPUT.7.signal:CPUSS_DW0_TR_IN_23
TRIGG.GROUP.ONETOONE.4.OUTPUT.8.signal:CPUSS_DW0_TR_IN_24
TRIGG.GROUP.ONETOONE.4.OUTPUT.9.signal:CPUSS_DW0_TR_IN_25
TRIGG.GROUP.ONETOONE.4.OUTPUT.10.signal:CPUSS_DW0_TR_IN_26
TRIGG.GROUP.ONETOONE.4.OUTPUT.11.signal:CPUSS_DW0_TR_IN_27
TRIGG.GROUP.ONETOONE.5.description:CAN DW1 triggers (on DW1 to share BW)
TRIGG.GROUP.ONETOONE.5.inputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.ONETOONE.5.label:CAN1_DW_TR
TRIGG.GROUP.ONETOONE.5.outputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.ONETOONE.5.INPUT.0.signal:CANFD_1_TR_DBG_DMA_REQ_0
TRIGG.GROUP.ONETOONE.5.INPUT.1.signal:CANFD_1_TR_FIFO0_0
TRIGG.GROUP.ONETOONE.5.INPUT.2.signal:CANFD_1_TR_FIFO1_0
TRIGG.GROUP.ONETOONE.5.INPUT.3.signal:CANFD_1_TR_DBG_DMA_REQ_1
TRIGG.GROUP.ONETOONE.5.INPUT.4.signal:CANFD_1_TR_FIFO0_1
TRIGG.GROUP.ONETOONE.5.INPUT.5.signal:CANFD_1_TR_FIFO1_1
TRIGG.GROUP.ONETOONE.5.INPUT.6.signal:CANFD_1_TR_DBG_DMA_REQ_2
TRIGG.GROUP.ONETOONE.5.INPUT.7.signal:CANFD_1_TR_FIFO0_2
TRIGG.GROUP.ONETOONE.5.INPUT.8.signal:CANFD_1_TR_FIFO1_2
TRIGG.GROUP.ONETOONE.5.INPUT.9.signal:CANFD_1_TR_DBG_DMA_REQ_3
TRIGG.GROUP.ONETOONE.5.INPUT.10.signal:CANFD_1_TR_FIFO0_3
TRIGG.GROUP.ONETOONE.5.INPUT.11.signal:CANFD_1_TR_FIFO1_3
TRIGG.GROUP.ONETOONE.5.OUTPUT.0.signal:CPUSS_DW1_TR_IN_24
TRIGG.GROUP.ONETOONE.5.OUTPUT.1.signal:CPUSS_DW1_TR_IN_25
TRIGG.GROUP.ONETOONE.5.OUTPUT.2.signal:CPUSS_DW1_TR_IN_26
TRIGG.GROUP.ONETOONE.5.OUTPUT.3.signal:CPUSS_DW1_TR_IN_27
TRIGG.GROUP.ONETOONE.5.OUTPUT.4.signal:CPUSS_DW1_TR_IN_28
TRIGG.GROUP.ONETOONE.5.OUTPUT.5.signal:CPUSS_DW1_TR_IN_29
TRIGG.GROUP.ONETOONE.5.OUTPUT.6.signal:CPUSS_DW1_TR_IN_30
TRIGG.GROUP.ONETOONE.5.OUTPUT.7.signal:CPUSS_DW1_TR_IN_31
TRIGG.GROUP.ONETOONE.5.OUTPUT.8.signal:CPUSS_DW1_TR_IN_32
TRIGG.GROUP.ONETOONE.5.OUTPUT.9.signal:CPUSS_DW1_TR_IN_33
TRIGG.GROUP.ONETOONE.5.OUTPUT.10.signal:CPUSS_DW1_TR_IN_34
TRIGG.GROUP.ONETOONE.5.OUTPUT.11.signal:CPUSS_DW1_TR_IN_35
TRIGG.GROUP.ONETOONE.6.description:Acknowledge dma request triggers from DW0 to CAN
TRIGG.GROUP.ONETOONE.6.inputs:0,1,2,3
TRIGG.GROUP.ONETOONE.6.label:CAN0_DW_ACK
TRIGG.GROUP.ONETOONE.6.outputs:0,1,2,3
TRIGG.GROUP.ONETOONE.6.INPUT.0.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.ONETOONE.6.INPUT.1.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.ONETOONE.6.INPUT.2.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.ONETOONE.6.INPUT.3.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.ONETOONE.6.OUTPUT.0.signal:CANFD_0_TR_DBG_DMA_ACK_0
TRIGG.GROUP.ONETOONE.6.OUTPUT.1.signal:CANFD_0_TR_DBG_DMA_ACK_1
TRIGG.GROUP.ONETOONE.6.OUTPUT.2.signal:CANFD_0_TR_DBG_DMA_ACK_2
TRIGG.GROUP.ONETOONE.6.OUTPUT.3.signal:CANFD_0_TR_DBG_DMA_ACK_3
TRIGG.GROUP.ONETOONE.7.description:Acknowledge dma request triggers from DW1 to CAN
TRIGG.GROUP.ONETOONE.7.inputs:0,1,2,3
TRIGG.GROUP.ONETOONE.7.label:CAN1_DW_ACK
TRIGG.GROUP.ONETOONE.7.outputs:0,1,2,3
TRIGG.GROUP.ONETOONE.7.INPUT.0.signal:CPUSS_DW1_TR_OUT_24
TRIGG.GROUP.ONETOONE.7.INPUT.1.signal:CPUSS_DW1_TR_OUT_27
TRIGG.GROUP.ONETOONE.7.INPUT.2.signal:CPUSS_DW1_TR_OUT_30
TRIGG.GROUP.ONETOONE.7.INPUT.3.signal:CPUSS_DW1_TR_OUT_33
TRIGG.GROUP.ONETOONE.7.OUTPUT.0.signal:CANFD_1_TR_DBG_DMA_ACK_0
TRIGG.GROUP.ONETOONE.7.OUTPUT.1.signal:CANFD_1_TR_DBG_DMA_ACK_1
TRIGG.GROUP.ONETOONE.7.OUTPUT.2.signal:CANFD_1_TR_DBG_DMA_ACK_2
TRIGG.GROUP.ONETOONE.7.OUTPUT.3.signal:CANFD_1_TR_DBG_DMA_ACK_3
TRIGG.GROUP.ONETOONE.8.description:SCB DW Triggers
TRIGG.GROUP.ONETOONE.8.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
TRIGG.GROUP.ONETOONE.8.label:SCB_DW_TR
TRIGG.GROUP.ONETOONE.8.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
TRIGG.GROUP.ONETOONE.8.INPUT.0.signal:SCB_0_TR_TX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.1.signal:SCB_0_TR_RX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.2.signal:SCB_1_TR_TX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.3.signal:SCB_1_TR_RX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.4.signal:SCB_2_TR_TX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.5.signal:SCB_2_TR_RX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.6.signal:SCB_3_TR_TX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.7.signal:SCB_3_TR_RX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.8.signal:SCB_4_TR_TX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.9.signal:SCB_4_TR_RX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.10.signal:SCB_5_TR_TX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.11.signal:SCB_5_TR_RX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.12.signal:SCB_6_TR_TX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.13.signal:SCB_6_TR_RX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.14.signal:SCB_7_TR_TX_REQ
TRIGG.GROUP.ONETOONE.8.INPUT.15.signal:SCB_7_TR_RX_REQ
TRIGG.GROUP.ONETOONE.8.OUTPUT.0.signal:CPUSS_DW1_TR_IN_8
TRIGG.GROUP.ONETOONE.8.OUTPUT.1.signal:CPUSS_DW1_TR_IN_9
TRIGG.GROUP.ONETOONE.8.OUTPUT.2.signal:CPUSS_DW1_TR_IN_10
TRIGG.GROUP.ONETOONE.8.OUTPUT.3.signal:CPUSS_DW1_TR_IN_11
TRIGG.GROUP.ONETOONE.8.OUTPUT.4.signal:CPUSS_DW1_TR_IN_12
TRIGG.GROUP.ONETOONE.8.OUTPUT.5.signal:CPUSS_DW1_TR_IN_13
TRIGG.GROUP.ONETOONE.8.OUTPUT.6.signal:CPUSS_DW1_TR_IN_14
TRIGG.GROUP.ONETOONE.8.OUTPUT.7.signal:CPUSS_DW1_TR_IN_15
TRIGG.GROUP.ONETOONE.8.OUTPUT.8.signal:CPUSS_DW1_TR_IN_16
TRIGG.GROUP.ONETOONE.8.OUTPUT.9.signal:CPUSS_DW1_TR_IN_17
TRIGG.GROUP.ONETOONE.8.OUTPUT.10.signal:CPUSS_DW1_TR_IN_18
TRIGG.GROUP.ONETOONE.8.OUTPUT.11.signal:CPUSS_DW1_TR_IN_19
TRIGG.GROUP.ONETOONE.8.OUTPUT.12.signal:CPUSS_DW1_TR_IN_20
TRIGG.GROUP.ONETOONE.8.OUTPUT.13.signal:CPUSS_DW1_TR_IN_21
TRIGG.GROUP.ONETOONE.8.OUTPUT.14.signal:CPUSS_DW1_TR_IN_22
TRIGG.GROUP.ONETOONE.8.OUTPUT.15.signal:CPUSS_DW1_TR_IN_23
TRIGG.GROUP.ONETOONE.9.description:EVTGEN to CXPI
TRIGG.GROUP.ONETOONE.9.inputs:0,1,2,3
TRIGG.GROUP.ONETOONE.9.label:EVTGEN_CXPI_TR
TRIGG.GROUP.ONETOONE.9.outputs:0,1,2,3
TRIGG.GROUP.ONETOONE.9.INPUT.0.signal:TCPWM_0_TR_OUT0_16
TRIGG.GROUP.ONETOONE.9.INPUT.1.signal:TCPWM_0_TR_OUT0_17
TRIGG.GROUP.ONETOONE.9.INPUT.2.signal:TCPWM_0_TR_OUT0_18
TRIGG.GROUP.ONETOONE.9.INPUT.3.signal:TCPWM_0_TR_OUT0_19
TRIGG.GROUP.ONETOONE.9.OUTPUT.0.signal:CXPI_0_TR_CMD_TX_HEADER_0
TRIGG.GROUP.ONETOONE.9.OUTPUT.1.signal:CXPI_0_TR_CMD_TX_HEADER_1
TRIGG.GROUP.ONETOONE.9.OUTPUT.2.signal:CXPI_0_TR_CMD_TX_HEADER_2
TRIGG.GROUP.ONETOONE.9.OUTPUT.3.signal:CXPI_0_TR_CMD_TX_HEADER_3
TRIGG.GROUP.ONETOONE.10.description:CXPI DW Triggers
TRIGG.GROUP.ONETOONE.10.inputs:0,1,2,3,4,5,6,7
TRIGG.GROUP.ONETOONE.10.label:CXPI_DW_TR
TRIGG.GROUP.ONETOONE.10.outputs:0,1,2,3,4,5,6,7
TRIGG.GROUP.ONETOONE.10.INPUT.0.signal:CXPI_0_TR_TX_REQ_0
TRIGG.GROUP.ONETOONE.10.INPUT.1.signal:CXPI_0_TR_TX_REQ_1
TRIGG.GROUP.ONETOONE.10.INPUT.2.signal:CXPI_0_TR_TX_REQ_2
TRIGG.GROUP.ONETOONE.10.INPUT.3.signal:CXPI_0_TR_TX_REQ_3
TRIGG.GROUP.ONETOONE.10.INPUT.4.signal:CXPI_0_TR_RX_REQ_0
TRIGG.GROUP.ONETOONE.10.INPUT.5.signal:CXPI_0_TR_RX_REQ_1
TRIGG.GROUP.ONETOONE.10.INPUT.6.signal:CXPI_0_TR_RX_REQ_2
TRIGG.GROUP.ONETOONE.10.INPUT.7.signal:CXPI_0_TR_RX_REQ_3
TRIGG.GROUP.ONETOONE.10.OUTPUT.0.signal:CPUSS_DW1_TR_IN_36
TRIGG.GROUP.ONETOONE.10.OUTPUT.1.signal:CPUSS_DW1_TR_IN_37
TRIGG.GROUP.ONETOONE.10.OUTPUT.2.signal:CPUSS_DW1_TR_IN_38
TRIGG.GROUP.ONETOONE.10.OUTPUT.3.signal:CPUSS_DW1_TR_IN_39
TRIGG.GROUP.ONETOONE.10.OUTPUT.4.signal:CPUSS_DW1_TR_IN_40
TRIGG.GROUP.ONETOONE.10.OUTPUT.5.signal:CPUSS_DW1_TR_IN_41
TRIGG.GROUP.ONETOONE.10.OUTPUT.6.signal:CPUSS_DW1_TR_IN_42
TRIGG.GROUP.ONETOONE.10.OUTPUT.7.signal:CPUSS_DW1_TR_IN_43
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_ACK_0.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.0
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_ACK_1.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.1
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_ACK_2.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.2
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_ACK_3.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.3
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_REQ_0.destinations:TRIGG.GROUP.MUX.5.INPUT.97,TRIGG.GROUP.MUX.9.INPUT.117,TRIGG.GROUP.ONETOONE.4.INPUT.0
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_REQ_1.destinations:TRIGG.GROUP.MUX.5.INPUT.98,TRIGG.GROUP.MUX.9.INPUT.118,TRIGG.GROUP.ONETOONE.4.INPUT.3
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_REQ_2.destinations:TRIGG.GROUP.MUX.5.INPUT.99,TRIGG.GROUP.MUX.9.INPUT.119,TRIGG.GROUP.ONETOONE.4.INPUT.6
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_REQ_3.destinations:TRIGG.GROUP.MUX.5.INPUT.100,TRIGG.GROUP.MUX.9.INPUT.120,TRIGG.GROUP.ONETOONE.4.INPUT.9
TRIGG.SIGNAL.CANFD_0_TR_EVT_SWT_IN_0.source:TRIGG.GROUP.MUX.7.OUTPUT.0
TRIGG.SIGNAL.CANFD_0_TR_EVT_SWT_IN_1.source:TRIGG.GROUP.MUX.7.OUTPUT.1
TRIGG.SIGNAL.CANFD_0_TR_EVT_SWT_IN_2.source:TRIGG.GROUP.MUX.7.OUTPUT.2
TRIGG.SIGNAL.CANFD_0_TR_EVT_SWT_IN_3.source:TRIGG.GROUP.MUX.7.OUTPUT.3
TRIGG.SIGNAL.CANFD_0_TR_FIFO0_0.destinations:TRIGG.GROUP.MUX.5.INPUT.101,TRIGG.GROUP.MUX.9.INPUT.121,TRIGG.GROUP.ONETOONE.4.INPUT.1
TRIGG.SIGNAL.CANFD_0_TR_FIFO0_1.destinations:TRIGG.GROUP.MUX.5.INPUT.102,TRIGG.GROUP.MUX.9.INPUT.122,TRIGG.GROUP.ONETOONE.4.INPUT.4
TRIGG.SIGNAL.CANFD_0_TR_FIFO0_2.destinations:TRIGG.GROUP.MUX.5.INPUT.103,TRIGG.GROUP.MUX.9.INPUT.123,TRIGG.GROUP.ONETOONE.4.INPUT.7
TRIGG.SIGNAL.CANFD_0_TR_FIFO0_3.destinations:TRIGG.GROUP.MUX.5.INPUT.104,TRIGG.GROUP.MUX.9.INPUT.124,TRIGG.GROUP.ONETOONE.4.INPUT.10
TRIGG.SIGNAL.CANFD_0_TR_FIFO1_0.destinations:TRIGG.GROUP.MUX.5.INPUT.105,TRIGG.GROUP.MUX.9.INPUT.125,TRIGG.GROUP.ONETOONE.4.INPUT.2
TRIGG.SIGNAL.CANFD_0_TR_FIFO1_1.destinations:TRIGG.GROUP.MUX.5.INPUT.106,TRIGG.GROUP.MUX.9.INPUT.126,TRIGG.GROUP.ONETOONE.4.INPUT.5
TRIGG.SIGNAL.CANFD_0_TR_FIFO1_2.destinations:TRIGG.GROUP.MUX.5.INPUT.107,TRIGG.GROUP.MUX.9.INPUT.127,TRIGG.GROUP.ONETOONE.4.INPUT.8
TRIGG.SIGNAL.CANFD_0_TR_FIFO1_3.destinations:TRIGG.GROUP.MUX.5.INPUT.108,TRIGG.GROUP.MUX.9.INPUT.128,TRIGG.GROUP.ONETOONE.4.INPUT.11
TRIGG.SIGNAL.CANFD_0_TR_TMP_RTP_OUT_0.destinations:TRIGG.GROUP.MUX.3.INPUT.84,TRIGG.GROUP.MUX.4.INPUT.92,TRIGG.GROUP.MUX.7.INPUT.1,TRIGG.GROUP.MUX.9.INPUT.129
TRIGG.SIGNAL.CANFD_0_TR_TMP_RTP_OUT_1.destinations:TRIGG.GROUP.MUX.3.INPUT.85,TRIGG.GROUP.MUX.4.INPUT.93,TRIGG.GROUP.MUX.7.INPUT.2,TRIGG.GROUP.MUX.9.INPUT.130
TRIGG.SIGNAL.CANFD_0_TR_TMP_RTP_OUT_2.destinations:TRIGG.GROUP.MUX.3.INPUT.86,TRIGG.GROUP.MUX.4.INPUT.94,TRIGG.GROUP.MUX.7.INPUT.3,TRIGG.GROUP.MUX.9.INPUT.131
TRIGG.SIGNAL.CANFD_0_TR_TMP_RTP_OUT_3.destinations:TRIGG.GROUP.MUX.3.INPUT.87,TRIGG.GROUP.MUX.4.INPUT.95,TRIGG.GROUP.MUX.7.INPUT.4,TRIGG.GROUP.MUX.9.INPUT.132
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_ACK_0.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.0
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_ACK_1.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.1
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_ACK_2.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.2
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_ACK_3.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.3
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_REQ_0.destinations:TRIGG.GROUP.MUX.5.INPUT.109,TRIGG.GROUP.MUX.9.INPUT.133,TRIGG.GROUP.ONETOONE.5.INPUT.0
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_REQ_1.destinations:TRIGG.GROUP.MUX.5.INPUT.110,TRIGG.GROUP.MUX.9.INPUT.134,TRIGG.GROUP.ONETOONE.5.INPUT.3
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_REQ_2.destinations:TRIGG.GROUP.MUX.5.INPUT.111,TRIGG.GROUP.MUX.9.INPUT.135,TRIGG.GROUP.ONETOONE.5.INPUT.6
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_REQ_3.destinations:TRIGG.GROUP.MUX.5.INPUT.112,TRIGG.GROUP.MUX.9.INPUT.136,TRIGG.GROUP.ONETOONE.5.INPUT.9
TRIGG.SIGNAL.CANFD_1_TR_EVT_SWT_IN_0.source:TRIGG.GROUP.MUX.7.OUTPUT.4
TRIGG.SIGNAL.CANFD_1_TR_EVT_SWT_IN_1.source:TRIGG.GROUP.MUX.7.OUTPUT.5
TRIGG.SIGNAL.CANFD_1_TR_EVT_SWT_IN_2.source:TRIGG.GROUP.MUX.7.OUTPUT.6
TRIGG.SIGNAL.CANFD_1_TR_EVT_SWT_IN_3.source:TRIGG.GROUP.MUX.7.OUTPUT.7
TRIGG.SIGNAL.CANFD_1_TR_FIFO0_0.destinations:TRIGG.GROUP.MUX.5.INPUT.113,TRIGG.GROUP.MUX.9.INPUT.137,TRIGG.GROUP.ONETOONE.5.INPUT.1
TRIGG.SIGNAL.CANFD_1_TR_FIFO0_1.destinations:TRIGG.GROUP.MUX.5.INPUT.114,TRIGG.GROUP.MUX.9.INPUT.138,TRIGG.GROUP.ONETOONE.5.INPUT.4
TRIGG.SIGNAL.CANFD_1_TR_FIFO0_2.destinations:TRIGG.GROUP.MUX.5.INPUT.115,TRIGG.GROUP.MUX.9.INPUT.139,TRIGG.GROUP.ONETOONE.5.INPUT.7
TRIGG.SIGNAL.CANFD_1_TR_FIFO0_3.destinations:TRIGG.GROUP.MUX.5.INPUT.116,TRIGG.GROUP.MUX.9.INPUT.140,TRIGG.GROUP.ONETOONE.5.INPUT.10
TRIGG.SIGNAL.CANFD_1_TR_FIFO1_0.destinations:TRIGG.GROUP.MUX.5.INPUT.117,TRIGG.GROUP.MUX.9.INPUT.141,TRIGG.GROUP.ONETOONE.5.INPUT.2
TRIGG.SIGNAL.CANFD_1_TR_FIFO1_1.destinations:TRIGG.GROUP.MUX.5.INPUT.118,TRIGG.GROUP.MUX.9.INPUT.142,TRIGG.GROUP.ONETOONE.5.INPUT.5
TRIGG.SIGNAL.CANFD_1_TR_FIFO1_2.destinations:TRIGG.GROUP.MUX.5.INPUT.119,TRIGG.GROUP.MUX.9.INPUT.143,TRIGG.GROUP.ONETOONE.5.INPUT.8
TRIGG.SIGNAL.CANFD_1_TR_FIFO1_3.destinations:TRIGG.GROUP.MUX.5.INPUT.120,TRIGG.GROUP.MUX.9.INPUT.144,TRIGG.GROUP.ONETOONE.5.INPUT.11
TRIGG.SIGNAL.CANFD_1_TR_TMP_RTP_OUT_0.destinations:TRIGG.GROUP.MUX.3.INPUT.88,TRIGG.GROUP.MUX.4.INPUT.96,TRIGG.GROUP.MUX.7.INPUT.5,TRIGG.GROUP.MUX.9.INPUT.145
TRIGG.SIGNAL.CANFD_1_TR_TMP_RTP_OUT_1.destinations:TRIGG.GROUP.MUX.3.INPUT.89,TRIGG.GROUP.MUX.4.INPUT.97,TRIGG.GROUP.MUX.7.INPUT.6,TRIGG.GROUP.MUX.9.INPUT.146
TRIGG.SIGNAL.CANFD_1_TR_TMP_RTP_OUT_2.destinations:TRIGG.GROUP.MUX.3.INPUT.90,TRIGG.GROUP.MUX.4.INPUT.98,TRIGG.GROUP.MUX.7.INPUT.7,TRIGG.GROUP.MUX.9.INPUT.147
TRIGG.SIGNAL.CANFD_1_TR_TMP_RTP_OUT_3.destinations:TRIGG.GROUP.MUX.3.INPUT.91,TRIGG.GROUP.MUX.4.INPUT.99,TRIGG.GROUP.MUX.7.INPUT.8,TRIGG.GROUP.MUX.9.INPUT.148
TRIGG.SIGNAL.CPUSS_CTI_TR_IN_0.source:TRIGG.GROUP.MUX.8.OUTPUT.2
TRIGG.SIGNAL.CPUSS_CTI_TR_IN_1.source:TRIGG.GROUP.MUX.8.OUTPUT.3
TRIGG.SIGNAL.CPUSS_CTI_TR_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.33,TRIGG.GROUP.MUX.1.INPUT.33,TRIGG.GROUP.MUX.5.INPUT.29,TRIGG.GROUP.MUX.6.INPUT.17,TRIGG.GROUP.MUX.9.INPUT.149
TRIGG.SIGNAL.CPUSS_CTI_TR_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.34,TRIGG.GROUP.MUX.1.INPUT.34,TRIGG.GROUP.MUX.5.INPUT.30,TRIGG.GROUP.MUX.6.INPUT.18,TRIGG.GROUP.MUX.9.INPUT.150
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_0.source:TRIGG.GROUP.MUX.2.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_1.source:TRIGG.GROUP.MUX.2.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_2.source:TRIGG.GROUP.MUX.2.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_3.source:TRIGG.GROUP.MUX.2.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.25,TRIGG.GROUP.MUX.1.INPUT.25,TRIGG.GROUP.MUX.2.INPUT.1,TRIGG.GROUP.MUX.5.INPUT.25,TRIGG.GROUP.MUX.10.INPUT.45
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.26,TRIGG.GROUP.MUX.1.INPUT.26,TRIGG.GROUP.MUX.2.INPUT.2,TRIGG.GROUP.MUX.5.INPUT.26,TRIGG.GROUP.MUX.10.INPUT.46
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.27,TRIGG.GROUP.MUX.1.INPUT.27,TRIGG.GROUP.MUX.2.INPUT.3,TRIGG.GROUP.MUX.5.INPUT.27,TRIGG.GROUP.MUX.10.INPUT.47
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.28,TRIGG.GROUP.MUX.1.INPUT.28,TRIGG.GROUP.MUX.2.INPUT.4,TRIGG.GROUP.MUX.5.INPUT.28,TRIGG.GROUP.MUX.10.INPUT.48
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_0.source:TRIGG.GROUP.MUX.0.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_1.source:TRIGG.GROUP.MUX.0.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_10.source:TRIGG.GROUP.MUX.3.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_11.source:TRIGG.GROUP.MUX.3.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_12.source:TRIGG.GROUP.MUX.3.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_13.source:TRIGG.GROUP.MUX.3.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_14.source:TRIGG.GROUP.MUX.3.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_15.source:TRIGG.GROUP.MUX.3.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_16.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_17.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_18.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_19.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_2.source:TRIGG.GROUP.MUX.0.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_20.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_21.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_22.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_23.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_24.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_25.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_26.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_27.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_28.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_29.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_3.source:TRIGG.GROUP.MUX.0.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_30.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_31.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_32.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_33.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_34.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_35.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_36.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_37.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_38.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_39.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_4.source:TRIGG.GROUP.MUX.0.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_40.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_41.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_42.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_43.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_44.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.16
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_45.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.17
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_46.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.18
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_47.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.19
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_48.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.20
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_49.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.21
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_5.source:TRIGG.GROUP.MUX.0.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_50.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.22
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_51.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.23
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_52.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.24
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_53.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.25
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_54.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.26
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_55.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.27
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_56.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.28
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_57.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.29
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_58.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.30
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_59.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.31
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_6.source:TRIGG.GROUP.MUX.0.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_60.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.32
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_61.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.33
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_62.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.34
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_63.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.35
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_64.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.36
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_65.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.37
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_66.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.38
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_67.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.39
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_68.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.40
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_69.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.41
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_7.source:TRIGG.GROUP.MUX.0.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_70.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.42
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_71.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.43
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_72.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.44
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_73.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.45
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_74.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.46
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_75.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.47
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_76.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.48
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_77.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.49
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_78.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.50
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_79.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.51
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_8.source:TRIGG.GROUP.MUX.3.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_80.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.52
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_81.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.53
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_82.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.54
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_83.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.55
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_84.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.56
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_85.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.57
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_86.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.58
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_87.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.59
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_88.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.60
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_89.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.61
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_9.source:TRIGG.GROUP.MUX.3.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_90.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.62
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_91.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.63
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.1,TRIGG.GROUP.MUX.1.INPUT.1,TRIGG.GROUP.MUX.5.INPUT.1,TRIGG.GROUP.MUX.6.INPUT.1,TRIGG.GROUP.MUX.9.INPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.2,TRIGG.GROUP.MUX.1.INPUT.2,TRIGG.GROUP.MUX.5.INPUT.2,TRIGG.GROUP.MUX.6.INPUT.2,TRIGG.GROUP.MUX.9.INPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_10.destinations:TRIGG.GROUP.MUX.0.INPUT.11,TRIGG.GROUP.MUX.1.INPUT.11,TRIGG.GROUP.MUX.5.INPUT.11,TRIGG.GROUP.MUX.6.INPUT.11,TRIGG.GROUP.MUX.9.INPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_11.destinations:TRIGG.GROUP.MUX.0.INPUT.12,TRIGG.GROUP.MUX.1.INPUT.12,TRIGG.GROUP.MUX.5.INPUT.12,TRIGG.GROUP.MUX.6.INPUT.12,TRIGG.GROUP.MUX.9.INPUT.12
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_12.destinations:TRIGG.GROUP.MUX.0.INPUT.13,TRIGG.GROUP.MUX.1.INPUT.13,TRIGG.GROUP.MUX.5.INPUT.13,TRIGG.GROUP.MUX.6.INPUT.13,TRIGG.GROUP.MUX.9.INPUT.13
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_13.destinations:TRIGG.GROUP.MUX.0.INPUT.14,TRIGG.GROUP.MUX.1.INPUT.14,TRIGG.GROUP.MUX.5.INPUT.14,TRIGG.GROUP.MUX.6.INPUT.14,TRIGG.GROUP.MUX.9.INPUT.14
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_14.destinations:TRIGG.GROUP.MUX.0.INPUT.15,TRIGG.GROUP.MUX.1.INPUT.15,TRIGG.GROUP.MUX.5.INPUT.15,TRIGG.GROUP.MUX.6.INPUT.15,TRIGG.GROUP.MUX.9.INPUT.15
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_15.destinations:TRIGG.GROUP.MUX.0.INPUT.16,TRIGG.GROUP.MUX.1.INPUT.16,TRIGG.GROUP.MUX.5.INPUT.16,TRIGG.GROUP.MUX.6.INPUT.16,TRIGG.GROUP.MUX.9.INPUT.16
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_16.destinations:TRIGG.GROUP.MUX.9.INPUT.17,TRIGG.GROUP.ONETOONE.6.INPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_17.destinations:TRIGG.GROUP.MUX.9.INPUT.18
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_18.destinations:TRIGG.GROUP.MUX.9.INPUT.19
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_19.destinations:TRIGG.GROUP.MUX.9.INPUT.20,TRIGG.GROUP.ONETOONE.6.INPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.3,TRIGG.GROUP.MUX.1.INPUT.3,TRIGG.GROUP.MUX.5.INPUT.3,TRIGG.GROUP.MUX.6.INPUT.3,TRIGG.GROUP.MUX.9.INPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_20.destinations:TRIGG.GROUP.MUX.9.INPUT.21
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_21.destinations:TRIGG.GROUP.MUX.9.INPUT.22
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_22.destinations:TRIGG.GROUP.MUX.9.INPUT.23,TRIGG.GROUP.ONETOONE.6.INPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_23.destinations:TRIGG.GROUP.MUX.9.INPUT.24
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_24.destinations:TRIGG.GROUP.MUX.9.INPUT.25
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_25.destinations:TRIGG.GROUP.MUX.9.INPUT.26,TRIGG.GROUP.ONETOONE.6.INPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_26.destinations:TRIGG.GROUP.MUX.9.INPUT.27
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_27.destinations:TRIGG.GROUP.MUX.9.INPUT.28
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_28.destinations:TRIGG.GROUP.MUX.9.INPUT.29
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_29.destinations:TRIGG.GROUP.MUX.9.INPUT.30
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.4,TRIGG.GROUP.MUX.1.INPUT.4,TRIGG.GROUP.MUX.5.INPUT.4,TRIGG.GROUP.MUX.6.INPUT.4,TRIGG.GROUP.MUX.9.INPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_30.destinations:TRIGG.GROUP.MUX.9.INPUT.31
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_31.destinations:TRIGG.GROUP.MUX.9.INPUT.32
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_32.destinations:TRIGG.GROUP.MUX.9.INPUT.33
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_33.destinations:TRIGG.GROUP.MUX.9.INPUT.34
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_34.destinations:TRIGG.GROUP.MUX.9.INPUT.35
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_35.destinations:TRIGG.GROUP.MUX.9.INPUT.36
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_36.destinations:TRIGG.GROUP.MUX.9.INPUT.37
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_37.destinations:TRIGG.GROUP.MUX.9.INPUT.38
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_38.destinations:TRIGG.GROUP.MUX.9.INPUT.39
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_39.destinations:TRIGG.GROUP.MUX.9.INPUT.40
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.5,TRIGG.GROUP.MUX.1.INPUT.5,TRIGG.GROUP.MUX.5.INPUT.5,TRIGG.GROUP.MUX.6.INPUT.5,TRIGG.GROUP.MUX.9.INPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_40.destinations:TRIGG.GROUP.MUX.9.INPUT.41
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_41.destinations:TRIGG.GROUP.MUX.9.INPUT.42
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_42.destinations:TRIGG.GROUP.MUX.9.INPUT.43
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_43.destinations:TRIGG.GROUP.MUX.9.INPUT.44
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_44.destinations:TRIGG.GROUP.MUX.9.INPUT.45
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_45.destinations:TRIGG.GROUP.MUX.9.INPUT.46
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_46.destinations:TRIGG.GROUP.MUX.9.INPUT.47
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_47.destinations:TRIGG.GROUP.MUX.9.INPUT.48
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_48.destinations:TRIGG.GROUP.MUX.9.INPUT.49
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_49.destinations:TRIGG.GROUP.MUX.9.INPUT.50
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.6,TRIGG.GROUP.MUX.1.INPUT.6,TRIGG.GROUP.MUX.5.INPUT.6,TRIGG.GROUP.MUX.6.INPUT.6,TRIGG.GROUP.MUX.9.INPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_50.destinations:TRIGG.GROUP.MUX.9.INPUT.51
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_51.destinations:TRIGG.GROUP.MUX.9.INPUT.52
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_52.destinations:TRIGG.GROUP.MUX.9.INPUT.53
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_53.destinations:TRIGG.GROUP.MUX.9.INPUT.54
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_54.destinations:TRIGG.GROUP.MUX.9.INPUT.55
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_55.destinations:TRIGG.GROUP.MUX.9.INPUT.56
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_56.destinations:TRIGG.GROUP.MUX.9.INPUT.57
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_57.destinations:TRIGG.GROUP.MUX.9.INPUT.58
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_58.destinations:TRIGG.GROUP.MUX.9.INPUT.59
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_59.destinations:TRIGG.GROUP.MUX.9.INPUT.60
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.7,TRIGG.GROUP.MUX.1.INPUT.7,TRIGG.GROUP.MUX.5.INPUT.7,TRIGG.GROUP.MUX.6.INPUT.7,TRIGG.GROUP.MUX.9.INPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_60.destinations:TRIGG.GROUP.MUX.9.INPUT.61
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_61.destinations:TRIGG.GROUP.MUX.9.INPUT.62
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_62.destinations:TRIGG.GROUP.MUX.9.INPUT.63
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_63.destinations:TRIGG.GROUP.MUX.9.INPUT.64
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_64.destinations:TRIGG.GROUP.MUX.9.INPUT.65
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_65.destinations:TRIGG.GROUP.MUX.9.INPUT.66
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_66.destinations:TRIGG.GROUP.MUX.9.INPUT.67
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_67.destinations:TRIGG.GROUP.MUX.9.INPUT.68
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_68.destinations:TRIGG.GROUP.MUX.9.INPUT.69
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_69.destinations:TRIGG.GROUP.MUX.9.INPUT.70
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_7.destinations:TRIGG.GROUP.MUX.0.INPUT.8,TRIGG.GROUP.MUX.1.INPUT.8,TRIGG.GROUP.MUX.5.INPUT.8,TRIGG.GROUP.MUX.6.INPUT.8,TRIGG.GROUP.MUX.9.INPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_70.destinations:TRIGG.GROUP.MUX.9.INPUT.71
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_71.destinations:TRIGG.GROUP.MUX.9.INPUT.72
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_72.destinations:TRIGG.GROUP.MUX.9.INPUT.73
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_73.destinations:TRIGG.GROUP.MUX.9.INPUT.74
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_74.destinations:TRIGG.GROUP.MUX.9.INPUT.75
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_75.destinations:TRIGG.GROUP.MUX.9.INPUT.76
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_76.destinations:TRIGG.GROUP.MUX.9.INPUT.77
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_77.destinations:TRIGG.GROUP.MUX.9.INPUT.78
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_78.destinations:TRIGG.GROUP.MUX.9.INPUT.79
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_79.destinations:TRIGG.GROUP.MUX.9.INPUT.80
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_8.destinations:TRIGG.GROUP.MUX.0.INPUT.9,TRIGG.GROUP.MUX.1.INPUT.9,TRIGG.GROUP.MUX.5.INPUT.9,TRIGG.GROUP.MUX.6.INPUT.9,TRIGG.GROUP.MUX.9.INPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_80.destinations:TRIGG.GROUP.MUX.9.INPUT.81
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_81.destinations:TRIGG.GROUP.MUX.9.INPUT.82
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_82.destinations:TRIGG.GROUP.MUX.9.INPUT.83
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_83.destinations:TRIGG.GROUP.MUX.9.INPUT.84
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_84.destinations:TRIGG.GROUP.MUX.9.INPUT.85
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_85.destinations:TRIGG.GROUP.MUX.9.INPUT.86
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_86.destinations:TRIGG.GROUP.MUX.9.INPUT.87
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_87.destinations:TRIGG.GROUP.MUX.9.INPUT.88
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_88.destinations:TRIGG.GROUP.MUX.9.INPUT.89
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_89.destinations:TRIGG.GROUP.MUX.9.INPUT.90
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_9.destinations:TRIGG.GROUP.MUX.0.INPUT.10,TRIGG.GROUP.MUX.1.INPUT.10,TRIGG.GROUP.MUX.5.INPUT.10,TRIGG.GROUP.MUX.6.INPUT.10,TRIGG.GROUP.MUX.9.INPUT.10
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_90.destinations:TRIGG.GROUP.MUX.9.INPUT.91
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_91.destinations:TRIGG.GROUP.MUX.9.INPUT.92
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_0.source:TRIGG.GROUP.MUX.1.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_1.source:TRIGG.GROUP.MUX.1.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_10.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_11.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_12.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_13.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_14.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_15.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_16.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_17.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_18.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_19.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_2.source:TRIGG.GROUP.MUX.1.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_20.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_21.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_22.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_23.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_24.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_25.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_26.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_27.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_28.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_29.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_3.source:TRIGG.GROUP.MUX.1.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_30.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_31.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_32.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_33.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_34.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_35.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_36.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_37.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_38.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_39.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_4.source:TRIGG.GROUP.MUX.1.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_40.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_41.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_42.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_43.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_5.source:TRIGG.GROUP.MUX.1.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_6.source:TRIGG.GROUP.MUX.1.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_7.source:TRIGG.GROUP.MUX.1.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_8.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_9.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.17,TRIGG.GROUP.MUX.1.INPUT.17,TRIGG.GROUP.MUX.5.INPUT.17,TRIGG.GROUP.MUX.10.INPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.18,TRIGG.GROUP.MUX.1.INPUT.18,TRIGG.GROUP.MUX.5.INPUT.18,TRIGG.GROUP.MUX.10.INPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_10.destinations:TRIGG.GROUP.MUX.10.INPUT.11
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_11.destinations:TRIGG.GROUP.MUX.10.INPUT.12
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_12.destinations:TRIGG.GROUP.MUX.10.INPUT.13
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_13.destinations:TRIGG.GROUP.MUX.10.INPUT.14
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_14.destinations:TRIGG.GROUP.MUX.10.INPUT.15
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_15.destinations:TRIGG.GROUP.MUX.10.INPUT.16
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_16.destinations:TRIGG.GROUP.MUX.10.INPUT.17
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_17.destinations:TRIGG.GROUP.MUX.10.INPUT.18
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_18.destinations:TRIGG.GROUP.MUX.10.INPUT.19
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_19.destinations:TRIGG.GROUP.MUX.10.INPUT.20
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.19,TRIGG.GROUP.MUX.1.INPUT.19,TRIGG.GROUP.MUX.5.INPUT.19,TRIGG.GROUP.MUX.10.INPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_20.destinations:TRIGG.GROUP.MUX.10.INPUT.21
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_21.destinations:TRIGG.GROUP.MUX.10.INPUT.22
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_22.destinations:TRIGG.GROUP.MUX.10.INPUT.23
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_23.destinations:TRIGG.GROUP.MUX.10.INPUT.24
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_24.destinations:TRIGG.GROUP.MUX.10.INPUT.25,TRIGG.GROUP.ONETOONE.7.INPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_25.destinations:TRIGG.GROUP.MUX.10.INPUT.26
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_26.destinations:TRIGG.GROUP.MUX.10.INPUT.27
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_27.destinations:TRIGG.GROUP.MUX.10.INPUT.28,TRIGG.GROUP.ONETOONE.7.INPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_28.destinations:TRIGG.GROUP.MUX.10.INPUT.29
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_29.destinations:TRIGG.GROUP.MUX.10.INPUT.30
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.20,TRIGG.GROUP.MUX.1.INPUT.20,TRIGG.GROUP.MUX.5.INPUT.20,TRIGG.GROUP.MUX.10.INPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_30.destinations:TRIGG.GROUP.MUX.10.INPUT.31,TRIGG.GROUP.ONETOONE.7.INPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_31.destinations:TRIGG.GROUP.MUX.10.INPUT.32
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_32.destinations:TRIGG.GROUP.MUX.10.INPUT.33
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_33.destinations:TRIGG.GROUP.MUX.10.INPUT.34,TRIGG.GROUP.ONETOONE.7.INPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_34.destinations:TRIGG.GROUP.MUX.10.INPUT.35
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_35.destinations:TRIGG.GROUP.MUX.10.INPUT.36
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_36.destinations:TRIGG.GROUP.MUX.10.INPUT.37
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_37.destinations:TRIGG.GROUP.MUX.10.INPUT.38
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_38.destinations:TRIGG.GROUP.MUX.10.INPUT.39
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_39.destinations:TRIGG.GROUP.MUX.10.INPUT.40
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.21,TRIGG.GROUP.MUX.1.INPUT.21,TRIGG.GROUP.MUX.5.INPUT.21,TRIGG.GROUP.MUX.10.INPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_40.destinations:TRIGG.GROUP.MUX.10.INPUT.41
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_41.destinations:TRIGG.GROUP.MUX.10.INPUT.42
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_42.destinations:TRIGG.GROUP.MUX.10.INPUT.43
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_43.destinations:TRIGG.GROUP.MUX.10.INPUT.44
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.22,TRIGG.GROUP.MUX.1.INPUT.22,TRIGG.GROUP.MUX.5.INPUT.22,TRIGG.GROUP.MUX.10.INPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.23,TRIGG.GROUP.MUX.1.INPUT.23,TRIGG.GROUP.MUX.5.INPUT.23,TRIGG.GROUP.MUX.10.INPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_7.destinations:TRIGG.GROUP.MUX.0.INPUT.24,TRIGG.GROUP.MUX.1.INPUT.24,TRIGG.GROUP.MUX.5.INPUT.24,TRIGG.GROUP.MUX.10.INPUT.8
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_8.destinations:TRIGG.GROUP.MUX.10.INPUT.9
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_9.destinations:TRIGG.GROUP.MUX.10.INPUT.10
TRIGG.SIGNAL.CPUSS_TR_FAULT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.29,TRIGG.GROUP.MUX.1.INPUT.29,TRIGG.GROUP.MUX.5.INPUT.31,TRIGG.GROUP.MUX.6.INPUT.19,TRIGG.GROUP.MUX.9.INPUT.151
TRIGG.SIGNAL.CPUSS_TR_FAULT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.30,TRIGG.GROUP.MUX.1.INPUT.30,TRIGG.GROUP.MUX.5.INPUT.32,TRIGG.GROUP.MUX.6.INPUT.20,TRIGG.GROUP.MUX.9.INPUT.152
TRIGG.SIGNAL.CPUSS_TR_FAULT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.31,TRIGG.GROUP.MUX.1.INPUT.31,TRIGG.GROUP.MUX.5.INPUT.33,TRIGG.GROUP.MUX.6.INPUT.21,TRIGG.GROUP.MUX.9.INPUT.153
TRIGG.SIGNAL.CPUSS_TR_FAULT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.32,TRIGG.GROUP.MUX.1.INPUT.32,TRIGG.GROUP.MUX.5.INPUT.34,TRIGG.GROUP.MUX.6.INPUT.22,TRIGG.GROUP.MUX.9.INPUT.154
TRIGG.SIGNAL.CPUSS_ZERO.destinations:TRIGG.GROUP.MUX.0.INPUT.0,TRIGG.GROUP.MUX.1.INPUT.0,TRIGG.GROUP.MUX.2.INPUT.0,TRIGG.GROUP.MUX.3.INPUT.0,TRIGG.GROUP.MUX.4.INPUT.0,TRIGG.GROUP.MUX.5.INPUT.0,TRIGG.GROUP.MUX.6.INPUT.0,TRIGG.GROUP.MUX.7.INPUT.0,TRIGG.GROUP.MUX.8.INPUT.0,TRIGG.GROUP.MUX.9.INPUT.0,TRIGG.GROUP.MUX.10.INPUT.0
TRIGG.SIGNAL.CXPI_0_TR_CMD_TX_HEADER_0.source:TRIGG.GROUP.ONETOONE.9.OUTPUT.0
TRIGG.SIGNAL.CXPI_0_TR_CMD_TX_HEADER_1.source:TRIGG.GROUP.ONETOONE.9.OUTPUT.1
TRIGG.SIGNAL.CXPI_0_TR_CMD_TX_HEADER_2.source:TRIGG.GROUP.ONETOONE.9.OUTPUT.2
TRIGG.SIGNAL.CXPI_0_TR_CMD_TX_HEADER_3.source:TRIGG.GROUP.ONETOONE.9.OUTPUT.3
TRIGG.SIGNAL.CXPI_0_TR_RX_REQ_0.destinations:TRIGG.GROUP.MUX.5.INPUT.125,TRIGG.GROUP.MUX.10.INPUT.153,TRIGG.GROUP.ONETOONE.10.INPUT.4
TRIGG.SIGNAL.CXPI_0_TR_RX_REQ_1.destinations:TRIGG.GROUP.MUX.5.INPUT.126,TRIGG.GROUP.MUX.10.INPUT.154,TRIGG.GROUP.ONETOONE.10.INPUT.5
TRIGG.SIGNAL.CXPI_0_TR_RX_REQ_2.destinations:TRIGG.GROUP.MUX.5.INPUT.127,TRIGG.GROUP.MUX.10.INPUT.155,TRIGG.GROUP.ONETOONE.10.INPUT.6
TRIGG.SIGNAL.CXPI_0_TR_RX_REQ_3.destinations:TRIGG.GROUP.MUX.5.INPUT.128,TRIGG.GROUP.MUX.10.INPUT.156,TRIGG.GROUP.ONETOONE.10.INPUT.7
TRIGG.SIGNAL.CXPI_0_TR_TX_REQ_0.destinations:TRIGG.GROUP.MUX.5.INPUT.121,TRIGG.GROUP.MUX.10.INPUT.149,TRIGG.GROUP.ONETOONE.10.INPUT.0
TRIGG.SIGNAL.CXPI_0_TR_TX_REQ_1.destinations:TRIGG.GROUP.MUX.5.INPUT.122,TRIGG.GROUP.MUX.10.INPUT.150,TRIGG.GROUP.ONETOONE.10.INPUT.1
TRIGG.SIGNAL.CXPI_0_TR_TX_REQ_2.destinations:TRIGG.GROUP.MUX.5.INPUT.123,TRIGG.GROUP.MUX.10.INPUT.151,TRIGG.GROUP.ONETOONE.10.INPUT.2
TRIGG.SIGNAL.CXPI_0_TR_TX_REQ_3.destinations:TRIGG.GROUP.MUX.5.INPUT.124,TRIGG.GROUP.MUX.10.INPUT.152,TRIGG.GROUP.ONETOONE.10.INPUT.3
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_0.destinations:TRIGG.GROUP.MUX.6.INPUT.23,TRIGG.GROUP.MUX.10.INPUT.138
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_1.destinations:TRIGG.GROUP.MUX.6.INPUT.24,TRIGG.GROUP.MUX.10.INPUT.139
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_10.destinations:TRIGG.GROUP.MUX.1.INPUT.38,TRIGG.GROUP.MUX.5.INPUT.136,TRIGG.GROUP.MUX.10.INPUT.148
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_2.destinations:TRIGG.GROUP.MUX.6.INPUT.25,TRIGG.GROUP.MUX.10.INPUT.140
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.35,TRIGG.GROUP.MUX.5.INPUT.129,TRIGG.GROUP.MUX.10.INPUT.141
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.36,TRIGG.GROUP.MUX.5.INPUT.130,TRIGG.GROUP.MUX.10.INPUT.142
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.37,TRIGG.GROUP.MUX.5.INPUT.131,TRIGG.GROUP.MUX.10.INPUT.143
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.38,TRIGG.GROUP.MUX.5.INPUT.132,TRIGG.GROUP.MUX.10.INPUT.144
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_7.destinations:TRIGG.GROUP.MUX.1.INPUT.35,TRIGG.GROUP.MUX.5.INPUT.133,TRIGG.GROUP.MUX.10.INPUT.145
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_8.destinations:TRIGG.GROUP.MUX.1.INPUT.36,TRIGG.GROUP.MUX.5.INPUT.134,TRIGG.GROUP.MUX.10.INPUT.146
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_9.destinations:TRIGG.GROUP.MUX.1.INPUT.37,TRIGG.GROUP.MUX.5.INPUT.135,TRIGG.GROUP.MUX.10.INPUT.147
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_0.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.0
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_1.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.1
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_2.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.2
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_3.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.3
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_4.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.4
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_6.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.6
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_7.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.7
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_8.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.8
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_9.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.9
TRIGG.SIGNAL.PASS_0_TR_DEBUG_FREEZE.source:TRIGG.GROUP.MUX.8.OUTPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_0.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.0
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_1.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.1
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_10.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.10
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_11.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.11
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_12.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.12
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_13.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.13
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_14.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.14
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_15.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.15
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_16.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.16
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_17.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.17
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_18.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.18
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_19.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.19
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_2.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.2
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_20.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.20
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_21.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.21
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_22.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.22
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_23.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.23
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_3.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.3
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_32.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.24
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_33.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.25
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_34.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.26
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_35.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.27
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_36.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.28
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_37.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.29
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_38.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.30
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_39.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.31
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_4.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.4
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_40.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.32
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_41.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.33
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_42.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.34
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_43.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.35
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_44.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.36
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_45.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.37
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_46.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.38
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_47.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.39
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_48.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.40
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_49.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.41
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_5.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_50.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.42
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_51.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.43
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_52.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.44
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_53.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.45
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_54.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.46
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_55.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.47
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_56.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.48
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_57.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.49
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_58.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.50
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_59.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.51
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_6.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.6
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_60.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.52
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_61.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.53
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_62.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.54
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_63.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.55
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_64.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.56
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_65.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.57
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_66.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.58
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_67.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.59
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_68.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.60
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_69.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.61
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_7.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.7
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_70.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.62
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_71.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.63
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_8.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.8
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_9.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.9
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_0.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.0
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_1.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.1
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_10.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.10
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_11.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.11
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_12.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.12
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_13.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.13
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_14.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.14
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_15.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.15
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_16.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.16
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_17.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.17
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_18.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.18
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_19.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.19
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_2.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.2
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_20.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.20
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_21.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.21
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_22.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.22
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_23.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.23
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_3.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.3
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_32.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.24
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_33.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.25
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_34.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.26
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_35.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.27
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_36.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.28
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_37.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.29
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_38.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.30
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_39.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.31
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_4.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.4
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_40.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.32
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_41.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.33
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_42.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.34
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_43.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.35
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_44.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.36
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_45.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.37
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_46.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.38
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_47.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.39
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_48.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.40
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_49.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.41
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_5.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_50.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.42
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_51.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.43
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_52.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.44
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_53.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.45
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_54.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.46
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_55.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.47
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_56.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.48
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_57.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.49
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_58.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.50
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_59.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.51
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_6.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.6
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_60.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.52
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_61.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.53
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_62.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.54
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_63.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.55
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_64.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.56
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_65.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.57
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_66.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.58
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_67.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.59
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_68.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.60
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_69.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.61
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_7.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.7
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_70.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.62
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_71.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.63
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_8.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.8
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_9.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.9
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_0.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.0
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_1.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.1
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_10.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.10
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_11.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.11
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_12.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.12
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_13.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.13
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_14.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.14
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_15.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.15
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_16.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.16
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_17.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.17
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_18.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.18
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_19.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.19
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_2.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.2
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_20.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.20
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_21.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.21
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_22.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.22
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_23.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.23
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_3.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.3
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_32.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.24
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_33.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.25
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_34.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.26
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_35.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.27
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_36.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.28
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_37.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.29
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_38.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.30
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_39.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.31
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_4.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.4
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_40.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.32
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_41.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.33
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_42.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.34
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_43.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.35
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_44.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.36
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_45.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.37
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_46.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.38
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_47.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.39
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_48.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.40
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_49.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.41
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_5.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_50.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.42
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_51.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.43
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_52.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.44
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_53.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.45
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_54.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.46
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_55.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.47
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_56.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.48
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_57.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.49
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_58.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.50
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_59.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.51
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_6.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.6
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_60.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.52
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_61.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.53
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_62.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.54
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_63.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.55
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_64.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.56
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_65.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.57
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_66.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.58
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_67.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.59
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_68.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.60
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_69.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.61
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_7.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.7
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_70.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.62
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_71.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.63
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_8.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.8
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_9.destinations:TRIGG.GROUP.ONETOONE.3.INPUT.9
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_0.source:TRIGG.GROUP.MUX.6.OUTPUT.0
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_1.source:TRIGG.GROUP.MUX.6.OUTPUT.1
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_10.source:TRIGG.GROUP.MUX.6.OUTPUT.10
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_11.source:TRIGG.GROUP.MUX.6.OUTPUT.11
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_2.source:TRIGG.GROUP.MUX.6.OUTPUT.2
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_3.source:TRIGG.GROUP.MUX.6.OUTPUT.3
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_4.source:TRIGG.GROUP.MUX.6.OUTPUT.4
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_5.source:TRIGG.GROUP.MUX.6.OUTPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_6.source:TRIGG.GROUP.MUX.6.OUTPUT.6
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_7.source:TRIGG.GROUP.MUX.6.OUTPUT.7
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_8.source:TRIGG.GROUP.MUX.6.OUTPUT.8
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_9.source:TRIGG.GROUP.MUX.6.OUTPUT.9
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_0.destinations:TRIGG.GROUP.MUX.1.INPUT.55,TRIGG.GROUP.MUX.5.INPUT.35,TRIGG.GROUP.MUX.6.INPUT.26,TRIGG.GROUP.MUX.10.INPUT.132
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_1.destinations:TRIGG.GROUP.MUX.1.INPUT.56,TRIGG.GROUP.MUX.5.INPUT.36,TRIGG.GROUP.MUX.6.INPUT.27,TRIGG.GROUP.MUX.10.INPUT.133
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_2.destinations:TRIGG.GROUP.MUX.1.INPUT.57,TRIGG.GROUP.MUX.5.INPUT.37,TRIGG.GROUP.MUX.6.INPUT.28,TRIGG.GROUP.MUX.10.INPUT.134
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_3.destinations:TRIGG.GROUP.MUX.1.INPUT.58,TRIGG.GROUP.MUX.5.INPUT.38,TRIGG.GROUP.MUX.6.INPUT.29,TRIGG.GROUP.MUX.10.INPUT.135
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_4.destinations:TRIGG.GROUP.MUX.1.INPUT.59,TRIGG.GROUP.MUX.5.INPUT.39,TRIGG.GROUP.MUX.6.INPUT.30,TRIGG.GROUP.MUX.10.INPUT.136
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_5.destinations:TRIGG.GROUP.MUX.1.INPUT.60,TRIGG.GROUP.MUX.5.INPUT.40,TRIGG.GROUP.MUX.6.INPUT.31,TRIGG.GROUP.MUX.10.INPUT.137
TRIGG.SIGNAL.PERI_TR_DBG_FREEZE.source:TRIGG.GROUP.MUX.8.OUTPUT.4
TRIGG.SIGNAL.PERI_TR_IO_INPUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.39,TRIGG.GROUP.MUX.5.INPUT.41,TRIGG.GROUP.MUX.6.INPUT.32,TRIGG.GROUP.MUX.10.INPUT.157
TRIGG.SIGNAL.PERI_TR_IO_INPUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.40,TRIGG.GROUP.MUX.5.INPUT.42,TRIGG.GROUP.MUX.6.INPUT.33,TRIGG.GROUP.MUX.10.INPUT.158
TRIGG.SIGNAL.PERI_TR_IO_INPUT_10.destinations:TRIGG.GROUP.MUX.0.INPUT.49,TRIGG.GROUP.MUX.5.INPUT.51,TRIGG.GROUP.MUX.6.INPUT.42,TRIGG.GROUP.MUX.10.INPUT.167
TRIGG.SIGNAL.PERI_TR_IO_INPUT_11.destinations:TRIGG.GROUP.MUX.0.INPUT.50,TRIGG.GROUP.MUX.5.INPUT.52,TRIGG.GROUP.MUX.6.INPUT.43,TRIGG.GROUP.MUX.10.INPUT.168
TRIGG.SIGNAL.PERI_TR_IO_INPUT_12.destinations:TRIGG.GROUP.MUX.0.INPUT.51,TRIGG.GROUP.MUX.5.INPUT.53,TRIGG.GROUP.MUX.6.INPUT.44,TRIGG.GROUP.MUX.10.INPUT.169
TRIGG.SIGNAL.PERI_TR_IO_INPUT_13.destinations:TRIGG.GROUP.MUX.0.INPUT.52,TRIGG.GROUP.MUX.5.INPUT.54,TRIGG.GROUP.MUX.6.INPUT.45,TRIGG.GROUP.MUX.10.INPUT.170
TRIGG.SIGNAL.PERI_TR_IO_INPUT_14.destinations:TRIGG.GROUP.MUX.0.INPUT.53,TRIGG.GROUP.MUX.5.INPUT.55,TRIGG.GROUP.MUX.6.INPUT.46,TRIGG.GROUP.MUX.10.INPUT.171
TRIGG.SIGNAL.PERI_TR_IO_INPUT_15.destinations:TRIGG.GROUP.MUX.0.INPUT.54,TRIGG.GROUP.MUX.5.INPUT.56,TRIGG.GROUP.MUX.6.INPUT.47,TRIGG.GROUP.MUX.10.INPUT.172
TRIGG.SIGNAL.PERI_TR_IO_INPUT_16.destinations:TRIGG.GROUP.MUX.1.INPUT.39,TRIGG.GROUP.MUX.5.INPUT.57,TRIGG.GROUP.MUX.6.INPUT.48,TRIGG.GROUP.MUX.10.INPUT.173
TRIGG.SIGNAL.PERI_TR_IO_INPUT_17.destinations:TRIGG.GROUP.MUX.1.INPUT.40,TRIGG.GROUP.MUX.5.INPUT.58,TRIGG.GROUP.MUX.6.INPUT.49,TRIGG.GROUP.MUX.10.INPUT.174
TRIGG.SIGNAL.PERI_TR_IO_INPUT_18.destinations:TRIGG.GROUP.MUX.1.INPUT.41,TRIGG.GROUP.MUX.5.INPUT.59,TRIGG.GROUP.MUX.6.INPUT.50,TRIGG.GROUP.MUX.10.INPUT.175
TRIGG.SIGNAL.PERI_TR_IO_INPUT_19.destinations:TRIGG.GROUP.MUX.1.INPUT.42,TRIGG.GROUP.MUX.5.INPUT.60,TRIGG.GROUP.MUX.6.INPUT.51,TRIGG.GROUP.MUX.10.INPUT.176
TRIGG.SIGNAL.PERI_TR_IO_INPUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.41,TRIGG.GROUP.MUX.5.INPUT.43,TRIGG.GROUP.MUX.6.INPUT.34,TRIGG.GROUP.MUX.10.INPUT.159
TRIGG.SIGNAL.PERI_TR_IO_INPUT_20.destinations:TRIGG.GROUP.MUX.1.INPUT.43,TRIGG.GROUP.MUX.5.INPUT.61,TRIGG.GROUP.MUX.6.INPUT.52,TRIGG.GROUP.MUX.10.INPUT.177
TRIGG.SIGNAL.PERI_TR_IO_INPUT_21.destinations:TRIGG.GROUP.MUX.1.INPUT.44,TRIGG.GROUP.MUX.5.INPUT.62,TRIGG.GROUP.MUX.6.INPUT.53,TRIGG.GROUP.MUX.10.INPUT.178
TRIGG.SIGNAL.PERI_TR_IO_INPUT_22.destinations:TRIGG.GROUP.MUX.1.INPUT.45,TRIGG.GROUP.MUX.5.INPUT.63,TRIGG.GROUP.MUX.6.INPUT.54,TRIGG.GROUP.MUX.10.INPUT.179
TRIGG.SIGNAL.PERI_TR_IO_INPUT_23.destinations:TRIGG.GROUP.MUX.1.INPUT.46,TRIGG.GROUP.MUX.5.INPUT.64,TRIGG.GROUP.MUX.6.INPUT.55,TRIGG.GROUP.MUX.10.INPUT.180
TRIGG.SIGNAL.PERI_TR_IO_INPUT_24.destinations:TRIGG.GROUP.MUX.1.INPUT.47,TRIGG.GROUP.MUX.5.INPUT.65,TRIGG.GROUP.MUX.6.INPUT.56,TRIGG.GROUP.MUX.10.INPUT.181
TRIGG.SIGNAL.PERI_TR_IO_INPUT_25.destinations:TRIGG.GROUP.MUX.1.INPUT.48,TRIGG.GROUP.MUX.5.INPUT.66,TRIGG.GROUP.MUX.6.INPUT.57,TRIGG.GROUP.MUX.10.INPUT.182
TRIGG.SIGNAL.PERI_TR_IO_INPUT_26.destinations:TRIGG.GROUP.MUX.1.INPUT.49,TRIGG.GROUP.MUX.5.INPUT.67,TRIGG.GROUP.MUX.6.INPUT.58,TRIGG.GROUP.MUX.10.INPUT.183
TRIGG.SIGNAL.PERI_TR_IO_INPUT_27.destinations:TRIGG.GROUP.MUX.1.INPUT.50,TRIGG.GROUP.MUX.5.INPUT.68,TRIGG.GROUP.MUX.6.INPUT.59,TRIGG.GROUP.MUX.10.INPUT.184
TRIGG.SIGNAL.PERI_TR_IO_INPUT_28.destinations:TRIGG.GROUP.MUX.1.INPUT.51,TRIGG.GROUP.MUX.5.INPUT.69,TRIGG.GROUP.MUX.6.INPUT.60,TRIGG.GROUP.MUX.10.INPUT.185
TRIGG.SIGNAL.PERI_TR_IO_INPUT_29.destinations:TRIGG.GROUP.MUX.1.INPUT.52,TRIGG.GROUP.MUX.5.INPUT.70,TRIGG.GROUP.MUX.6.INPUT.61,TRIGG.GROUP.MUX.10.INPUT.186
TRIGG.SIGNAL.PERI_TR_IO_INPUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.42,TRIGG.GROUP.MUX.5.INPUT.44,TRIGG.GROUP.MUX.6.INPUT.35,TRIGG.GROUP.MUX.10.INPUT.160
TRIGG.SIGNAL.PERI_TR_IO_INPUT_30.destinations:TRIGG.GROUP.MUX.1.INPUT.53,TRIGG.GROUP.MUX.5.INPUT.71,TRIGG.GROUP.MUX.6.INPUT.62,TRIGG.GROUP.MUX.10.INPUT.187
TRIGG.SIGNAL.PERI_TR_IO_INPUT_31.destinations:TRIGG.GROUP.MUX.1.INPUT.54,TRIGG.GROUP.MUX.5.INPUT.72,TRIGG.GROUP.MUX.6.INPUT.63,TRIGG.GROUP.MUX.10.INPUT.188
TRIGG.SIGNAL.PERI_TR_IO_INPUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.43,TRIGG.GROUP.MUX.5.INPUT.45,TRIGG.GROUP.MUX.6.INPUT.36,TRIGG.GROUP.MUX.10.INPUT.161
TRIGG.SIGNAL.PERI_TR_IO_INPUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.44,TRIGG.GROUP.MUX.5.INPUT.46,TRIGG.GROUP.MUX.6.INPUT.37,TRIGG.GROUP.MUX.10.INPUT.162
TRIGG.SIGNAL.PERI_TR_IO_INPUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.45,TRIGG.GROUP.MUX.5.INPUT.47,TRIGG.GROUP.MUX.6.INPUT.38,TRIGG.GROUP.MUX.10.INPUT.163
TRIGG.SIGNAL.PERI_TR_IO_INPUT_7.destinations:TRIGG.GROUP.MUX.0.INPUT.46,TRIGG.GROUP.MUX.5.INPUT.48,TRIGG.GROUP.MUX.6.INPUT.39,TRIGG.GROUP.MUX.10.INPUT.164
TRIGG.SIGNAL.PERI_TR_IO_INPUT_8.destinations:TRIGG.GROUP.MUX.0.INPUT.47,TRIGG.GROUP.MUX.5.INPUT.49,TRIGG.GROUP.MUX.6.INPUT.40,TRIGG.GROUP.MUX.10.INPUT.165
TRIGG.SIGNAL.PERI_TR_IO_INPUT_9.destinations:TRIGG.GROUP.MUX.0.INPUT.48,TRIGG.GROUP.MUX.5.INPUT.50,TRIGG.GROUP.MUX.6.INPUT.41,TRIGG.GROUP.MUX.10.INPUT.166
TRIGG.SIGNAL.PERI_TR_IO_OUTPUT_0.source:TRIGG.GROUP.MUX.8.OUTPUT.0
TRIGG.SIGNAL.PERI_TR_IO_OUTPUT_1.source:TRIGG.GROUP.MUX.8.OUTPUT.1
TRIGG.SIGNAL.SCB_0_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.5.INPUT.75,TRIGG.GROUP.MUX.9.INPUT.109
TRIGG.SIGNAL.SCB_0_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.74,TRIGG.GROUP.MUX.9.INPUT.101,TRIGG.GROUP.ONETOONE.8.INPUT.1
TRIGG.SIGNAL.SCB_0_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.73,TRIGG.GROUP.MUX.9.INPUT.93,TRIGG.GROUP.ONETOONE.8.INPUT.0
TRIGG.SIGNAL.SCB_1_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.5.INPUT.78,TRIGG.GROUP.MUX.9.INPUT.110
TRIGG.SIGNAL.SCB_1_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.77,TRIGG.GROUP.MUX.9.INPUT.102,TRIGG.GROUP.ONETOONE.8.INPUT.3
TRIGG.SIGNAL.SCB_1_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.76,TRIGG.GROUP.MUX.9.INPUT.94,TRIGG.GROUP.ONETOONE.8.INPUT.2
TRIGG.SIGNAL.SCB_2_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.5.INPUT.81,TRIGG.GROUP.MUX.9.INPUT.111
TRIGG.SIGNAL.SCB_2_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.80,TRIGG.GROUP.MUX.9.INPUT.103,TRIGG.GROUP.ONETOONE.8.INPUT.5
TRIGG.SIGNAL.SCB_2_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.79,TRIGG.GROUP.MUX.9.INPUT.95,TRIGG.GROUP.ONETOONE.8.INPUT.4
TRIGG.SIGNAL.SCB_3_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.5.INPUT.84,TRIGG.GROUP.MUX.9.INPUT.112
TRIGG.SIGNAL.SCB_3_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.83,TRIGG.GROUP.MUX.9.INPUT.104,TRIGG.GROUP.ONETOONE.8.INPUT.7
TRIGG.SIGNAL.SCB_3_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.82,TRIGG.GROUP.MUX.9.INPUT.96,TRIGG.GROUP.ONETOONE.8.INPUT.6
TRIGG.SIGNAL.SCB_4_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.5.INPUT.87,TRIGG.GROUP.MUX.9.INPUT.113
TRIGG.SIGNAL.SCB_4_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.86,TRIGG.GROUP.MUX.9.INPUT.105,TRIGG.GROUP.ONETOONE.8.INPUT.9
TRIGG.SIGNAL.SCB_4_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.85,TRIGG.GROUP.MUX.9.INPUT.97,TRIGG.GROUP.ONETOONE.8.INPUT.8
TRIGG.SIGNAL.SCB_5_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.5.INPUT.90,TRIGG.GROUP.MUX.9.INPUT.114
TRIGG.SIGNAL.SCB_5_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.89,TRIGG.GROUP.MUX.9.INPUT.106,TRIGG.GROUP.ONETOONE.8.INPUT.11
TRIGG.SIGNAL.SCB_5_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.88,TRIGG.GROUP.MUX.9.INPUT.98,TRIGG.GROUP.ONETOONE.8.INPUT.10
TRIGG.SIGNAL.SCB_6_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.5.INPUT.93,TRIGG.GROUP.MUX.9.INPUT.115
TRIGG.SIGNAL.SCB_6_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.92,TRIGG.GROUP.MUX.9.INPUT.107,TRIGG.GROUP.ONETOONE.8.INPUT.13
TRIGG.SIGNAL.SCB_6_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.91,TRIGG.GROUP.MUX.9.INPUT.99,TRIGG.GROUP.ONETOONE.8.INPUT.12
TRIGG.SIGNAL.SCB_7_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.5.INPUT.96,TRIGG.GROUP.MUX.9.INPUT.116
TRIGG.SIGNAL.SCB_7_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.95,TRIGG.GROUP.MUX.9.INPUT.108,TRIGG.GROUP.ONETOONE.8.INPUT.15
TRIGG.SIGNAL.SCB_7_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.5.INPUT.94,TRIGG.GROUP.MUX.9.INPUT.100,TRIGG.GROUP.ONETOONE.8.INPUT.14
TRIGG.SIGNAL.SRSS_TR_DEBUG_FREEZE_MCWDT_0.source:TRIGG.GROUP.MUX.8.OUTPUT.7
TRIGG.SIGNAL.SRSS_TR_DEBUG_FREEZE_MCWDT_1.source:TRIGG.GROUP.MUX.8.OUTPUT.8
TRIGG.SIGNAL.SRSS_TR_DEBUG_FREEZE_WDT.source:TRIGG.GROUP.MUX.8.OUTPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_0.source:TRIGG.GROUP.MUX.4.OUTPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_1.source:TRIGG.GROUP.MUX.4.OUTPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_10.source:TRIGG.GROUP.MUX.4.OUTPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_11.source:TRIGG.GROUP.MUX.4.OUTPUT.11
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_12.source:TRIGG.GROUP.MUX.4.OUTPUT.12
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_13.source:TRIGG.GROUP.MUX.4.OUTPUT.13
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_14.source:TRIGG.GROUP.MUX.4.OUTPUT.14
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_15.source:TRIGG.GROUP.MUX.4.OUTPUT.15
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_16.source:TRIGG.GROUP.MUX.5.OUTPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_17.source:TRIGG.GROUP.MUX.5.OUTPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_18.source:TRIGG.GROUP.MUX.5.OUTPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_19.source:TRIGG.GROUP.MUX.5.OUTPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_2.source:TRIGG.GROUP.MUX.4.OUTPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_20.source:TRIGG.GROUP.MUX.5.OUTPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_21.source:TRIGG.GROUP.MUX.5.OUTPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_22.source:TRIGG.GROUP.MUX.5.OUTPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_23.source:TRIGG.GROUP.MUX.5.OUTPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_24.source:TRIGG.GROUP.MUX.5.OUTPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_25.source:TRIGG.GROUP.MUX.5.OUTPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_26.source:TRIGG.GROUP.MUX.5.OUTPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_3.source:TRIGG.GROUP.MUX.4.OUTPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_4.source:TRIGG.GROUP.MUX.4.OUTPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_5.source:TRIGG.GROUP.MUX.4.OUTPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_6.source:TRIGG.GROUP.MUX.4.OUTPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_7.source:TRIGG.GROUP.MUX.4.OUTPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_8.source:TRIGG.GROUP.MUX.4.OUTPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_9.source:TRIGG.GROUP.MUX.4.OUTPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_DEBUG_FREEZE.source:TRIGG.GROUP.MUX.8.OUTPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_101.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.41
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_104.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.42
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_107.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.43
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_11.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_110.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.44
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_113.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.45
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_116.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.46
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_119.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.47
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_122.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.48
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_125.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.49
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_128.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.50
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_131.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.51
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_134.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.52
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_137.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.53
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_14.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_140.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.54
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_143.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.55
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_146.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.60
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_149.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.61
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_152.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.62
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_155.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.63
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_17.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_2.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_20.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_23.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.11
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_26.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.12
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_29.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.13
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_32.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.14
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_35.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.15
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_38.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.16
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_41.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.17
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_44.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.18
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_47.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.19
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_5.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_50.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.20
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_53.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.21
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_56.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.22
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_59.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.23
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_62.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.28
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_65.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.29
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_68.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.30
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_71.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.31
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_74.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.32
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_77.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.33
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_770.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_773.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.24
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_776.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.56
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_779.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_782.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.25
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_785.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.57
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_788.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_791.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.26
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_794.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.58
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_797.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_8.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_80.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.34
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_800.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.27
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_803.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.59
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_83.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.35
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_86.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.36
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_89.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.37
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_92.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.38
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_95.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.39
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_98.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.40
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_0.destinations:TRIGG.GROUP.MUX.3.INPUT.21,TRIGG.GROUP.MUX.4.INPUT.21,TRIGG.GROUP.MUX.9.INPUT.175,TRIGG.GROUP.ONETOONE.0.INPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_1.destinations:TRIGG.GROUP.MUX.3.INPUT.22,TRIGG.GROUP.MUX.4.INPUT.22,TRIGG.GROUP.MUX.9.INPUT.176,TRIGG.GROUP.ONETOONE.0.INPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_10.destinations:TRIGG.GROUP.MUX.3.INPUT.31,TRIGG.GROUP.MUX.4.INPUT.31,TRIGG.GROUP.MUX.9.INPUT.185,TRIGG.GROUP.ONETOONE.0.INPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_11.destinations:TRIGG.GROUP.MUX.3.INPUT.32,TRIGG.GROUP.MUX.4.INPUT.32,TRIGG.GROUP.MUX.9.INPUT.186,TRIGG.GROUP.ONETOONE.0.INPUT.11
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_12.destinations:TRIGG.GROUP.MUX.3.INPUT.33,TRIGG.GROUP.MUX.4.INPUT.33,TRIGG.GROUP.MUX.9.INPUT.187
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_13.destinations:TRIGG.GROUP.MUX.3.INPUT.34,TRIGG.GROUP.MUX.4.INPUT.34,TRIGG.GROUP.MUX.9.INPUT.188
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_14.destinations:TRIGG.GROUP.MUX.3.INPUT.35,TRIGG.GROUP.MUX.4.INPUT.35,TRIGG.GROUP.MUX.9.INPUT.189
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_15.destinations:TRIGG.GROUP.MUX.3.INPUT.36,TRIGG.GROUP.MUX.4.INPUT.36,TRIGG.GROUP.MUX.9.INPUT.190
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_16.destinations:TRIGG.GROUP.MUX.3.INPUT.37,TRIGG.GROUP.MUX.4.INPUT.37,TRIGG.GROUP.MUX.9.INPUT.191,TRIGG.GROUP.ONETOONE.9.INPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_17.destinations:TRIGG.GROUP.MUX.3.INPUT.38,TRIGG.GROUP.MUX.4.INPUT.38,TRIGG.GROUP.MUX.9.INPUT.192,TRIGG.GROUP.ONETOONE.9.INPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_18.destinations:TRIGG.GROUP.MUX.3.INPUT.39,TRIGG.GROUP.MUX.4.INPUT.39,TRIGG.GROUP.MUX.9.INPUT.193,TRIGG.GROUP.ONETOONE.9.INPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_19.destinations:TRIGG.GROUP.MUX.3.INPUT.40,TRIGG.GROUP.MUX.4.INPUT.40,TRIGG.GROUP.MUX.9.INPUT.194,TRIGG.GROUP.ONETOONE.9.INPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_2.destinations:TRIGG.GROUP.MUX.3.INPUT.23,TRIGG.GROUP.MUX.4.INPUT.23,TRIGG.GROUP.MUX.9.INPUT.177,TRIGG.GROUP.ONETOONE.0.INPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_20.destinations:TRIGG.GROUP.MUX.3.INPUT.41,TRIGG.GROUP.MUX.4.INPUT.41,TRIGG.GROUP.MUX.9.INPUT.195
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_21.destinations:TRIGG.GROUP.MUX.3.INPUT.42,TRIGG.GROUP.MUX.4.INPUT.42,TRIGG.GROUP.MUX.9.INPUT.196
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_22.destinations:TRIGG.GROUP.MUX.3.INPUT.43,TRIGG.GROUP.MUX.4.INPUT.43,TRIGG.GROUP.MUX.9.INPUT.197
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_23.destinations:TRIGG.GROUP.MUX.3.INPUT.44,TRIGG.GROUP.MUX.4.INPUT.44,TRIGG.GROUP.MUX.9.INPUT.198
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_24.destinations:TRIGG.GROUP.MUX.3.INPUT.45,TRIGG.GROUP.MUX.4.INPUT.45,TRIGG.GROUP.MUX.9.INPUT.199
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_25.destinations:TRIGG.GROUP.MUX.3.INPUT.46,TRIGG.GROUP.MUX.4.INPUT.46,TRIGG.GROUP.MUX.9.INPUT.200
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_256.destinations:TRIGG.GROUP.MUX.3.INPUT.9,TRIGG.GROUP.MUX.4.INPUT.9,TRIGG.GROUP.MUX.9.INPUT.163
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_257.destinations:TRIGG.GROUP.MUX.3.INPUT.10,TRIGG.GROUP.MUX.4.INPUT.10,TRIGG.GROUP.MUX.9.INPUT.164
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_258.destinations:TRIGG.GROUP.MUX.3.INPUT.11,TRIGG.GROUP.MUX.4.INPUT.11,TRIGG.GROUP.MUX.9.INPUT.165
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_259.destinations:TRIGG.GROUP.MUX.3.INPUT.12,TRIGG.GROUP.MUX.4.INPUT.12,TRIGG.GROUP.MUX.9.INPUT.166
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_26.destinations:TRIGG.GROUP.MUX.3.INPUT.47,TRIGG.GROUP.MUX.4.INPUT.47,TRIGG.GROUP.MUX.9.INPUT.201
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_260.destinations:TRIGG.GROUP.MUX.3.INPUT.13,TRIGG.GROUP.MUX.4.INPUT.13,TRIGG.GROUP.MUX.9.INPUT.167
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_261.destinations:TRIGG.GROUP.MUX.3.INPUT.14,TRIGG.GROUP.MUX.4.INPUT.14,TRIGG.GROUP.MUX.9.INPUT.168
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_262.destinations:TRIGG.GROUP.MUX.3.INPUT.15,TRIGG.GROUP.MUX.4.INPUT.15,TRIGG.GROUP.MUX.9.INPUT.169
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_263.destinations:TRIGG.GROUP.MUX.3.INPUT.16,TRIGG.GROUP.MUX.4.INPUT.16,TRIGG.GROUP.MUX.9.INPUT.170
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_264.destinations:TRIGG.GROUP.MUX.3.INPUT.17,TRIGG.GROUP.MUX.4.INPUT.17,TRIGG.GROUP.MUX.9.INPUT.171
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_265.destinations:TRIGG.GROUP.MUX.3.INPUT.18,TRIGG.GROUP.MUX.4.INPUT.18,TRIGG.GROUP.MUX.9.INPUT.172
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_266.destinations:TRIGG.GROUP.MUX.3.INPUT.19,TRIGG.GROUP.MUX.4.INPUT.19,TRIGG.GROUP.MUX.9.INPUT.173
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_267.destinations:TRIGG.GROUP.MUX.3.INPUT.20,TRIGG.GROUP.MUX.4.INPUT.20,TRIGG.GROUP.MUX.9.INPUT.174
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_27.destinations:TRIGG.GROUP.MUX.3.INPUT.48,TRIGG.GROUP.MUX.4.INPUT.48,TRIGG.GROUP.MUX.9.INPUT.202
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_28.destinations:TRIGG.GROUP.MUX.3.INPUT.49,TRIGG.GROUP.MUX.4.INPUT.49,TRIGG.GROUP.MUX.9.INPUT.203
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_29.destinations:TRIGG.GROUP.MUX.3.INPUT.50,TRIGG.GROUP.MUX.4.INPUT.50,TRIGG.GROUP.MUX.9.INPUT.204
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_3.destinations:TRIGG.GROUP.MUX.3.INPUT.24,TRIGG.GROUP.MUX.4.INPUT.24,TRIGG.GROUP.MUX.9.INPUT.178,TRIGG.GROUP.ONETOONE.0.INPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_30.destinations:TRIGG.GROUP.MUX.3.INPUT.51,TRIGG.GROUP.MUX.4.INPUT.51,TRIGG.GROUP.MUX.9.INPUT.205
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_31.destinations:TRIGG.GROUP.MUX.3.INPUT.52,TRIGG.GROUP.MUX.4.INPUT.52,TRIGG.GROUP.MUX.9.INPUT.206
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_32.destinations:TRIGG.GROUP.MUX.3.INPUT.53,TRIGG.GROUP.MUX.4.INPUT.53,TRIGG.GROUP.MUX.9.INPUT.207
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_33.destinations:TRIGG.GROUP.MUX.3.INPUT.54,TRIGG.GROUP.MUX.4.INPUT.54,TRIGG.GROUP.MUX.9.INPUT.208
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_34.destinations:TRIGG.GROUP.MUX.3.INPUT.55,TRIGG.GROUP.MUX.4.INPUT.55,TRIGG.GROUP.MUX.9.INPUT.209
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_35.destinations:TRIGG.GROUP.MUX.3.INPUT.56,TRIGG.GROUP.MUX.4.INPUT.56,TRIGG.GROUP.MUX.9.INPUT.210
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_36.destinations:TRIGG.GROUP.MUX.3.INPUT.57,TRIGG.GROUP.MUX.4.INPUT.57,TRIGG.GROUP.MUX.9.INPUT.211
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_37.destinations:TRIGG.GROUP.MUX.3.INPUT.58,TRIGG.GROUP.MUX.4.INPUT.58,TRIGG.GROUP.MUX.9.INPUT.212
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_38.destinations:TRIGG.GROUP.MUX.3.INPUT.59,TRIGG.GROUP.MUX.4.INPUT.59,TRIGG.GROUP.MUX.9.INPUT.213
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_39.destinations:TRIGG.GROUP.MUX.3.INPUT.60,TRIGG.GROUP.MUX.4.INPUT.60,TRIGG.GROUP.MUX.9.INPUT.214
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_4.destinations:TRIGG.GROUP.MUX.3.INPUT.25,TRIGG.GROUP.MUX.4.INPUT.25,TRIGG.GROUP.MUX.9.INPUT.179,TRIGG.GROUP.ONETOONE.0.INPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_40.destinations:TRIGG.GROUP.MUX.3.INPUT.61,TRIGG.GROUP.MUX.4.INPUT.61,TRIGG.GROUP.MUX.9.INPUT.215
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_41.destinations:TRIGG.GROUP.MUX.3.INPUT.62,TRIGG.GROUP.MUX.4.INPUT.62,TRIGG.GROUP.MUX.9.INPUT.216
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_42.destinations:TRIGG.GROUP.MUX.3.INPUT.63,TRIGG.GROUP.MUX.4.INPUT.63,TRIGG.GROUP.MUX.9.INPUT.217
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_43.destinations:TRIGG.GROUP.MUX.3.INPUT.64,TRIGG.GROUP.MUX.4.INPUT.64,TRIGG.GROUP.MUX.9.INPUT.218
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_44.destinations:TRIGG.GROUP.MUX.3.INPUT.65,TRIGG.GROUP.MUX.4.INPUT.65,TRIGG.GROUP.MUX.9.INPUT.219
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_45.destinations:TRIGG.GROUP.MUX.3.INPUT.66,TRIGG.GROUP.MUX.4.INPUT.66,TRIGG.GROUP.MUX.9.INPUT.220
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_46.destinations:TRIGG.GROUP.MUX.3.INPUT.67,TRIGG.GROUP.MUX.4.INPUT.67,TRIGG.GROUP.MUX.9.INPUT.221
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_47.destinations:TRIGG.GROUP.MUX.3.INPUT.68,TRIGG.GROUP.MUX.4.INPUT.68,TRIGG.GROUP.MUX.9.INPUT.222
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_48.destinations:TRIGG.GROUP.MUX.3.INPUT.69,TRIGG.GROUP.MUX.4.INPUT.69,TRIGG.GROUP.MUX.9.INPUT.223
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_49.destinations:TRIGG.GROUP.MUX.3.INPUT.70,TRIGG.GROUP.MUX.4.INPUT.70,TRIGG.GROUP.MUX.9.INPUT.224
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_5.destinations:TRIGG.GROUP.MUX.3.INPUT.26,TRIGG.GROUP.MUX.4.INPUT.26,TRIGG.GROUP.MUX.9.INPUT.180,TRIGG.GROUP.ONETOONE.0.INPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_50.destinations:TRIGG.GROUP.MUX.3.INPUT.71,TRIGG.GROUP.MUX.4.INPUT.71,TRIGG.GROUP.MUX.9.INPUT.225
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_51.destinations:TRIGG.GROUP.MUX.3.INPUT.72,TRIGG.GROUP.MUX.4.INPUT.72,TRIGG.GROUP.MUX.9.INPUT.226
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_512.destinations:TRIGG.GROUP.MUX.3.INPUT.1,TRIGG.GROUP.MUX.4.INPUT.1,TRIGG.GROUP.MUX.9.INPUT.155
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_513.destinations:TRIGG.GROUP.MUX.3.INPUT.2,TRIGG.GROUP.MUX.4.INPUT.2,TRIGG.GROUP.MUX.9.INPUT.156
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_514.destinations:TRIGG.GROUP.MUX.3.INPUT.3,TRIGG.GROUP.MUX.4.INPUT.3,TRIGG.GROUP.MUX.9.INPUT.157
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_515.destinations:TRIGG.GROUP.MUX.3.INPUT.4,TRIGG.GROUP.MUX.4.INPUT.4,TRIGG.GROUP.MUX.9.INPUT.158
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_516.destinations:TRIGG.GROUP.MUX.3.INPUT.5,TRIGG.GROUP.MUX.4.INPUT.5,TRIGG.GROUP.MUX.9.INPUT.159
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_517.destinations:TRIGG.GROUP.MUX.3.INPUT.6,TRIGG.GROUP.MUX.4.INPUT.6,TRIGG.GROUP.MUX.9.INPUT.160
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_518.destinations:TRIGG.GROUP.MUX.3.INPUT.7,TRIGG.GROUP.MUX.4.INPUT.7,TRIGG.GROUP.MUX.9.INPUT.161
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_519.destinations:TRIGG.GROUP.MUX.3.INPUT.8,TRIGG.GROUP.MUX.4.INPUT.8,TRIGG.GROUP.MUX.9.INPUT.162
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_52.destinations:TRIGG.GROUP.MUX.3.INPUT.73,TRIGG.GROUP.MUX.4.INPUT.73,TRIGG.GROUP.MUX.9.INPUT.227
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_53.destinations:TRIGG.GROUP.MUX.3.INPUT.74,TRIGG.GROUP.MUX.4.INPUT.74,TRIGG.GROUP.MUX.9.INPUT.228
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_54.destinations:TRIGG.GROUP.MUX.3.INPUT.75,TRIGG.GROUP.MUX.4.INPUT.75,TRIGG.GROUP.MUX.9.INPUT.229
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_55.destinations:TRIGG.GROUP.MUX.3.INPUT.76,TRIGG.GROUP.MUX.4.INPUT.76,TRIGG.GROUP.MUX.9.INPUT.230
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_56.destinations:TRIGG.GROUP.MUX.3.INPUT.77,TRIGG.GROUP.MUX.4.INPUT.77,TRIGG.GROUP.MUX.9.INPUT.231
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_57.destinations:TRIGG.GROUP.MUX.3.INPUT.78,TRIGG.GROUP.MUX.4.INPUT.78,TRIGG.GROUP.MUX.9.INPUT.232
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_58.destinations:TRIGG.GROUP.MUX.3.INPUT.79,TRIGG.GROUP.MUX.4.INPUT.79,TRIGG.GROUP.MUX.9.INPUT.233
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_59.destinations:TRIGG.GROUP.MUX.3.INPUT.80,TRIGG.GROUP.MUX.4.INPUT.80,TRIGG.GROUP.MUX.9.INPUT.234
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_6.destinations:TRIGG.GROUP.MUX.3.INPUT.27,TRIGG.GROUP.MUX.4.INPUT.27,TRIGG.GROUP.MUX.9.INPUT.181,TRIGG.GROUP.ONETOONE.0.INPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_60.destinations:TRIGG.GROUP.MUX.3.INPUT.81,TRIGG.GROUP.MUX.4.INPUT.81,TRIGG.GROUP.MUX.9.INPUT.235
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_61.destinations:TRIGG.GROUP.MUX.3.INPUT.82,TRIGG.GROUP.MUX.4.INPUT.82,TRIGG.GROUP.MUX.9.INPUT.236
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_62.destinations:TRIGG.GROUP.MUX.3.INPUT.83,TRIGG.GROUP.MUX.4.INPUT.83,TRIGG.GROUP.MUX.9.INPUT.237
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_7.destinations:TRIGG.GROUP.MUX.3.INPUT.28,TRIGG.GROUP.MUX.4.INPUT.28,TRIGG.GROUP.MUX.9.INPUT.182,TRIGG.GROUP.ONETOONE.0.INPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_8.destinations:TRIGG.GROUP.MUX.3.INPUT.29,TRIGG.GROUP.MUX.4.INPUT.29,TRIGG.GROUP.MUX.9.INPUT.183,TRIGG.GROUP.ONETOONE.0.INPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_9.destinations:TRIGG.GROUP.MUX.3.INPUT.30,TRIGG.GROUP.MUX.4.INPUT.30,TRIGG.GROUP.MUX.9.INPUT.184,TRIGG.GROUP.ONETOONE.0.INPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_0.destinations:TRIGG.GROUP.MUX.4.INPUT.84,TRIGG.GROUP.MUX.10.INPUT.69,TRIGG.GROUP.ONETOONE.1.INPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_1.destinations:TRIGG.GROUP.MUX.4.INPUT.85,TRIGG.GROUP.MUX.10.INPUT.70,TRIGG.GROUP.ONETOONE.1.INPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_10.destinations:TRIGG.GROUP.MUX.10.INPUT.79,TRIGG.GROUP.ONETOONE.1.INPUT.14
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_11.destinations:TRIGG.GROUP.MUX.10.INPUT.80,TRIGG.GROUP.ONETOONE.1.INPUT.15
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_12.destinations:TRIGG.GROUP.MUX.10.INPUT.81,TRIGG.GROUP.ONETOONE.1.INPUT.16
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_13.destinations:TRIGG.GROUP.MUX.10.INPUT.82,TRIGG.GROUP.ONETOONE.1.INPUT.17
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_14.destinations:TRIGG.GROUP.MUX.10.INPUT.83,TRIGG.GROUP.ONETOONE.1.INPUT.18
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_15.destinations:TRIGG.GROUP.MUX.10.INPUT.84,TRIGG.GROUP.ONETOONE.1.INPUT.19
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_16.destinations:TRIGG.GROUP.MUX.10.INPUT.85,TRIGG.GROUP.ONETOONE.1.INPUT.20
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_17.destinations:TRIGG.GROUP.MUX.10.INPUT.86,TRIGG.GROUP.ONETOONE.1.INPUT.21
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_18.destinations:TRIGG.GROUP.MUX.10.INPUT.87,TRIGG.GROUP.ONETOONE.1.INPUT.22
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_19.destinations:TRIGG.GROUP.MUX.10.INPUT.88,TRIGG.GROUP.ONETOONE.1.INPUT.23
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_2.destinations:TRIGG.GROUP.MUX.4.INPUT.86,TRIGG.GROUP.MUX.10.INPUT.71,TRIGG.GROUP.ONETOONE.1.INPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_20.destinations:TRIGG.GROUP.MUX.10.INPUT.89,TRIGG.GROUP.ONETOONE.1.INPUT.28
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_21.destinations:TRIGG.GROUP.MUX.10.INPUT.90,TRIGG.GROUP.ONETOONE.1.INPUT.29
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_22.destinations:TRIGG.GROUP.MUX.10.INPUT.91,TRIGG.GROUP.ONETOONE.1.INPUT.30
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_23.destinations:TRIGG.GROUP.MUX.10.INPUT.92,TRIGG.GROUP.ONETOONE.1.INPUT.31
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_24.destinations:TRIGG.GROUP.MUX.10.INPUT.93,TRIGG.GROUP.ONETOONE.1.INPUT.32
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_25.destinations:TRIGG.GROUP.MUX.10.INPUT.94,TRIGG.GROUP.ONETOONE.1.INPUT.33
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_256.destinations:TRIGG.GROUP.MUX.6.INPUT.72,TRIGG.GROUP.MUX.10.INPUT.57,TRIGG.GROUP.ONETOONE.1.INPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_257.destinations:TRIGG.GROUP.MUX.6.INPUT.73,TRIGG.GROUP.MUX.10.INPUT.58,TRIGG.GROUP.ONETOONE.1.INPUT.24
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_258.destinations:TRIGG.GROUP.MUX.6.INPUT.74,TRIGG.GROUP.MUX.10.INPUT.59,TRIGG.GROUP.ONETOONE.1.INPUT.56
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_259.destinations:TRIGG.GROUP.MUX.6.INPUT.75,TRIGG.GROUP.MUX.10.INPUT.60,TRIGG.GROUP.ONETOONE.1.INPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_26.destinations:TRIGG.GROUP.MUX.10.INPUT.95,TRIGG.GROUP.ONETOONE.1.INPUT.34
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_260.destinations:TRIGG.GROUP.MUX.6.INPUT.76,TRIGG.GROUP.MUX.10.INPUT.61,TRIGG.GROUP.ONETOONE.1.INPUT.25
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_261.destinations:TRIGG.GROUP.MUX.6.INPUT.77,TRIGG.GROUP.MUX.10.INPUT.62,TRIGG.GROUP.ONETOONE.1.INPUT.57
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_262.destinations:TRIGG.GROUP.MUX.6.INPUT.78,TRIGG.GROUP.MUX.10.INPUT.63,TRIGG.GROUP.ONETOONE.1.INPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_263.destinations:TRIGG.GROUP.MUX.6.INPUT.79,TRIGG.GROUP.MUX.10.INPUT.64,TRIGG.GROUP.ONETOONE.1.INPUT.26
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_264.destinations:TRIGG.GROUP.MUX.6.INPUT.80,TRIGG.GROUP.MUX.10.INPUT.65,TRIGG.GROUP.ONETOONE.1.INPUT.58
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_265.destinations:TRIGG.GROUP.MUX.6.INPUT.81,TRIGG.GROUP.MUX.10.INPUT.66,TRIGG.GROUP.ONETOONE.1.INPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_266.destinations:TRIGG.GROUP.MUX.6.INPUT.82,TRIGG.GROUP.MUX.10.INPUT.67,TRIGG.GROUP.ONETOONE.1.INPUT.27
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_267.destinations:TRIGG.GROUP.MUX.6.INPUT.83,TRIGG.GROUP.MUX.10.INPUT.68,TRIGG.GROUP.ONETOONE.1.INPUT.59
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_27.destinations:TRIGG.GROUP.MUX.10.INPUT.96,TRIGG.GROUP.ONETOONE.1.INPUT.35
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_28.destinations:TRIGG.GROUP.MUX.10.INPUT.97,TRIGG.GROUP.ONETOONE.1.INPUT.36
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_29.destinations:TRIGG.GROUP.MUX.10.INPUT.98,TRIGG.GROUP.ONETOONE.1.INPUT.37
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_3.destinations:TRIGG.GROUP.MUX.4.INPUT.87,TRIGG.GROUP.MUX.10.INPUT.72,TRIGG.GROUP.ONETOONE.1.INPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_30.destinations:TRIGG.GROUP.MUX.10.INPUT.99,TRIGG.GROUP.ONETOONE.1.INPUT.38
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_31.destinations:TRIGG.GROUP.MUX.10.INPUT.100,TRIGG.GROUP.ONETOONE.1.INPUT.39
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_32.destinations:TRIGG.GROUP.MUX.10.INPUT.101,TRIGG.GROUP.ONETOONE.1.INPUT.40
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_33.destinations:TRIGG.GROUP.MUX.10.INPUT.102,TRIGG.GROUP.ONETOONE.1.INPUT.41
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_34.destinations:TRIGG.GROUP.MUX.10.INPUT.103,TRIGG.GROUP.ONETOONE.1.INPUT.42
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_35.destinations:TRIGG.GROUP.MUX.10.INPUT.104,TRIGG.GROUP.ONETOONE.1.INPUT.43
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_36.destinations:TRIGG.GROUP.MUX.10.INPUT.105,TRIGG.GROUP.ONETOONE.1.INPUT.44
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_37.destinations:TRIGG.GROUP.MUX.10.INPUT.106,TRIGG.GROUP.ONETOONE.1.INPUT.45
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_38.destinations:TRIGG.GROUP.MUX.10.INPUT.107,TRIGG.GROUP.ONETOONE.1.INPUT.46
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_39.destinations:TRIGG.GROUP.MUX.10.INPUT.108,TRIGG.GROUP.ONETOONE.1.INPUT.47
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_4.destinations:TRIGG.GROUP.MUX.4.INPUT.88,TRIGG.GROUP.MUX.10.INPUT.73,TRIGG.GROUP.ONETOONE.1.INPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_40.destinations:TRIGG.GROUP.MUX.10.INPUT.109,TRIGG.GROUP.ONETOONE.1.INPUT.48
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_41.destinations:TRIGG.GROUP.MUX.10.INPUT.110,TRIGG.GROUP.ONETOONE.1.INPUT.49
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_42.destinations:TRIGG.GROUP.MUX.10.INPUT.111,TRIGG.GROUP.ONETOONE.1.INPUT.50
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_43.destinations:TRIGG.GROUP.MUX.10.INPUT.112,TRIGG.GROUP.ONETOONE.1.INPUT.51
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_44.destinations:TRIGG.GROUP.MUX.10.INPUT.113,TRIGG.GROUP.ONETOONE.1.INPUT.52
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_45.destinations:TRIGG.GROUP.MUX.10.INPUT.114,TRIGG.GROUP.ONETOONE.1.INPUT.53
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_46.destinations:TRIGG.GROUP.MUX.10.INPUT.115,TRIGG.GROUP.ONETOONE.1.INPUT.54
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_47.destinations:TRIGG.GROUP.MUX.10.INPUT.116,TRIGG.GROUP.ONETOONE.1.INPUT.55
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_48.destinations:TRIGG.GROUP.MUX.10.INPUT.117,TRIGG.GROUP.ONETOONE.1.INPUT.60
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_49.destinations:TRIGG.GROUP.MUX.10.INPUT.118,TRIGG.GROUP.ONETOONE.1.INPUT.61
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_5.destinations:TRIGG.GROUP.MUX.4.INPUT.89,TRIGG.GROUP.MUX.10.INPUT.74,TRIGG.GROUP.ONETOONE.1.INPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_50.destinations:TRIGG.GROUP.MUX.10.INPUT.119,TRIGG.GROUP.ONETOONE.1.INPUT.62
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_51.destinations:TRIGG.GROUP.MUX.10.INPUT.120,TRIGG.GROUP.ONETOONE.1.INPUT.63
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_512.destinations:TRIGG.GROUP.MUX.6.INPUT.64,TRIGG.GROUP.MUX.10.INPUT.49
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_513.destinations:TRIGG.GROUP.MUX.6.INPUT.65,TRIGG.GROUP.MUX.10.INPUT.50
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_514.destinations:TRIGG.GROUP.MUX.6.INPUT.66,TRIGG.GROUP.MUX.10.INPUT.51
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_515.destinations:TRIGG.GROUP.MUX.6.INPUT.67,TRIGG.GROUP.MUX.10.INPUT.52
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_516.destinations:TRIGG.GROUP.MUX.6.INPUT.68,TRIGG.GROUP.MUX.10.INPUT.53
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_517.destinations:TRIGG.GROUP.MUX.6.INPUT.69,TRIGG.GROUP.MUX.10.INPUT.54
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_518.destinations:TRIGG.GROUP.MUX.6.INPUT.70,TRIGG.GROUP.MUX.10.INPUT.55
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_519.destinations:TRIGG.GROUP.MUX.6.INPUT.71,TRIGG.GROUP.MUX.10.INPUT.56
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_52.destinations:TRIGG.GROUP.MUX.10.INPUT.121
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_53.destinations:TRIGG.GROUP.MUX.10.INPUT.122
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_54.destinations:TRIGG.GROUP.MUX.10.INPUT.123
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_55.destinations:TRIGG.GROUP.MUX.10.INPUT.124
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_56.destinations:TRIGG.GROUP.MUX.10.INPUT.125
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_57.destinations:TRIGG.GROUP.MUX.10.INPUT.126
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_58.destinations:TRIGG.GROUP.MUX.10.INPUT.127
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_59.destinations:TRIGG.GROUP.MUX.10.INPUT.128
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_6.destinations:TRIGG.GROUP.MUX.4.INPUT.90,TRIGG.GROUP.MUX.10.INPUT.75,TRIGG.GROUP.ONETOONE.1.INPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_60.destinations:TRIGG.GROUP.MUX.10.INPUT.129
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_61.destinations:TRIGG.GROUP.MUX.10.INPUT.130
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_62.destinations:TRIGG.GROUP.MUX.10.INPUT.131
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_7.destinations:TRIGG.GROUP.MUX.4.INPUT.91,TRIGG.GROUP.MUX.10.INPUT.76,TRIGG.GROUP.ONETOONE.1.INPUT.11
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_8.destinations:TRIGG.GROUP.MUX.10.INPUT.77,TRIGG.GROUP.ONETOONE.1.INPUT.12
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_9.destinations:TRIGG.GROUP.MUX.10.INPUT.78,TRIGG.GROUP.ONETOONE.1.INPUT.13
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_0.destinations:TRIGG.GROUP.MUX.8.INPUT.6
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_1.destinations:TRIGG.GROUP.MUX.8.INPUT.7
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_2.destinations:TRIGG.GROUP.MUX.8.INPUT.8
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_3.destinations:TRIGG.GROUP.MUX.8.INPUT.9
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_4.destinations:TRIGG.GROUP.MUX.8.INPUT.10
TRIGG.SIGNAL.TR_GROUP_8_INPUT_1.source:TRIGG.GROUP.MUX.9.OUTPUT.0
TRIGG.SIGNAL.TR_GROUP_8_INPUT_10.source:TRIGG.GROUP.MUX.10.OUTPUT.4
TRIGG.SIGNAL.TR_GROUP_8_INPUT_2.source:TRIGG.GROUP.MUX.9.OUTPUT.1
TRIGG.SIGNAL.TR_GROUP_8_INPUT_3.source:TRIGG.GROUP.MUX.9.OUTPUT.2
TRIGG.SIGNAL.TR_GROUP_8_INPUT_4.source:TRIGG.GROUP.MUX.9.OUTPUT.3
TRIGG.SIGNAL.TR_GROUP_8_INPUT_5.source:TRIGG.GROUP.MUX.9.OUTPUT.4
TRIGG.SIGNAL.TR_GROUP_8_INPUT_6.source:TRIGG.GROUP.MUX.10.OUTPUT.0
TRIGG.SIGNAL.TR_GROUP_8_INPUT_7.source:TRIGG.GROUP.MUX.10.OUTPUT.1
TRIGG.SIGNAL.TR_GROUP_8_INPUT_8.source:TRIGG.GROUP.MUX.10.OUTPUT.2
TRIGG.SIGNAL.TR_GROUP_8_INPUT_9.source:TRIGG.GROUP.MUX.10.OUTPUT.3
TRIGG.SIGNAL.TR_GROUP_9_OUTPUT_0.destinations:TRIGG.GROUP.MUX.8.INPUT.1
TRIGG.SIGNAL.TR_GROUP_9_OUTPUT_1.destinations:TRIGG.GROUP.MUX.8.INPUT.2
TRIGG.SIGNAL.TR_GROUP_9_OUTPUT_2.destinations:TRIGG.GROUP.MUX.8.INPUT.3
TRIGG.SIGNAL.TR_GROUP_9_OUTPUT_3.destinations:TRIGG.GROUP.MUX.8.INPUT.4
TRIGG.SIGNAL.TR_GROUP_9_OUTPUT_4.destinations:TRIGG.GROUP.MUX.8.INPUT.5
