"CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/rx_BIT_ALGN_MOVE:Q",,"CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/rx_BIT_ALGN_MOVE:Q","CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/rx_BIT_ALGN_MOVE:Q"
"CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/rx_BIT_ALGN_MOVE:Q",,"CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/rx_BIT_ALGN_MOVE:Q","CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/rx_BIT_ALGN_MOVE:Q"
"PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0",,"PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0","PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0"
"PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_MOVE:Q",,"PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_MOVE:Q","PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_MOVE:Q"
"PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD:Y_DIV",,"PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD:Y_DIV","PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD:Y_DIV"
"PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0:OUT0",,"PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0:OUT0","PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0:OUT0"
"PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0:OUT1",,"PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0:OUT1","PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0:OUT1"
"PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0:OUT2",,"PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0:OUT2","PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0:OUT2"
"PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160:CLK",,"PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160:CLK","PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160:CLK"
"RX_CLK_P",,"RX_CLK_P","RX_CLK_P"
