Simulator report for main
Sun Dec 25 17:11:57 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 172 nodes    ;
; Simulation Coverage         ;      69.40 % ;
; Total Number of Transitions ; 8234         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      69.40 % ;
; Total nodes checked                                 ; 172          ;
; Total output ports checked                          ; 183          ;
; Total output ports with complete 1/0-value coverage ; 127          ;
; Total output ports with no 1/0-value coverage       ; 4            ;
; Total output ports with no 1-value coverage         ; 44           ;
; Total output ports with no 0-value coverage         ; 16           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                  ; Output Port Name                                                                                                                           ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|req0                                                                                                                                 ; |main|req0                                                                                                                                 ; pin_out          ;
; |main|clk                                                                                                                                  ; |main|clk                                                                                                                                  ; out              ;
; |main|req1                                                                                                                                 ; |main|req1                                                                                                                                 ; pin_out          ;
; |main|req2                                                                                                                                 ; |main|req2                                                                                                                                 ; pin_out          ;
; |main|address[1]                                                                                                                           ; |main|address[1]                                                                                                                           ; pin_out          ;
; |main|address[0]                                                                                                                           ; |main|address[0]                                                                                                                           ; pin_out          ;
; |main|address~0                                                                                                                            ; |main|address~0                                                                                                                            ; out0             ;
; |main|address~1                                                                                                                            ; |main|address~1                                                                                                                            ; out0             ;
; |main|data[1]                                                                                                                              ; |main|data[1]                                                                                                                              ; pin_out          ;
; |main|data[0]                                                                                                                              ; |main|data[0]                                                                                                                              ; pin_out          ;
; |main|data~2                                                                                                                               ; |main|data~2                                                                                                                               ; out0             ;
; |main|data~3                                                                                                                               ; |main|data~3                                                                                                                               ; out0             ;
; |main|slave1[1]                                                                                                                            ; |main|slave1[1]                                                                                                                            ; pin_out          ;
; |main|slave1[0]                                                                                                                            ; |main|slave1[0]                                                                                                                            ; pin_out          ;
; |main|slave2[0]                                                                                                                            ; |main|slave2[0]                                                                                                                            ; pin_out          ;
; |main|slave3[0]                                                                                                                            ; |main|slave3[0]                                                                                                                            ; pin_out          ;
; |main|time_quant[2]                                                                                                                        ; |main|time_quant[2]                                                                                                                        ; pin_out          ;
; |main|time_quant[1]                                                                                                                        ; |main|time_quant[1]                                                                                                                        ; pin_out          ;
; |main|time_quant[0]                                                                                                                        ; |main|time_quant[0]                                                                                                                        ; pin_out          ;
; |main|slave1:inst17|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                                               ; |main|slave1:inst17|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]                                                               ; out              ;
; |main|slave1:inst17|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                                               ; |main|slave1:inst17|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                                               ; out              ;
; |main|slave1:inst17|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aleb                                      ; |main|slave1:inst17|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aleb                                      ; out0             ;
; |main|slave3:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                                                ; |main|slave3:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                                                ; out              ;
; |main|slave3:inst6|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_sbj:auto_generated|aeb_int~0                                  ; |main|slave3:inst6|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_sbj:auto_generated|aeb_int~0                                  ; out0             ;
; |main|slave3:inst6|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_sbj:auto_generated|aleb                                       ; |main|slave3:inst6|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_sbj:auto_generated|aleb                                       ; out0             ;
; |main|master3:inst3|inst5                                                                                                                  ; |main|master3:inst3|inst5                                                                                                                  ; out0             ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|cout_actual                                ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|cout_actual                                ; out0             ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita0                         ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita0                         ; sumout           ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita0                         ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita0~COUT                    ; cout             ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita1                         ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita1                         ; sumout           ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita1                         ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita1~COUT                    ; cout             ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita2                         ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita2                         ; sumout           ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita2                         ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita2~COUT                    ; cout             ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita3                         ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita3                         ; sumout           ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita3                         ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_comb_bita3~COUT                    ; cout             ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_reg_bit1a[3]                       ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|safe_q[3]                                  ; regout           ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_reg_bit1a[2]                       ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|safe_q[2]                                  ; regout           ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_reg_bit1a[1]                       ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|safe_q[1]                                  ; regout           ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|counter_reg_bit1a[0]                       ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|safe_q[0]                                  ; regout           ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0]         ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0]         ; out0             ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|cmpr_adc:cmpr2|data_wire[1]                ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|cmpr_adc:cmpr2|data_wire[1]                ; out0             ;
; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|cmpr_adc:cmpr2|data_wire[0]                ; |main|master3:inst3|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_6gj:auto_generated|cmpr_adc:cmpr2|data_wire[0]                ; out0             ;
; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                             ; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                             ; out0             ;
; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                             ; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                             ; out0             ;
; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                             ; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                             ; out0             ;
; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                             ; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                             ; out0             ;
; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                             ; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                             ; out0             ;
; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                             ; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                             ; out0             ;
; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]                             ; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]                             ; out0             ;
; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]                             ; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]                             ; out0             ;
; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]                             ; |main|master3:inst3|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]                             ; out0             ;
; |main|central_arbiter:inst1|inst7                                                                                                          ; |main|central_arbiter:inst1|inst7                                                                                                          ; out0             ;
; |main|central_arbiter:inst1|inst4                                                                                                          ; |main|central_arbiter:inst1|inst4                                                                                                          ; out0             ;
; |main|central_arbiter:inst1|inst8                                                                                                          ; |main|central_arbiter:inst1|inst8                                                                                                          ; out0             ;
; |main|central_arbiter:inst1|inst5                                                                                                          ; |main|central_arbiter:inst1|inst5                                                                                                          ; out0             ;
; |main|central_arbiter:inst1|inst9                                                                                                          ; |main|central_arbiter:inst1|inst9                                                                                                          ; out0             ;
; |main|central_arbiter:inst1|inst6                                                                                                          ; |main|central_arbiter:inst1|inst6                                                                                                          ; out0             ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual                        ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual                        ; out0             ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0                 ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0                 ; sumout           ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0                 ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1                 ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1                 ; sumout           ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1                 ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2                 ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2                 ; sumout           ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2                 ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3                 ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3                 ; sumout           ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3                 ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_reg_bit1a[3]               ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]                          ; regout           ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_reg_bit1a[2]               ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]                          ; regout           ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_reg_bit1a[1]               ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]                          ; regout           ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_reg_bit1a[0]               ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]                          ; regout           ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; out0             ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|data_wire[1]        ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|data_wire[1]        ; out0             ;
; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|data_wire[0]        ; |main|central_arbiter:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|data_wire[0]        ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                     ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                     ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                     ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                     ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                     ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                     ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                      ; out0             ;
; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                      ; |main|central_arbiter:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                      ; out0             ;
; |main|master2:inst2|inst5                                                                                                                  ; |main|master2:inst2|inst5                                                                                                                  ; out0             ;
; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita0                         ; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita0                         ; sumout           ;
; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita0                         ; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita0~COUT                    ; cout             ;
; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita1                         ; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita1                         ; sumout           ;
; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita1                         ; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita1~COUT                    ; cout             ;
; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita2                         ; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita2                         ; sumout           ;
; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_reg_bit1a[2]                       ; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[2]                                  ; regout           ;
; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_reg_bit1a[1]                       ; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[1]                                  ; regout           ;
; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_reg_bit1a[0]                       ; |main|master2:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[0]                                  ; regout           ;
; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]                              ; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]                              ; out0             ;
; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]                              ; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]                              ; out0             ;
; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]                              ; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]                              ; out0             ;
; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]                              ; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]                              ; out0             ;
; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]                              ; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]                              ; out0             ;
; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]                              ; |main|master2:inst2|lpm_decode2:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]                              ; out0             ;
; |main|slave2:inst5|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                                                ; |main|slave2:inst5|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]                                                                ; out              ;
; |main|slave2:inst5|lpm_compare9:inst3|lpm_compare:lpm_compare_component|cmpr_sbj:auto_generated|aeb_int~0                                  ; |main|slave2:inst5|lpm_compare9:inst3|lpm_compare:lpm_compare_component|cmpr_sbj:auto_generated|aeb_int~0                                  ; out0             ;
; |main|slave2:inst5|lpm_compare9:inst3|lpm_compare:lpm_compare_component|cmpr_sbj:auto_generated|aleb                                       ; |main|slave2:inst5|lpm_compare9:inst3|lpm_compare:lpm_compare_component|cmpr_sbj:auto_generated|aleb                                       ; out0             ;
; |main|master1:inst|inst5                                                                                                                   ; |main|master1:inst|inst5                                                                                                                   ; out0             ;
; |main|master1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0                          ; |main|master1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0                          ; sumout           ;
; |main|master1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0                          ; |main|master1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0~COUT                     ; cout             ;
; |main|master1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1                          ; |main|master1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1                          ; sumout           ;
; |main|master1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[1]                        ; |main|master1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]                                   ; regout           ;
; |main|master1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[0]                        ; |main|master1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]                                   ; regout           ;
; |main|master1:inst|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]                               ; |main|master1:inst|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]                               ; out0             ;
; |main|master1:inst|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]                               ; |main|master1:inst|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]                               ; out0             ;
; |main|master1:inst|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]                               ; |main|master1:inst|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]                               ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |main|SSYN                                                                                                 ; |main|SSYN                                                                                                 ; pin_out          ;
; |main|inst15                                                                                               ; |main|inst15                                                                                               ; out0             ;
; |main|SSYN2                                                                                                ; |main|SSYN2                                                                                                ; pin_out          ;
; |main|MSYN                                                                                                 ; |main|MSYN                                                                                                 ; pin_out          ;
; |main|inst16                                                                                               ; |main|inst16                                                                                               ; out0             ;
; |main|MSYN2                                                                                                ; |main|MSYN2                                                                                                ; pin_out          ;
; |main|MSYN3                                                                                                ; |main|MSYN3                                                                                                ; pin_out          ;
; |main|MSYN1                                                                                                ; |main|MSYN1                                                                                                ; pin_out          ;
; |main|data[3]                                                                                              ; |main|data[3]                                                                                              ; pin_out          ;
; |main|data[2]                                                                                              ; |main|data[2]                                                                                              ; pin_out          ;
; |main|data~0                                                                                               ; |main|data~0                                                                                               ; out0             ;
; |main|data~1                                                                                               ; |main|data~1                                                                                               ; out0             ;
; |main|SSYN3                                                                                                ; |main|SSYN3                                                                                                ; pin_out          ;
; |main|SSYN1                                                                                                ; |main|SSYN1                                                                                                ; pin_out          ;
; |main|slave1[3]                                                                                            ; |main|slave1[3]                                                                                            ; pin_out          ;
; |main|slave1[2]                                                                                            ; |main|slave1[2]                                                                                            ; pin_out          ;
; |main|slave2[3]                                                                                            ; |main|slave2[3]                                                                                            ; pin_out          ;
; |main|slave2[2]                                                                                            ; |main|slave2[2]                                                                                            ; pin_out          ;
; |main|slave3[3]                                                                                            ; |main|slave3[3]                                                                                            ; pin_out          ;
; |main|slave3[2]                                                                                            ; |main|slave3[2]                                                                                            ; pin_out          ;
; |main|slave1:inst17|inst4                                                                                  ; |main|slave1:inst17|inst4                                                                                  ; out0             ;
; |main|slave1:inst17|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                               ; |main|slave1:inst17|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |main|slave1:inst17|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                               ; |main|slave1:inst17|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |main|slave1:inst17|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_int~0 ; |main|slave1:inst17|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_int~0 ; out0             ;
; |main|slave3:inst6|inst4                                                                                   ; |main|slave3:inst6|inst4                                                                                   ; out0             ;
; |main|slave3:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                ; |main|slave3:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |main|slave3:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                ; |main|slave3:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |main|master3:inst3|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                              ; |main|master3:inst3|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |main|master3:inst3|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                              ; |main|master3:inst3|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                              ; out              ;
; |main|master3:inst3|lpm_bustri3:inst7|lpm_bustri:lpm_bustri_component|dout[0]                              ; |main|master3:inst3|lpm_bustri3:inst7|lpm_bustri:lpm_bustri_component|dout[0]                              ; out              ;
; |main|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                              ; |main|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |main|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                              ; |main|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                              ; out              ;
; |main|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                              ; |main|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                              ; out              ;
; |main|master2:inst2|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]                              ; |main|master2:inst2|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]                              ; out              ;
; |main|master2:inst2|lpm_bustri3:inst7|lpm_bustri:lpm_bustri_component|dout[0]                              ; |main|master2:inst2|lpm_bustri3:inst7|lpm_bustri:lpm_bustri_component|dout[0]                              ; out              ;
; |main|slave2:inst5|inst4                                                                                   ; |main|slave2:inst5|inst4                                                                                   ; out0             ;
; |main|slave2:inst5|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                ; |main|slave2:inst5|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |main|slave2:inst5|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                ; |main|slave2:inst5|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |main|master1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                               ; |main|master1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |main|master1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                               ; |main|master1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |main|master1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                               ; |main|master1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |main|master1:inst|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]                               ; |main|master1:inst|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |main|master1:inst|lpm_bustri3:inst7|lpm_bustri:lpm_bustri_component|dout[0]                               ; |main|master1:inst|lpm_bustri3:inst7|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |main|slave2:inst5|lpm_compare9:inst3|lpm_compare:lpm_compare_component|cmpr_sbj:auto_generated|op_1~0     ; |main|slave2:inst5|lpm_compare9:inst3|lpm_compare:lpm_compare_component|cmpr_sbj:auto_generated|op_1~0     ; out0             ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |main|SSYN                                                                    ; |main|SSYN                                                                    ; pin_out          ;
; |main|inst15                                                                  ; |main|inst15                                                                  ; out0             ;
; |main|MSYN                                                                    ; |main|MSYN                                                                    ; pin_out          ;
; |main|inst16                                                                  ; |main|inst16                                                                  ; out0             ;
; |main|slave2[1]                                                               ; |main|slave2[1]                                                               ; pin_out          ;
; |main|slave3[1]                                                               ; |main|slave3[1]                                                               ; pin_out          ;
; |main|slave3:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]   ; |main|slave3:inst6|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]   ; out              ;
; |main|master3:inst3|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; |main|master3:inst3|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |main|master3:inst3|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0] ; |main|master3:inst3|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |main|master3:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1] ; |main|master3:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |main|master3:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0] ; |main|master3:inst3|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |main|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; |main|master2:inst2|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |main|master2:inst2|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1] ; |main|master2:inst2|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |main|slave2:inst5|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]   ; |main|slave2:inst5|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]   ; out              ;
; |main|master1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]  ; |main|master1:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]  ; out              ;
; |main|master1:inst|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]  ; |main|master1:inst|lpm_bustri1:inst3|lpm_bustri:lpm_bustri_component|dout[0]  ; out              ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Dec 25 17:11:56 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off main -c main
Info: Using vector source file "C:/Users/User/Desktop/sifo5/main.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      69.40 %
Info: Number of transitions in simulation is 8234
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Sun Dec 25 17:11:57 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


