$date
	Sun Oct 23 09:51:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#867819
b10000 !
1"
#867822
b10000 &
b10000 %
1$
#867823
0"
#867826
b1000 &
b1000 %
#867830
b100 &
b100 %
#867834
b10 &
b10 %
#867838
b1 &
1#
b1 %
#867842
b0 &
b0 %
0#
0$
#1818699
b111 !
1"
#1818702
b111 &
b111 %
1$
#1818703
0"
#1818706
b10110 &
b10110 %
#1818710
b1011 &
b1011 %
#1818714
b100010 &
b100010 %
#1818718
b10001 &
b10001 %
#1818722
b110100 &
b110100 %
#1818726
b11010 &
b11010 %
#1818730
b1101 &
b1101 %
#1818734
b101000 &
b101000 %
#1818738
b10100 &
b10100 %
#1818742
b1010 &
b1010 %
#1818746
b101 &
b101 %
#1818750
b10000 &
b10000 %
#1818754
b1000 &
b1000 %
#1818758
b100 &
b100 %
#1818762
b10 &
b10 %
#1818766
b1 &
1#
b1 %
#1818770
b0 &
b0 %
0#
0$
#2780214
b111 &
b111 %
1$
1"
#2780215
0"
#2780218
b10110 &
b10110 %
#2780222
b1011 &
b1011 %
#2780226
b100010 &
b100010 %
#2780230
b10001 &
b10001 %
#2780234
b110100 &
b110100 %
#2780238
b11010 &
b11010 %
#2780242
b1101 &
b1101 %
#2780246
b101000 &
b101000 %
#2780250
b10100 &
b10100 %
#2780254
b1010 &
b1010 %
#2780258
b101 &
b101 %
#2780262
b10000 &
b10000 %
#2780266
b1000 &
b1000 %
#2780270
b100 &
b100 %
#2780274
b10 &
b10 %
#2780278
b1 &
1#
b1 %
#2780282
b0 &
b0 %
0#
0$
#4500012
