# Appendix B - Available Cores in Libero SoC Catalog

The following is a consolidated table of all the available initiators, bus, and bridge cores<br /> supported by the memory map feature. The last column specifies, if needed, the minimum version<br /> of the core required for the memory map feature to work as expected.

|Classification|Core|Core Type|Core Versions for Correct Memory Map Generation|
|--------------|----|---------|-----------------------------------------------|
|**Initiators**|MIV\_RV32IMC|AXI, AHBLite and APB3 Initiators|All available production versions supported|
|MIV\_RV32|<br /> AXI, AHBLite and APB3 Initiators<br />|All available production versions supported|
|MIV\_RV32IMA\_L1\_AXI|AXI Initiator|All available production versions supported|
|MIV\_RV32IMA\_L1\_AHB|AHBLite Initiator|All available production versions supported|
|MIV\_RV32IMAF\_L1\_AHB|AHBLite Initiator|All available production versions supported|
|CORERISCV\_AXI4|AXI4 Initiator|All available production versions supported|
|COREAXI4DMACONTROLLER|AXI4 Initiator|All available production versions supported|
|COREABC|APB3 Initiator|All available production versions supported|
|**Family-specific Initiator cores**|PolarFire® SoC Standalone MSS<br /> \(PolarFire SoC only\)|AXI4 Initiator|All available production versions supported|
|System Builder and SmartFusion® 2 MSS<br /> \(SmartFusion2 and IGLOO® 2\)|AHBLite and APB3 Initiators|All available production versions supported|
|CORECORTEXM1\(PolarFire, PolarFire SoC and RTG4™\)|AHBLite Initiator|All available production versions supported|
|PF\_PCIE \(PolarFire only\)|AXI Initiator|All available production versions supported|
|SERDES\_IF, SERDES\_IF2, SERDES\_IF3 \(SmartFusion 2 and IGLOO<br /> 2\)|AXI and AHBLite Initiators|All available production versions supported|
|PCIE\_SERDES\_IF \(RTG4 only\)|AXI and AHBLite Initiators|All available production versions supported|
|COREHPDMACTRL \(SmartFusion 2 and IGLOO 2\)|AHBLite Initiator|All available production versions supported|
|CORESYSSERVICES \(SmartFusion 2 and IGLOO 2\)|AHBLite Initiator|All available production versions supported|
|CoreConfigMaster \(SmartFusion 2 and IGLOO 2\)|AHBLite Initiator|All available production versions supported|
|**Bus cores**|COREAXI4INTERCONNECT|AXI bus|Version v2.5.100 and above supported|
|CoreAHBLite|AHBLite bus|All available production versions supported|
|CoreAPB3|APB3 bus|All available production versions supported|
|CoreAXI|AXI bus|All available production versions supported|
|**Family-specific bus type cores**|PF\_DRI \(PolarFire and PolarFire SoC\)|APB bus|Support for generating Memory Maps is planned for a future release.|
|CoreConfigP \(SmartFusion 2 and IGLOO 2\)|APB bus|All available production versions supported|
|**Bridge cores**|COREAXITOAHBL|AXI to AHBLite bridge|Version v3.5.100 and above|
|COREAHBL2AHBL\_BRIDGE|AHBLite to AHBLite bridge|Support for generating Memory Maps is planned for a future release.|
|COREAHBLTOAXI|AHBLite to AXI bridge|All available production versions supported|
|COREAHBTOAPB3|AHBLite to APB bridge|All available production versions supported|
|COREAXITOAXICONNECT|AXI to AXI bridge|Support for generating Memory Maps is planned for a future release.|

