#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Nov 10 09:54:43 2024
# Process ID: 979985
# Current directory: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2
# Command line: vivado -source ./ip_repo_gen.tcl
# Log file: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/vivado.log
# Journal file: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/vivado.jou
#-----------------------------------------------------------
start_gui
source ./ip_repo_gen.tcl
# exec rm -rf ip_repo
# exec mkdir ip_repo
# exec cp ../../ip/board_def.v ./ip_repo/ -f
# set  fd  [open  "./ip_repo/openwifi_hw_git_rev.v"  w]
# set HASHCODE [exec ../../get_git_rev.sh]
# puts $fd "`define OPENWIFI_HW_GIT_REV (32'h$HASHCODE)"
# close $fd
# set has_side_ch 1 
# set  fd  [open  "./ip_repo/has_side_ch_flag.v"  w]
# if {$has_side_ch > 0} {
#   puts $fd "`define HAS_SIDE_CH 1"
# } else {
#   puts $fd "`define NO_SIDE_CH 1"
# }
# close $fd
# set small_fpga 1
# set  fd  [open  "./ip_repo/fpga_scale.v"  w]
# if {$small_fpga == 1} {
#   puts $fd "`define SIDE_CH_LESS_BRAM 1"
# }
# close $fd
# set NUM_CLK_PER_US 100
# set  fd  [open  "./ip_repo/clock_speed.v"  w]
# puts $fd "`define NUM_CLK_PER_US $NUM_CLK_PER_US"
# if {$small_fpga == 1} {
#   puts $fd "`define SMALL_FPGA 1"
# }
# close $fd
# set grounded_rf_port 0
# set  fd  [open  "./ip_repo/spi_command.v"  w]
# if {$grounded_rf_port == 1} {
#   puts $fd "`define SPI_HIGH 24'hC22001"
#   puts $fd "`define SPI_LOW 24'hC02001"
# } else {
#   puts $fd "`define SPI_HIGH 24'h088A01"
#   puts $fd "`define SPI_LOW 24'h008A01"
# }
# close $fd
# set BOARD_NAME [lindex [split [exec pwd] /] end]
# puts $BOARD_NAME
zed_fmcs2
# set ultra_scale_flag 0
# set part_string xc7z020clg484-1
# set argc 4
# set ip_name openofdm_rx
# if {[file exists ./ip_config/$ip_name\_pre_def.v]==0} {file mkdir ip_config; exec echo "" > ./ip_config/$ip_name\_pre_def.v}
# exec rm -rf project_1
# set current_dir [pwd]
# set argv [list $ultra_scale_flag $current_dir/../../ip/$ip_name $current_dir/ip_repo/$ip_name $BOARD_NAME]
# source ../package_ip_openofdm_rx.tcl
## set ultra_scale_flag [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## set BOARD_NAME [lindex $argv 3]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## set current_dir [pwd]
## cd $src_dir/
## set argc 1
## set argv [list $BOARD_NAME]
## source ./openofdm_rx.tcl
### set ARGUMENT1 [lindex $argv 0]
### set ARGUMENT2 [lindex $argv 1]
### set ARGUMENT3 [lindex $argv 2]
### set ARGUMENT4 [lindex $argv 3]
### set ARGUMENT5 [lindex $argv 4]
### set ARGUMENT6 [lindex $argv 5]
### set ARGUMENT7 [lindex $argv 6]
### if {$ARGUMENT1 eq ""} {
###   set BOARD_NAME zed_fmcs2
### } else {
###   set BOARD_NAME $ARGUMENT1
### }
### if {$ARGUMENT2 eq ""} {
###   set NUM_CLK_PER_US 100
### } else {
###   set NUM_CLK_PER_US $ARGUMENT2
### }
### source ./parse_board_name.tcl
#### if {$BOARD_NAME=="zed_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string xc7z020clg484-1
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="zcu102_fmcs2"} {
####    set ultra_scale_flag 1
####    set part_string xczu9eg-ffvb1156-2-e
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc706_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string xc7z045ffg900-2
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="zc702_fmcs2"} {
####    set ultra_scale_flag 0
####    set part_string xc7z020clg484-1
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr"} {
####    set ultra_scale_flag 0
####    set part_string xc7z020clg400-1
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="antsdr_e200"} {
####    set ultra_scale_flag 0
####    set part_string xc7z020clg400-1
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="sdrpi"} {
####    set ultra_scale_flag 0
####    set part_string xc7z020clg400-1
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="adrv9361z7035"} {
####    set ultra_scale_flag 0
####    set part_string xc7z035ifbg676-2L
####    set fpga_size_flag 1
#### } elseif {$BOARD_NAME=="adrv9364z7020"} {
####    set ultra_scale_flag 0
####    set part_string xc7z020clg400-1
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="neptunesdr"} {
####    set ultra_scale_flag 0
####    set part_string xc7z020clg400-1
####    set fpga_size_flag 0
#### } elseif {$BOARD_NAME=="e310v2"} {
####    set ultra_scale_flag 0
####    set part_string xc7z020clg400-1
####    set fpga_size_flag 0
#### } else {
####    set ultra_scale_flag []
####    set part_string []
####    set fpga_size_flag []
####    puts "$BOARD_NAME is not valid!"
#### }
### set MODULE_NAME OPENOFDM_RX
### set  fd  [open  "./verilog/openofdm_rx_pre_def.v"  w]
### if {$NUM_CLK_PER_US == 100} {
###   puts $fd "`define CLK_SPEED_100M"
### } elseif {$NUM_CLK_PER_US == 200} {
###   puts $fd "`define CLK_SPEED_200M"
### } elseif {$NUM_CLK_PER_US == 240} {
###   puts $fd "`define CLK_SPEED_240M"
### } elseif {$NUM_CLK_PER_US == 400} {
###   puts $fd "`define CLK_SPEED_400M"
### } else {
###   throw {NUM_CLK_PER_US MUST BE 100/200/240/400!}
### }
### puts $fd "`define BETTER_SENSITIVITY"
### if {$ARGUMENT3 eq ""} {
###   puts $fd "`define SAMPLE_FILE \"../../../../../testing_inputs/simulated/ht_mcs7_gi1_aggr0_len14_pre100_post200_openwifi.txt\""
### } else {
###   puts $fd "`define SAMPLE_FILE \"$ARGUMENT3\""
### }
### if {$ARGUMENT4 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT4"
### }
### if {$ARGUMENT5 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT5"
### }
### if {$ARGUMENT6 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT6"
### }
### if {$ARGUMENT7 eq ""} {
###   puts $fd " "
### } else {
###   puts $fd "`define $MODULE_NAME\_$ARGUMENT7"
### }
### close $fd
### puts "BOARD_NAME $BOARD_NAME"
BOARD_NAME zed_fmcs2
### puts "NUM_CLK_PER_US $NUM_CLK_PER_US"
NUM_CLK_PER_US 100
### puts "ultra_scale_flag $ultra_scale_flag"
ultra_scale_flag 0
### puts "part_string $part_string"
part_string xc7z020clg484-1
### puts "fpga_size_flag $fpga_size_flag"
fpga_size_flag 0
### puts "ARGUMENT3 $ARGUMENT3"
ARGUMENT3 
### puts "ARGUMENT4 $MODULE_NAME\_$ARGUMENT4"
ARGUMENT4 OPENOFDM_RX_
### puts "ARGUMENT5 $MODULE_NAME\_$ARGUMENT5"
ARGUMENT5 OPENOFDM_RX_
### puts "ARGUMENT6 $MODULE_NAME\_$ARGUMENT6"
ARGUMENT6 OPENOFDM_RX_
### puts "ARGUMENT7 $MODULE_NAME\_$ARGUMENT7"
ARGUMENT7 OPENOFDM_RX_
### if {$ultra_scale_flag == 0} {
###   set ip_fix_string zynq
### } else {
###   set ip_fix_string zynquplus
### }
### set  fd  [open  "./verilog/openofdm_rx_git_rev.v"  w]
### set HASHCODE [exec ./get_git_rev.sh]
### puts $fd "`define OPENOFDM_RX_GIT_REV (32'h$HASHCODE)"
### close $fd
### set origin_dir [file dirname [info script]]
### file delete -force $origin_dir/ip_repo
### file mkdir $origin_dir/ip_repo
### file copy -force $origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string $origin_dir/ip_repo/div_gen_new
### exec cp -rf $origin_dir/verilog/Xilinx/$ip_fix_string/. $origin_dir/ip_repo/
### if { [info exists ::origin_dir_loc] } {
###   set origin_dir $::origin_dir_loc
### }
### set project_name "openofdm_rx"
### exec rm -rf $project_name
### if { [info exists ::user_project_name] } {
###   set project_name $::user_project_name
### }
### variable script_file
### set script_file "openofdm_rx.tcl"
### proc help {} {
###   variable script_file
###   puts "\nDescription:"
###   puts "Recreate a Vivado project from this script. The created project will be"
###   puts "functionally equivalent to the original project for which this script was"
###   puts "generated. The script contains commands for creating a project, filesets,"
###   puts "runs, adding/importing sources and setting properties on various objects.\n"
###   puts "Syntax:"
###   puts "$script_file"
###   puts "$script_file -tclargs \[--origin_dir <path>\]"
###   puts "$script_file -tclargs \[--project_name <name>\]"
###   puts "$script_file -tclargs \[--help\]\n"
###   puts "Usage:"
###   puts "Name                   Description"
###   puts "-------------------------------------------------------------------------"
###   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
###   puts "                       origin_dir path value is \".\", otherwise, the value"
###   puts "                       that was set with the \"-paths_relative_to\" switch"
###   puts "                       when this script was generated.\n"
###   puts "\[--project_name <name>\] Create project with the specified name. Default"
###   puts "                       name is the name of the project from where this"
###   puts "                       script was generated.\n"
###   puts "\[--help\]               Print help information for this script"
###   puts "-------------------------------------------------------------------------\n"
###   exit 0
### }
### if { $::argc > 0 } {
###   for {set i 0} {$i < [llength $::argc]} {incr i} {
###     set option [string trim [lindex $::argv $i]]
###     switch -regexp -- $option {
###       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
###       "--project_name" { incr i; set project_name [lindex $::argv $i] }
###       "--help"         { help }
###       default {
###         if { [regexp {^-} $option] } {
###           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
###           return 1
###         }
###       }
###     }
###   }
### }
### set src_dir "[file normalize "$origin_dir/verilog"]"
### create_project ${project_name} ./${project_name} -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
### set proj_dir [get_property directory [current_project]]
### set obj [current_project]
### set_property -name "board_connections" -value "" -objects $obj
### set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/activehdl" -objects $obj
### set_property -name "compxlib.funcsim" -value "1" -objects $obj
### set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/ies" -objects $obj
### set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/modelsim" -objects $obj
### set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
### set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/questa" -objects $obj
### set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/riviera" -objects $obj
### set_property -name "compxlib.timesim" -value "1" -objects $obj
### set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${project_name}.cache/compile_simlib/vcs" -objects $obj
### set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
### set_property -name "corecontainer.enable" -value "0" -objects $obj
### set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
### set_property -name "dsa.num_compute_units" -value "60" -objects $obj
WARNING: [Common 17-599] Property 'dsa.num_compute_units' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.debug_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
WARNING: [Common 17-599] Property 'dsa.rom.prom_type' is deprecated for object type 'project'. dsa.* properties have been deprecated, please use the corresponding platform.* properties.
### set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
### set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
### set_property -name "ip_cache_permissions" -value "read write" -objects $obj
### set_property -name "ip_interface_inference_priority" -value "" -objects $obj
### set_property -name "ip_output_repo" -value "$proj_dir/${project_name}.cache/ip" -objects $obj
### set_property -name "project_type" -value "Default" -objects $obj
### set_property -name "pr_flow" -value "0" -objects $obj
### set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
### set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
### set_property -name "simulator_language" -value "Mixed" -objects $obj
### set_property -name "source_mgmt_mode" -value "All" -objects $obj
### set_property -name "target_language" -value "Verilog" -objects $obj
### set_property -name "target_simulator" -value "XSim" -objects $obj
### set_property -name "xpm_libraries" -value "XPM_MEMORY" -objects $obj
### set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
### set_property -name "xsim.radix" -value "hex" -objects $obj
### set_property -name "xsim.time_unit" -value "ns" -objects $obj
### set_property -name "xsim.trace_limit" -value "65536" -objects $obj
### if {[string equal [get_filesets -quiet sources_1] ""]} {
###   create_fileset -srcset sources_1
### }
### set obj [get_filesets sources_1]
### set_property "ip_repo_paths" "[file normalize "$origin_dir/verilog/coregen/div_gen_new_ip_core_$ip_fix_string"]" $obj
### update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/ip/openofdm_rx/verilog/coregen/div_gen_new_ip_core_zynq'.
### set obj [get_filesets sources_1]
### set files [list \
###  "[file normalize "$origin_dir/verilog/bits_to_bytes.v"]"\
###  "[file normalize "$origin_dir/verilog/calc_mean.v"]"\
###  "[file normalize "$origin_dir/verilog/complex_mult.v"]"\
###  "[file normalize "$origin_dir/verilog/complex_to_mag.v"]"\
###  "[file normalize "$origin_dir/verilog/complex_to_mag_sq.v"]"\
###  "[file normalize "$origin_dir/verilog/crc32.v"]"\
###  "[file normalize "$origin_dir/verilog/deinterleave.v"]"\
###  "[file normalize "$origin_dir/verilog/delayT.v"]"\
###  "[file normalize "$origin_dir/verilog/fifo_sample_delay.v"]"\
###  "[file normalize "$origin_dir/verilog/common_defs.v"]"\
###  "[file normalize "$origin_dir/verilog/demodulate.v"]"\
###  "[file normalize "$origin_dir/verilog/descramble.v"]"\
###  "[file normalize "$origin_dir/verilog/divider.v"]"\
###  "[file normalize "$origin_dir/verilog/dot11.v"]"\
###  "[file normalize "$origin_dir/verilog/equalizer.v"]"\
###  "[file normalize "$origin_dir/verilog/ht_sig_crc.v"]"\
###  "[file normalize "$origin_dir/verilog/moving_avg.v"]"\
###  "[file normalize "$origin_dir/verilog/mv_avg.v"]"\
###  "[file normalize "$origin_dir/verilog/mv_avg_dual_ch.v"]"\
###  "[file normalize "$origin_dir/verilog/ofdm_decoder.v"]"\
###  "[file normalize "$origin_dir/verilog/openofdm_rx_s_axi.v"]"\
###  "[file normalize "$origin_dir/verilog/phase.v"]"\
###  "[file normalize "$origin_dir/verilog/usrp2/ram_2port.v"]"\
###  "[file normalize "$origin_dir/verilog/rotate.v"]"\
###  "[file normalize "$origin_dir/verilog/stage_mult.v"]"\
###  "[file normalize "$origin_dir/verilog/sync_long.v"]"\
###  "[file normalize "$origin_dir/verilog/sync_short.v"]"\
###  "[file normalize "$origin_dir/verilog/openofdm_rx.v"]"\
###  "[file normalize "$origin_dir/verilog/running_sum_dual_ch.v"]"\
###  "[file normalize "$origin_dir/verilog/signal_watchdog.v"]"\
###  "[file normalize "$origin_dir/verilog/phy_len_calculation.v"]"\
###  "[file normalize "$origin_dir/ip_repo/complex_multiplier/complex_multiplier.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.coe"]"\
###  "[file normalize "$origin_dir/ip_repo/atan_lut/atan_lut.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/viterbi/viterbi_v7_0.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.coe"]"\
###  "[file normalize "$origin_dir/ip_repo/deinter_lut/deinter_lut.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/xfft/xfft_v9.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.coe"]"\
###  "[file normalize "$origin_dir/ip_repo/rot_lut/rot_lut.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen.v"]"\
###  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_div_gen_0_0/div_gen_div_gen_0_0.xci"]"\
###  "[file normalize "$origin_dir/ip_repo/div_gen_new/src/div_gen_xlslice_0_0/div_gen_xlslice_0_0.xci"]"\
### ]
### add_files -norecurse -fileset $obj $files
WARNING: [IP_Flow 19-2162] IP 'complex_multiplier' is locked:
* IP definition 'Complex Multiplier (6.0)' for IP 'complex_multiplier' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'complex_multiplier' do not match.
WARNING: [IP_Flow 19-2162] IP 'atan_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'atan_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'atan_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'viterbi_v7_0' is locked:
* IP definition 'Viterbi Decoder (9.1)' for IP 'viterbi_v7_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'viterbi_v7_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'deinter_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'deinter_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'deinter_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'xfft_v9' is locked:
* IP definition 'Fast Fourier Transform (9.1)' for IP 'xfft_v9' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'xfft_v9' do not match.
WARNING: [IP_Flow 19-2162] IP 'rot_lut' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rot_lut' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'rot_lut' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_div_gen_0_0' is locked:
* IP definition 'Divider Generator (5.1)' for IP 'div_gen_div_gen_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_div_gen_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'div_gen_xlslice_0_0' is locked:
* IP definition 'Slice (1.0)' for IP 'div_gen_xlslice_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * Current project part 'xc7z020clg484-1' and the part 'xc7z045ffg900-2' used to customize the IP 'div_gen_xlslice_0_0' do not match.
### set file "openofdm_rx_s_axi.v"
### set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
### set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
### set_property -name "used_in_implementation" -value "0" -objects $file_obj
### set file "openofdm_rx.v"
### set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
### set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
### set_property -name "used_in_implementation" -value "0" -objects $file_obj
### set file "running_sum_dual_ch.v"
### set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
### set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
### set_property -name "used_in_implementation" -value "0" -objects $file_obj
### set file "signal_watchdog.v"
### set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
### set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
### set_property -name "used_in_implementation" -value "0" -objects $file_obj
### set file "phy_len_calculation.v"
### set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
### set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
### set_property -name "used_in_implementation" -value "0" -objects $file_obj
### set obj [get_filesets sources_1]
### set_property -name "top" -value "openofdm_rx" -objects $obj
### if {[string equal [get_filesets -quiet constrs_1] ""]} {
###   create_fileset -constrset constrs_1
### }
### set obj [get_filesets constrs_1]
### set obj [get_filesets constrs_1]
### if {[string equal [get_filesets -quiet sim_1] ""]} {
###   create_fileset -simset sim_1
### }
### set obj [get_filesets sim_1]
### set files [list \
###  "[file normalize "$origin_dir/verilog/dot11_tb.v"]"
### ]
### add_files -norecurse -fileset $obj $files
### set obj [get_filesets sim_1]
### set_property -name "32bit" -value "0" -objects $obj
### set_property -name "generic" -value "" -objects $obj
### set_property -name "include_dirs" -value "" -objects $obj
### set_property -name "incremental" -value "1" -objects $obj
### set_property -name "name" -value "sim_1" -objects $obj
### set_property -name "nl.cell" -value "" -objects $obj
### set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
### set_property -name "nl.process_corner" -value "slow" -objects $obj
### set_property -name "nl.rename_top" -value "" -objects $obj
### set_property -name "nl.sdf_anno" -value "1" -objects $obj
### set_property -name "nl.write_all_overrides" -value "0" -objects $obj
### set_property -name "source_set" -value "sources_1" -objects $obj
### set_property -name "top" -value "dot11_tb" -objects $obj
### set_property -name "transport_int_delay" -value "0" -objects $obj
### set_property -name "transport_path_delay" -value "0" -objects $obj
### set_property -name "verilog_define" -value "" -objects $obj
### set_property -name "verilog_uppercase" -value "0" -objects $obj
### set_property -name "xelab.dll" -value "0" -objects $obj
### set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
### set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
### set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
### set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
### set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
### set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
### set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
### set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
### set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
### set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
### set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
### set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
### set_property -name "xsim.simulate.saif" -value "" -objects $obj
### set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
### set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
### set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
### set_property -name "xsim.simulate.wdb" -value "" -objects $obj
### set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
### if {[string equal [get_runs -quiet synth_1] ""]} {
###     create_run -name synth_1 -part $part_string -flow {Vivado Synthesis 2018} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
### } else {
###   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
###   set_property flow "Vivado Synthesis 2018" [get_runs synth_1]
### }
### set obj [get_runs synth_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Synthesis Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
###   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
### }
### set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs synth_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "flow" -value "Vivado Synthesis 2018" -objects $obj
### set_property -name "name" -value "synth_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
### set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
### set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
### set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
### set_property -name "steps.synth_design.args.fanout_limit" -value "10000" -objects $obj
### set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
### set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
### set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
### set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
### set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
### current_run -synthesis [get_runs synth_1]
### if {[string equal [get_runs -quiet impl_1] ""]} {
###     create_run -name impl_1 -part $part_string -flow {Vivado Implementation 2018} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
### } else {
###   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
###   set_property flow "Vivado Implementation 2018" [get_runs impl_1]
### }
### set obj [get_runs impl_1]
### set_property set_report_strategy_name 1 $obj
### set_property report_strategy {Vivado Implementation Default Reports} $obj
### set_property set_report_strategy_name 0 $obj
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.pblocks" -value "" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.slr" -value "0" -objects $obj
### set_property -name "options.packthru" -value "0" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.verbose" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
###   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "0" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.upgrade_cw" -value "0" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.ruledecks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.checks" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.advisory" -value "0" -objects $obj
### set_property -name "options.xpe" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.of_objects" -value "" -objects $obj
### set_property -name "options.route_type" -value "" -objects $obj
### set_property -name "options.list_all_nets" -value "0" -objects $obj
### set_property -name "options.show_all" -value "0" -objects $obj
### set_property -name "options.has_routing" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "0" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.cells" -value "" -objects $obj
### set_property -name "options.hierarchical" -value "0" -objects $obj
### set_property -name "options.hierarchical_depth" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
###   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.write_xdc" -value "0" -objects $obj
### set_property -name "options.clock_roots_only" -value "0" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
###   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
### }
### set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
### if { $obj != "" } {
### set_property -name "is_enabled" -value "1" -objects $obj
### set_property -name "options.check_timing_verbose" -value "0" -objects $obj
### set_property -name "options.delay_type" -value "" -objects $obj
### set_property -name "options.setup" -value "0" -objects $obj
### set_property -name "options.hold" -value "0" -objects $obj
### set_property -name "options.max_paths" -value "10" -objects $obj
### set_property -name "options.nworst" -value "" -objects $obj
### set_property -name "options.unique_pins" -value "0" -objects $obj
### set_property -name "options.path_type" -value "" -objects $obj
### set_property -name "options.slack_lesser_than" -value "" -objects $obj
### set_property -name "options.report_unconstrained" -value "0" -objects $obj
### set_property -name "options.warn_on_violation" -value "1" -objects $obj
### set_property -name "options.significant_digits" -value "" -objects $obj
### set_property -name "options.cell" -value "" -objects $obj
### set_property -name "options.more_options" -value "" -objects $obj
### 
### }
### set obj [get_runs impl_1]
### set_property -name "constrset" -value "constrs_1" -objects $obj
### set_property -name "description" -value "Default settings for Implementation." -objects $obj
### set_property -name "flow" -value "Vivado Implementation 2018" -objects $obj
### set_property -name "name" -value "impl_1" -objects $obj
### set_property -name "needs_refresh" -value "0" -objects $obj
### set_property -name "pr_configuration" -value "" -objects $obj
### set_property -name "srcset" -value "sources_1" -objects $obj
### set_property -name "include_in_archive" -value "1" -objects $obj
### set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
### set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
### set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
### set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.place_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.route_design.args.more options" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
### set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
### set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
### set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
### set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj
### current_run -implementation [get_runs impl_1]
### puts "INFO: Project created:$project_name"
INFO: Project created:openofdm_rx
### update_compile_order -fileset sources_1
### report_ip_status -name ip_status 
### upgrade_ip [get_ips  {atan_lut complex_multiplier deinter_lut div_gen_div_gen_0_0 div_gen_xlslice_0_0 rot_lut viterbi_v7_0 xfft_v9}] -log ip_upgrade.log
Upgrading 'atan_lut'
INFO: [IP_Flow 19-3422] Upgraded atan_lut (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'atan_lut'...
Upgrading 'complex_multiplier'
INFO: [IP_Flow 19-3422] Upgraded complex_multiplier (Complex Multiplier 6.0) from revision 16 to revision 20
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'complex_multiplier'...
Upgrading 'deinter_lut'
INFO: [IP_Flow 19-3422] Upgraded deinter_lut (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'deinter_lut'...
Upgrading 'div_gen_div_gen_0_0'
INFO: [IP_Flow 19-3422] Upgraded div_gen_div_gen_0_0 (Divider Generator 5.1) from revision 14 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_div_gen_0_0'...
Upgrading 'div_gen_xlslice_0_0'
INFO: [IP_Flow 19-3422] Upgraded div_gen_xlslice_0_0 (Slice 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_xlslice_0_0'...
Upgrading 'rot_lut'
INFO: [IP_Flow 19-3422] Upgraded rot_lut (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rot_lut'...
Upgrading 'viterbi_v7_0'
INFO: [IP_Flow 19-3422] Upgraded viterbi_v7_0 (Viterbi Decoder 9.1) from revision 10 to revision 12
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'viterbi_v7_0'...
Upgrading 'xfft_v9'
INFO: [IP_Flow 19-3422] Upgraded xfft_v9 (Fast Fourier Transform 9.1) from revision 1 to revision 6
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_v9'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/ip/openofdm_rx/openofdm_rx/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7590.547 ; gain = 0.000 ; free physical = 7647 ; free virtual = 23807
### export_ip_user_files -of_objects [get_ips {atan_lut complex_multiplier deinter_lut div_gen_div_gen_0_0 div_gen_xlslice_0_0 rot_lut viterbi_v7_0 xfft_v9}] -no_script -sync -force -quiet
### update_compile_order -fileset sources_1
### report_ip_status -name ip_status 
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/ip/openofdm_rx/verilog/moving_avg.v'.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo/openofdm_rx/sim/atan_lut/atan_lut.xci. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo/openofdm_rx/sim/deinter_lut/deinter_lut.xci. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo/openofdm_rx/sim/rot_lut/rot_lut.xci. It will be created.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/common_defs.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/openofdm_rx_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/common_params.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/openofdm_rx_git_rev.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/ip/openofdm_rx/verilog/coregen/div_gen_new_ip_core_zynq'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 7590.547 ; gain = 0.000 ; free physical = 7431 ; free virtual = 23604
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
## cd $current_dir/
# exec cat ./ip_config/$ip_name\_pre_def.v >> ./ip_repo/$ip_name/src/$ip_name\_pre_def.v
# exec rm -rf ./ip_repo/$ip_name/xgui
# set ip_name openofdm_tx
# if {[file exists ./ip_config/$ip_name\_pre_def.v]==0} {file mkdir ip_config; exec echo "" > ./ip_config/$ip_name\_pre_def.v}
# exec rm -rf project_1
# exec cp ./ip_config/$ip_name\_pre_def.v ../../ip/$ip_name/src/ -f
# set argv [list $part_string ../../ip/$ip_name/src/ ./ip_repo/$ip_name $BOARD_NAME]
# source ../package_ip.tcl
## set part_string [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## create_project project_1 ./project_1 -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
## set files [glob $src_dir/*]
## add_files $files
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/ip/openofdm_tx/src/dot11_tx_tb.v'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/openofdm_tx_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface clk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 's00_axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
# exec rm -rf ./ip_repo/$ip_name/xgui
# set ip_name rx_intf
# if {[file exists ./ip_config/$ip_name\_pre_def.v]==0} {file mkdir ip_config; exec echo "" > ./ip_config/$ip_name\_pre_def.v}
# exec rm -rf project_1
# exec cp ./ip_repo/board_def.v ../../ip/$ip_name/src/ -f
# exec cp ./ip_repo/clock_speed.v ../../ip/$ip_name/src/ -f
# exec cp ./ip_config/$ip_name\_pre_def.v ../../ip/$ip_name/src/ -f
# set argv [list $part_string ../../ip/$ip_name/src/ ./ip_repo/$ip_name $BOARD_NAME]
# source ../package_ip.tcl
## set part_string [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## create_project project_1 ./project_1 -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
## set files [glob $src_dir/*]
## add_files $files
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/ip/rx_intf/src/mv_avg.v'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'm_axis_fifo_data_count' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'monitor_num_dma_symbol_to_ps' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'num_dma_symbol_to_ps' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/clock_speed.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/board_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/rx_intf_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_pkt_intr' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's2mm_intr' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rx_pkt_intr': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 's2mm_intr': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'adc_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
# exec rm -rf ./ip_repo/$ip_name/xgui
# set ip_name tx_intf
# if {[file exists ./ip_config/$ip_name\_pre_def.v]==0} {file mkdir ip_config; exec echo "" > ./ip_config/$ip_name\_pre_def.v}
# exec rm -rf project_1
# exec cp ./ip_repo/board_def.v ../../ip/$ip_name/src/ -f
# exec cp ./ip_repo/clock_speed.v ../../ip/$ip_name/src/ -f
# exec cp ./ip_config/$ip_name\_pre_def.v ../../ip/$ip_name/src/ -f
# set argv [list $part_string ../../ip/$ip_name/src/ ./ip_repo/$ip_name $BOARD_NAME]
# source ../package_ip.tcl
## set part_string [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## create_project project_1 ./project_1 -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
## set files [glob $src_dir/*]
## add_files $files
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axis_fifo_data_count0' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axis_fifo_data_count1' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axis_fifo_data_count2' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axis_fifo_data_count3' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/clock_speed.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/board_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/tx_intf_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'dac_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_backoff' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'dac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'dac_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'dac_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axis_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'dac_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
# exec rm -rf ./ip_repo/$ip_name/xgui
# set ip_name xpu
# if {[file exists ./ip_config/$ip_name\_pre_def.v]==0} {file mkdir ip_config; exec echo "" > ./ip_config/$ip_name\_pre_def.v}
# exec rm -rf project_1
# exec cp ./ip_repo/openwifi_hw_git_rev.v ../../ip/$ip_name/src/ -f
# exec cp ./ip_repo/board_def.v ../../ip/$ip_name/src/ -f
# exec cp ./ip_repo/clock_speed.v ../../ip/$ip_name/src/ -f
# exec cp ./ip_repo/spi_command.v ../../ip/$ip_name/src/ -f
# exec cp ./ip_config/$ip_name\_pre_def.v ../../ip/$ip_name/src/ -f
# set argv [list $part_string ../../ip/$ip_name/src/ ./ip_repo/$ip_name $BOARD_NAME]
# source ../package_ip.tcl
## set part_string [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## create_project project_1 ./project_1 -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
## set files [glob $src_dir/*]
## add_files $files
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/ip/xpu/src/mv_avg.v'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/board_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/clock_speed.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/xpu_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/spi_command.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/openwifi_hw_git_rev.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_backoff' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ps_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'ps_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
# exec rm -rf ./ip_repo/$ip_name/xgui
# set ip_name side_ch
# if {[file exists ./ip_config/$ip_name\_pre_def.v]==0} {file mkdir ip_config; exec echo "" > ./ip_config/$ip_name\_pre_def.v}
# exec rm -rf project_1
# exec cp ./ip_repo/fpga_scale.v ../../ip/$ip_name/src/ -f
# exec cp ./ip_repo/has_side_ch_flag.v ../../ip/$ip_name/src/ -f
# exec cp ./ip_config/$ip_name\_pre_def.v ../../ip/$ip_name/src/ -f
# set argv [list $part_string ../../ip/$ip_name/src/ ./ip_repo/$ip_name $BOARD_NAME]
# source ../package_ip.tcl
## set part_string [lindex $argv 0]
## set src_dir [lindex $argv 1]
## set ip_dir [lindex $argv 2]
## exec rm -rf project_1
## exec rm -rf $ip_dir
## create_project project_1 ./project_1 -part $part_string
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
## set files [glob $src_dir/*]
## add_files $files
## update_compile_order -fileset sources_1
## update_compile_order -fileset sources_1
## ipx::package_project -root_dir $ip_dir -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/ip/side_ch/src/side_ch_s_axis.v'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axis_data_count' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'm_axis_data_count' has a dependency on the module local parameter or undefined parameter 'MAX_BIT_NUM_DMA_SYMBOL'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/side_ch_pre_def.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/fpga_scale.v" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/has_side_ch_flag.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axis_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
## ipx::unload_core $ip_dir/component.xml
## ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $ip_dir $ip_dir/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
## update_compile_order -fileset sources_1
## set_property core_revision 2 [ipx::current_core]
## ipx::update_source_project_archive -component [ipx::current_core]
## ipx::create_xgui_files [ipx::current_core]
## ipx::update_checksums [ipx::current_core]
## ipx::save_core [ipx::current_core]
## ipx::move_temp_component_back -component [ipx::current_core]
## close_project -delete
## close_project -delete
# exec rm -rf ./ip_repo/$ip_name/xgui
pwd
/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2
source ./openwifi.tcl
# set NUM_CLK_PER_US 100
# set  fd  [open  "./ip_repo/clock_speed.v"  w]
# puts $fd "`define NUM_CLK_PER_US $NUM_CLK_PER_US"
# puts $fd "`define SMALL_FPGA 1"
# close $fd
# exec cp ./ip_repo/clock_speed.v ./ip_repo/tx_intf/src/ -f
# exec cp ./ip_repo/clock_speed.v ./ip_repo/rx_intf/src/ -f
# exec cp ./ip_repo/clock_speed.v ./ip_repo/xpu/src/ -f
# set  fd  [open  "./ip_repo/xpu/src/openwifi_hw_git_rev.v"  w]
# set HASHCODE [exec ../../get_git_rev.sh]
# puts $fd "`define OPENWIFI_HW_GIT_REV (32'h$HASHCODE)"
# close $fd
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "openwifi_zed_fmcs2"
# exec rm -rf $_xil_proj_name_
# exec git clean -dxf ./src/
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "openwifi.tcl"
# proc print_help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { print_help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/"]"
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [Common 17-14] Message 'IP_Flow 19-3899' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_part" -value "" -objects $obj
# set_property -name "classic_soc_boot" -value "0" -objects $obj
# set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
# set_property -name "compxlib.funcsim" -value "1" -objects $obj
# set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/ies" -objects $obj
# set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
# set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
# set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
# set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
# set_property -name "compxlib.timesim" -value "1" -objects $obj
# set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/vcs" -objects $obj
# set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
# set_property -name "corecontainer.enable" -value "0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_interface_inference_priority" -value "" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "legacy_ip_repo_paths" -value "" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "part" -value "xc7z020clg484-1" -objects $obj
# set_property -name "platform.board_id" -value "zed" -objects $obj
# set_property -name "platform.default_output_type" -value "undefined" -objects $obj
# set_property -name "platform.design_intent.datacenter" -value "undefined" -objects $obj
# set_property -name "platform.design_intent.embedded" -value "undefined" -objects $obj
# set_property -name "platform.design_intent.external_host" -value "undefined" -objects $obj
# set_property -name "platform.design_intent.server_managed" -value "undefined" -objects $obj
# set_property -name "platform.rom.debug_type" -value "0" -objects $obj
# set_property -name "platform.rom.prom_type" -value "0" -objects $obj
# set_property -name "platform.slrconstraintmode" -value "0" -objects $obj
# set_property -name "preferred_sim_model" -value "rtl" -objects $obj
# set_property -name "project_type" -value "Default" -objects $obj
# set_property -name "pr_flow" -value "0" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
# set_property -name "simulator.activehdl_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.activehdl_install_dir" -value "" -objects $obj
# set_property -name "simulator.ies_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.ies_install_dir" -value "" -objects $obj
# set_property -name "simulator.modelsim_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.modelsim_install_dir" -value "" -objects $obj
# set_property -name "simulator.questa_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.questa_install_dir" -value "" -objects $obj
# set_property -name "simulator.riviera_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.riviera_install_dir" -value "" -objects $obj
# set_property -name "simulator.vcs_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.vcs_install_dir" -value "" -objects $obj
# set_property -name "simulator.xcelium_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.xcelium_install_dir" -value "" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "source_mgmt_mode" -value "All" -objects $obj
# set_property -name "target_language" -value "Verilog" -objects $obj
# set_property -name "target_simulator" -value "XSim" -objects $obj
# set_property -name "tool_flow" -value "Vivado" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
# set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
# set_property -name "xsim.radix" -value "hex" -objects $obj
# set_property -name "xsim.time_unit" -value "ns" -objects $obj
# set_property -name "xsim.trace_limit" -value "65536" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize "$origin_dir/../../adi-hdl/library"] [file normalize "$origin_dir/ip_repo/"]" $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo'.
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/../../adi-hdl/library/common/ad_iobuf.v"] \
#  [file normalize "${origin_dir}/src/system_wrapper.v"] \
# ]
# add_files -norecurse -fileset $obj $files
# set files [list \
#  [file normalize "${origin_dir}/src/system.bd" ]\
#  [file normalize "${origin_dir}/src/system_top.v" ]\
# ]
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/system_axi_ad9361_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_tdd_sync_0/system_util_ad9361_tdd_sync_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_dac_fifo_0/system_axi_ad9361_dac_fifo_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_dac_upack_0/system_util_ad9361_dac_upack_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_side_ch_0_0/system_side_ch_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_rx_0_0/system_openofdm_rx_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_tx_intf_0_0/system_tx_intf_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_rx_intf_0_0/system_rx_intf_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_xpu_0_0/system_xpu_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_openofdm_tx_0_0/system_openofdm_tx_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/system_axi_dma_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/system_axi_dma_1_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_xbar_0/system_xbar_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_auto_us_0/system_auto_us_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_auto_pc_0/system_auto_pc_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_interconnect_0_0/system_axi_interconnect_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_xbar_1/system_xbar_1.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_auto_pc_1/system_auto_pc_1.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_interconnect_1_0/system_axi_interconnect_1_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_xbar_2/system_xbar_2.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_auto_us_1/system_auto_us_1.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_auto_pc_2/system_auto_pc_2.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_interconnect_2_0/system_axi_interconnect_2_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/system_sys_rstgen1_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_xlconcat_0_0/system_xlconcat_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_xlslice_0_0/system_xlslice_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_xlslice_1_0/system_xlslice_1_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_GND_1_0/system_GND_1_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_GND_2_0/system_GND_2_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_xbar_3/system_xbar_3.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_auto_pc_3/system_auto_pc_3.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_cpu_interconnect_0/system_axi_cpu_interconnect_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_concat_intc_0/system_sys_concat_intc_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_logic_inv_0/system_sys_logic_inv_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/system_sys_ps7_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/system_sys_rstgen_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_sel_concat_0/system_util_ad9361_divclk_sel_concat_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_xlconcat_0_1/system_xlconcat_0_1.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_xlslice_0_1/system_xlslice_0_1.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_xlslice_1_1/system_xlslice_1_1.xci' referenced by design 'system' could not be found.
# set added_files [add_files -fileset sources_1 $files]
# set file "$origin_dir/../../adi-hdl/library/common/ad_iobuf.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "$origin_dir/src/system_wrapper.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "system.bd"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "exclude_debug_logic" -value "0" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "pfm_name" -value "" -objects $file_obj
# set_property -name "registered_with_manager" -value "1" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "system_top.v"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set obj [get_filesets sources_1]
# set_property -name "design_mode" -value "RTL" -objects $obj
# set_property -name "edif_extra_search_paths" -value "" -objects $obj
# set_property -name "elab_link_dcps" -value "1" -objects $obj
# set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
# set_property -name "generic" -value "" -objects $obj
# set_property -name "include_dirs" -value "" -objects $obj
# set_property -name "lib_map_file" -value "" -objects $obj
# set_property -name "loop_count" -value "1000" -objects $obj
# set_property -name "name" -value "sources_1" -objects $obj
# set_property -name "top" -value "system_top" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# set_property -name "verilog_define" -value "" -objects $obj
# set_property -name "verilog_uppercase" -value "0" -objects $obj
# set_property -name "verilog_version" -value "verilog_2001" -objects $obj
# set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set file "[file normalize "$origin_dir/../../adi-hdl/projects/fmcomms2/zed/system_constr.xdc"]"
# set file_added [add_files -norecurse -fileset $obj [list $file]]
# set file "system_constr.xdc"
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property -name "file_type" -value "XDC" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "processing_order" -value "NORMAL" -objects $file_obj
# set_property -name "scoped_to_cells" -value "" -objects $file_obj
# set_property -name "scoped_to_ref" -value "" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "[file normalize "$origin_dir/../../adi-hdl/projects/common/zed/zed_system_constr.xdc"]"
# set file_added [add_files -norecurse -fileset $obj [list $file]]
# set file "$origin_dir/../../adi-hdl/projects/common/zed/zed_system_constr.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property -name "file_type" -value "XDC" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "processing_order" -value "NORMAL" -objects $file_obj
# set_property -name "scoped_to_cells" -value "" -objects $file_obj
# set_property -name "scoped_to_ref" -value "" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "[file normalize "$origin_dir/src/system.xdc"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set file "./src/system.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property -name "file_type" -value "XDC" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "processing_order" -value "NORMAL" -objects $file_obj
# set_property -name "scoped_to_cells" -value "" -objects $file_obj
# set_property -name "scoped_to_ref" -value "" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set obj [get_filesets constrs_1]
# set_property -name "constrs_type" -value "XDC" -objects $obj
# set_property -name "name" -value "constrs_1" -objects $obj
# set_property -name "target_constrs_file" -value "" -objects $obj
# set_property -name "target_part" -value "xc7z020clg484-1" -objects $obj
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set_property -name "32bit" -value "0" -objects $obj
# set_property -name "force_compile_glbl" -value "0" -objects $obj
# set_property -name "force_no_compile_glbl" -value "0" -objects $obj
# set_property -name "generate_scripts_only" -value "0" -objects $obj
# set_property -name "generic" -value "" -objects $obj
# set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
# set_property -name "hw_emu.debug_mode" -value "wdb" -objects $obj
# set_property -name "include_dirs" -value "" -objects $obj
# set_property -name "incremental" -value "1" -objects $obj
# set_property -name "name" -value "sim_1" -objects $obj
# set_property -name "nl.cell" -value "" -objects $obj
# set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
# set_property -name "nl.process_corner" -value "slow" -objects $obj
# set_property -name "nl.rename_top" -value "" -objects $obj
# set_property -name "nl.sdf_anno" -value "1" -objects $obj
# set_property -name "nl.write_all_overrides" -value "0" -objects $obj
# set_property -name "simmodel_value_check" -value "1" -objects $obj
# set_property -name "simulator_launch_mode" -value "off" -objects $obj
# set_property -name "source_set" -value "sources_1" -objects $obj
# set_property -name "systemc_include_dirs" -value "" -objects $obj
# set_property -name "top" -value "system_top" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "transport_int_delay" -value "0" -objects $obj
# set_property -name "transport_path_delay" -value "0" -objects $obj
# set_property -name "unifast" -value "0" -objects $obj
# set_property -name "verilog_define" -value "" -objects $obj
# set_property -name "verilog_uppercase" -value "0" -objects $obj
# set_property -name "xelab.dll" -value "0" -objects $obj
# set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
# set_property -name "xsim.compile.xsc.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.coverage.celldefine" -value "0" -objects $obj
# set_property -name "xsim.elaborate.coverage.dir" -value "" -objects $obj
# set_property -name "xsim.elaborate.coverage.library" -value "0" -objects $obj
# set_property -name "xsim.elaborate.coverage.name" -value "" -objects $obj
# set_property -name "xsim.elaborate.coverage.type" -value "" -objects $obj
# set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
# set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
# set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
# set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
# set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
# set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
# set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
# set_property -name "xsim.elaborate.xsc.more_options" -value "" -objects $obj
# set_property -name "xsim.simulate.add_positional" -value "0" -objects $obj
# set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
# set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.no_quit" -value "0" -objects $obj
# set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
# set_property -name "xsim.simulate.saif" -value "" -objects $obj
# set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
# set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
# set_property -name "xsim.simulate.wdb" -value "" -objects $obj
# set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
# set obj [get_filesets utils_1]
# set obj [get_filesets utils_1]
# set_property -name "name" -value "utils_1" -objects $obj
# set idrFlowPropertiesConstraints ""
# catch {
#  set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
#  set_param runs.disableIDRFlowPropertyConstraints 1
# }
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xc7z020clg484-1 -flow {Vivado Synthesis 2021} -strategy "Flow_PerfOptimized_high" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Utilization - Synth Design" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs synth_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" -objects $obj
# set_property -name "flow" -value "Vivado Synthesis 2021" -objects $obj
# set_property -name "name" -value "synth_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "part" -value "xc7z020clg484-1" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "incremental_checkpoint" -value "" -objects $obj
# set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
# set_property -name "rqs_files" -value "" -objects $obj
# set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "gen_full_bitstream" -value "1" -objects $obj
# set_property -name "write_incremental_synth_checkpoint" -value "0" -objects $obj
# set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/openwifi_zed_fmcs2.srcs/utils_1/imports/synth_1" -objects $obj
# set_property -name "strategy" -value "Flow_PerfOptimized_high" -objects $obj
# set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
# set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
# set_property -name "steps.synth_design.args.directive" -value "PerformanceOptimized" -objects $obj
# set_property -name "steps.synth_design.args.retiming" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "one_hot" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "5" -objects $obj
# set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part xc7z020clg484-1 -flow {Vivado Implementation 2021} -strategy "Performance_ExploreWithRemap" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Performance_ExploreWithRemap" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2021" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "Timing Summary - Design Initialization" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "DRC - Opt Design" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "Timing Summary - Opt Design" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "Timing Summary - Power Opt Design" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "IO - Place Design" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Utilization - Place Design" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Control Sets - Place Design" -objects $obj
# set_property -name "options.verbose" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "Timing Summary - Place Design" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "Timing Summary - Post-Place Power Opt Design" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "display_name" -value "Timing Summary - Post-Place Phys Opt Design" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "DRC - Route Design" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Methodology - Route Design" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Power - Route Design" -objects $obj
# set_property -name "options.advisory" -value "0" -objects $obj
# set_property -name "options.xpe" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Route Status - Route Design" -objects $obj
# set_property -name "options.of_objects" -value "" -objects $obj
# set_property -name "options.route_type" -value "" -objects $obj
# set_property -name "options.list_all_nets" -value "0" -objects $obj
# set_property -name "options.show_all" -value "0" -objects $obj
# set_property -name "options.has_routing" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Timing Summary - Route Design" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Incremental Reuse - Route Design" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Clock Utilization - Route Design" -objects $obj
# set_property -name "options.write_xdc" -value "0" -objects $obj
# set_property -name "options.clock_roots_only" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Bus Skew - Route Design" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.slack_greater_than" -value "" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Timing Summary - Post-Route Phys Opt Design" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "display_name" -value "Bus Skew - Post-Route Phys Opt Design" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.slack_greater_than" -value "" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Similar to Performance_ExplorePostRoutePhysOpt, but enables logic optimization step (opt_design) with the ExploreWithRemap directive." -objects $obj
# set_property -name "flow" -value "Vivado Implementation 2021" -objects $obj
# set_property -name "name" -value "impl_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "part" -value "xc7z020clg484-1" -objects $obj
# set_property -name "pr_configuration" -value "" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "incremental_checkpoint" -value "" -objects $obj
# set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
# set_property -name "incremental_checkpoint.directive" -value "" -objects $obj
# set_property -name "rqs_files" -value "" -objects $obj
# set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "gen_full_bitstream" -value "1" -objects $obj
# set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/openwifi_zed_fmcs2.srcs/utils_1/imports/impl_5" -objects $obj
# set_property -name "strategy" -value "Performance_ExploreWithRemap" -objects $obj
# set_property -name "steps.init_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.init_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.init_design.args.more options" -value "" -objects $obj
# set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "ExploreWithRemap" -objects $obj
# set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "Explore" -objects $obj
# set_property -name "steps.place_design.args.more options" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.args.directive" -value "Explore" -objects $obj
# set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.route_design.args.directive" -value "NoTimingRelaxation" -objects $obj
# set_property -name "steps.route_design.args.more options" -value "-tns_cleanup" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Explore" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
# set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
# set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj
# current_run -implementation [get_runs impl_1]
# catch {
#  if { $idrFlowPropertiesConstraints != {} } {
#    set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
#  }
# }
# puts "INFO: Project created:${_xil_proj_name_}"
INFO: Project created:openwifi_zed_fmcs2
# if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
# create_dashboard_gadget -name {drc_1} -type drc
# }
# set obj [get_dashboard_gadgets [ list "drc_1" ] ]
# set_property -name "active_reports" -value "" -objects $obj
# set_property -name "active_reports_invalid" -value "" -objects $obj
# set_property -name "active_run" -value "0" -objects $obj
# set_property -name "hide_unused_data" -value "1" -objects $obj
# set_property -name "incl_new_reports" -value "0" -objects $obj
# set_property -name "reports" -value "" -objects $obj
# set_property -name "run.step" -value "route_design" -objects $obj
# set_property -name "run.type" -value "implementation" -objects $obj
# set_property -name "statistics.critical_warning" -value "1" -objects $obj
# set_property -name "statistics.error" -value "1" -objects $obj
# set_property -name "statistics.info" -value "1" -objects $obj
# set_property -name "statistics.warning" -value "1" -objects $obj
# set_property -name "view.orientation" -value "Horizontal" -objects $obj
# set_property -name "view.type" -value "Graph" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
# create_dashboard_gadget -name {methodology_1} -type methodology
# }
# set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
# set_property -name "active_reports" -value "" -objects $obj
# set_property -name "active_reports_invalid" -value "" -objects $obj
# set_property -name "active_run" -value "0" -objects $obj
# set_property -name "hide_unused_data" -value "1" -objects $obj
# set_property -name "incl_new_reports" -value "0" -objects $obj
# set_property -name "reports" -value "" -objects $obj
# set_property -name "run.step" -value "route_design" -objects $obj
# set_property -name "run.type" -value "implementation" -objects $obj
# set_property -name "statistics.critical_warning" -value "1" -objects $obj
# set_property -name "statistics.error" -value "1" -objects $obj
# set_property -name "statistics.info" -value "1" -objects $obj
# set_property -name "statistics.warning" -value "1" -objects $obj
# set_property -name "view.orientation" -value "Horizontal" -objects $obj
# set_property -name "view.type" -value "Graph" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
# create_dashboard_gadget -name {power_1} -type power
# }
# set obj [get_dashboard_gadgets [ list "power_1" ] ]
# set_property -name "active_reports" -value "" -objects $obj
# set_property -name "active_reports_invalid" -value "" -objects $obj
# set_property -name "active_run" -value "0" -objects $obj
# set_property -name "hide_unused_data" -value "1" -objects $obj
# set_property -name "incl_new_reports" -value "0" -objects $obj
# set_property -name "reports" -value "" -objects $obj
# set_property -name "run.step" -value "route_design" -objects $obj
# set_property -name "run.type" -value "implementation" -objects $obj
# set_property -name "statistics.bram" -value "1" -objects $obj
# set_property -name "statistics.clocks" -value "1" -objects $obj
# set_property -name "statistics.dsp" -value "1" -objects $obj
# set_property -name "statistics.gth" -value "1" -objects $obj
# set_property -name "statistics.gtp" -value "1" -objects $obj
# set_property -name "statistics.gtx" -value "1" -objects $obj
# set_property -name "statistics.gtz" -value "1" -objects $obj
# set_property -name "statistics.io" -value "1" -objects $obj
# set_property -name "statistics.logic" -value "1" -objects $obj
# set_property -name "statistics.mmcm" -value "1" -objects $obj
# set_property -name "statistics.pcie" -value "1" -objects $obj
# set_property -name "statistics.phaser" -value "1" -objects $obj
# set_property -name "statistics.pll" -value "1" -objects $obj
# set_property -name "statistics.pl_static" -value "1" -objects $obj
# set_property -name "statistics.ps7" -value "1" -objects $obj
# set_property -name "statistics.ps" -value "1" -objects $obj
# set_property -name "statistics.ps_static" -value "1" -objects $obj
# set_property -name "statistics.signals" -value "1" -objects $obj
# set_property -name "statistics.total_power" -value "1" -objects $obj
# set_property -name "statistics.transceiver" -value "1" -objects $obj
# set_property -name "statistics.xadc" -value "1" -objects $obj
# set_property -name "view.orientation" -value "Horizontal" -objects $obj
# set_property -name "view.type" -value "Graph" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
# create_dashboard_gadget -name {timing_1} -type timing
# }
# set obj [get_dashboard_gadgets [ list "timing_1" ] ]
# set_property -name "active_reports" -value "" -objects $obj
# set_property -name "active_reports_invalid" -value "" -objects $obj
# set_property -name "active_run" -value "0" -objects $obj
# set_property -name "hide_unused_data" -value "1" -objects $obj
# set_property -name "incl_new_reports" -value "0" -objects $obj
# set_property -name "reports" -value "" -objects $obj
# set_property -name "run.step" -value "route_design" -objects $obj
# set_property -name "run.type" -value "implementation" -objects $obj
# set_property -name "statistics.ths" -value "1" -objects $obj
# set_property -name "statistics.tns" -value "1" -objects $obj
# set_property -name "statistics.tpws" -value "1" -objects $obj
# set_property -name "statistics.whs" -value "1" -objects $obj
# set_property -name "statistics.wns" -value "1" -objects $obj
# set_property -name "view.orientation" -value "Horizontal" -objects $obj
# set_property -name "view.type" -value "Table" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
# create_dashboard_gadget -name {utilization_1} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
# set_property -name "active_reports" -value "" -objects $obj
# set_property -name "active_reports_invalid" -value "" -objects $obj
# set_property -name "active_run" -value "0" -objects $obj
# set_property -name "hide_unused_data" -value "1" -objects $obj
# set_property -name "incl_new_reports" -value "0" -objects $obj
# set_property -name "reports" -value "" -objects $obj
# set_property -name "run.step" -value "synth_design" -objects $obj
# set_property -name "run.type" -value "synthesis" -objects $obj
# set_property -name "statistics.bram" -value "1" -objects $obj
# set_property -name "statistics.bufg" -value "1" -objects $obj
# set_property -name "statistics.dsp" -value "1" -objects $obj
# set_property -name "statistics.ff" -value "1" -objects $obj
# set_property -name "statistics.gt" -value "1" -objects $obj
# set_property -name "statistics.io" -value "1" -objects $obj
# set_property -name "statistics.lut" -value "1" -objects $obj
# set_property -name "statistics.lutram" -value "1" -objects $obj
# set_property -name "statistics.mmcm" -value "1" -objects $obj
# set_property -name "statistics.pcie" -value "1" -objects $obj
# set_property -name "statistics.pll" -value "1" -objects $obj
# set_property -name "statistics.uram" -value "1" -objects $obj
# set_property -name "view.orientation" -value "Horizontal" -objects $obj
# set_property -name "view.type" -value "Graph" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
# create_dashboard_gadget -name {utilization_2} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
# set_property -name "active_reports" -value "" -objects $obj
# set_property -name "active_reports_invalid" -value "" -objects $obj
# set_property -name "active_run" -value "0" -objects $obj
# set_property -name "hide_unused_data" -value "1" -objects $obj
# set_property -name "incl_new_reports" -value "0" -objects $obj
# set_property -name "reports" -value "" -objects $obj
# set_property -name "run.step" -value "place_design" -objects $obj
# set_property -name "run.type" -value "implementation" -objects $obj
# set_property -name "statistics.bram" -value "1" -objects $obj
# set_property -name "statistics.bufg" -value "1" -objects $obj
# set_property -name "statistics.dsp" -value "1" -objects $obj
# set_property -name "statistics.ff" -value "1" -objects $obj
# set_property -name "statistics.gt" -value "1" -objects $obj
# set_property -name "statistics.io" -value "1" -objects $obj
# set_property -name "statistics.lut" -value "1" -objects $obj
# set_property -name "statistics.lutram" -value "1" -objects $obj
# set_property -name "statistics.mmcm" -value "1" -objects $obj
# set_property -name "statistics.pcie" -value "1" -objects $obj
# set_property -name "statistics.pll" -value "1" -objects $obj
# set_property -name "statistics.uram" -value "1" -objects $obj
# set_property -name "view.orientation" -value "Horizontal" -objects $obj
# set_property -name "view.type" -value "Graph" -objects $obj
# move_dashboard_gadget -name {utilization_1} -row 0 -col 0
# move_dashboard_gadget -name {power_1} -row 1 -col 0
# move_dashboard_gadget -name {drc_1} -row 2 -col 0
# move_dashboard_gadget -name {timing_1} -row 0 -col 1
# move_dashboard_gadget -name {utilization_2} -row 1 -col 1
# move_dashboard_gadget -name {methodology_1} -row 2 -col 1
# current_dashboard default_dashboard 
# open_bd_design {./src/system.bd}
Reading block design file </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.bd>...
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_ad9361_0 
Adding component instance block -- analog.com:user:util_tdd_sync:1.0 - util_ad9361_tdd_sync
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_util_ad9361_tdd_sync_0 
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_ad9361_divclk_sel
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_util_ad9361_divclk_sel_0 
Adding component instance block -- analog.com:user:util_clkdiv:1.0 - util_ad9361_divclk
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_util_ad9361_divclk_0 
Adding component instance block -- analog.com:user:util_wfifo:1.0 - util_ad9361_adc_fifo
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_util_ad9361_adc_fifo_0 
Adding component instance block -- analog.com:user:util_cpack2:1.0 - util_ad9361_adc_pack
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_util_ad9361_adc_pack_0 
Adding component instance block -- analog.com:user:util_rfifo:1.0 - axi_ad9361_dac_fifo
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_ad9361_dac_fifo_0 
Adding component instance block -- analog.com:user:util_upack2:1.0 - util_ad9361_dac_upack
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_util_ad9361_dac_upack_0 
Adding component instance block -- user.org:user:side_ch:1.0 - side_ch_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_side_ch_0_0 
CRITICAL WARNING: [IP_Flow 19-3432] UI File /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo/side_ch/xgui/side_ch_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
Adding component instance block -- user.org:user:openofdm_rx:1.0 - openofdm_rx_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_openofdm_rx_0_0 
CRITICAL WARNING: [IP_Flow 19-3432] UI File /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo/openofdm_rx/xgui/openofdm_rx_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
Adding component instance block -- user.org:user:tx_intf:1.0 - tx_intf_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_tx_intf_0_0 
CRITICAL WARNING: [IP_Flow 19-3432] UI File /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo/tx_intf/xgui/tx_intf_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
Adding component instance block -- user.org:user:rx_intf:1.0 - rx_intf_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_rx_intf_0_0 
CRITICAL WARNING: [IP_Flow 19-3432] UI File /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo/rx_intf/xgui/rx_intf_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
Adding component instance block -- user.org:user:xpu:1.0 - xpu_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xpu_0_0 
CRITICAL WARNING: [IP_Flow 19-3432] UI File /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo/xpu/xgui/xpu_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
Adding component instance block -- user.org:user:openofdm_tx:1.0 - openofdm_tx_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_openofdm_tx_0_0 
CRITICAL WARNING: [IP_Flow 19-3432] UI File /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo/openofdm_tx/xgui/openofdm_tx_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_dma_0_0 
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_dma_1_0 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_interconnect_0_0 
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xbar_0 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_us_0 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_pc_0 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_interconnect_1_0 
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xbar_1 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_pc_1 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_interconnect_2_0 
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xbar_2 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_us_1 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_pc_2 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen1
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_sys_rstgen1_0 
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlconcat_0_0 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlslice_0_0 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlslice_1_0 
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_GND_1_0 
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_2
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_GND_2_0 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_cpu_interconnect_0 
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xbar_3 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_auto_pc_3 
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_fmc
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_iic_fmc_0 
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_clk_wiz_0_0 
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_sys_concat_intc_0 
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - sys_logic_inv
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_sys_logic_inv_0 
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_sys_ps7_0 
INFO: [PS7-1] Applying Board Preset ZedBoard...
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_sys_rstgen_0 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - util_ad9361_divclk_reset
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_util_ad9361_divclk_reset_0 
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - util_ad9361_divclk_sel_concat
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_util_ad9361_divclk_sel_concat_0 
WARNING: [BD 41-1753] The name 'util_ad9361_divclk_sel_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlconcat_0_1 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlslice_0_1 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlslice_1_1 
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Successfully read diagram <system> from block design file <./src/system.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7814.957 ; gain = 0.000 ; free physical = 6495 ; free virtual = 23046
# set_property CONFIG.FREQ_HZ 40000000 [get_bd_pins /util_ad9361_divclk/clk_out]
# startgroup
# set_property -dict [list CONFIG.JITTER_SEL {No_Jitter} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {25.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {180.876} CONFIG.CLKOUT1_PHASE_ERROR {191.950}] [get_bd_cells clk_wiz_0]
# endgroup
# report_ip_status -name ip_status 
# upgrade_ip [get_ips  {system_rx_intf_0_0 system_tx_intf_0_0 system_openofdm_tx_0_0 system_xpu_0_0 system_side_ch_0_0}] -log ip_upgrade.log
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# export_ip_user_files -of_objects [get_ips {system_rx_intf_0_0 system_tx_intf_0_0 system_openofdm_tx_0_0 system_xpu_0_0 system_side_ch_0_0}] -no_script -sync -force -quiet
# report_ip_status -name ip_status 
# save_bd_design
Wrote  : </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.bd> 
Wrote  : </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ui/bd_c954508f.ui> 
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs system]
Wrote  : </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /openwifi_ip/axi_dma_0/M_AXIS_MM2S. Setting parameter on /openwifi_ip/axi_dma_0/M_AXIS_MM2S failed
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /openwifi_ip/axi_dma_1/M_AXIS_MM2S. Setting parameter on /openwifi_ip/axi_dma_1/M_AXIS_MM2S failed
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_S2MM.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /sys_ps7/S_AXI_ACP/ACP_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /sys_ps7/S_AXI_ACP/ACP_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /sys_ps7/S_AXI_ACP/ACP_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps7/S_AXI_ACP(5) and /openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps7/S_AXI_ACP(5) and /openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/delay_clk have been updated from connected ip, but BD cell '/axi_ad9361' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_ad9361> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_fifo/din_rst have been updated from connected ip, but BD cell '/util_ad9361_adc_fifo' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </util_ad9361_adc_fifo> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_fifo/dout_clk have been updated from connected ip, but BD cell '/util_ad9361_adc_fifo' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 40000000 
Please resolve any mismatches by directly setting properties on BD cell </util_ad9361_adc_fifo> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_pack/clk have been updated from connected ip, but BD cell '/util_ad9361_adc_pack' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 40000000 
Please resolve any mismatches by directly setting properties on BD cell </util_ad9361_adc_pack> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_ad9361_dac_fifo/din_clk have been updated from connected ip, but BD cell '/axi_ad9361_dac_fifo' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 40000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_ad9361_dac_fifo> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_ad9361_dac_fifo/dout_rst have been updated from connected ip, but BD cell '/axi_ad9361_dac_fifo' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </axi_ad9361_dac_fifo> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_ad9361_dac_upack/clk have been updated from connected ip, but BD cell '/util_ad9361_dac_upack' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 40000000 
Please resolve any mismatches by directly setting properties on BD cell </util_ad9361_dac_upack> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /openwifi_ip/tx_intf_0/dac_rst have been updated from connected ip, but BD cell '/openwifi_ip/tx_intf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </openwifi_ip/tx_intf_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /openwifi_ip/tx_intf_0/dac_clk have been updated from connected ip, but BD cell '/openwifi_ip/tx_intf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 40000000 
Please resolve any mismatches by directly setting properties on BD cell </openwifi_ip/tx_intf_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /openwifi_ip/rx_intf_0/adc_clk have been updated from connected ip, but BD cell '/openwifi_ip/rx_intf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 40000000 
Please resolve any mismatches by directly setting properties on BD cell </openwifi_ip/rx_intf_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /openwifi_ip/rx_intf_0/adc_rst have been updated from connected ip, but BD cell '/openwifi_ip/rx_intf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </openwifi_ip/rx_intf_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/openwifi_ip/side_ch_0/openofdm_tx_iq1
/openwifi_ip/tx_intf_0/dma_valid
/openwifi_ip/tx_intf_0/dma_data

Wrote  : </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/openwifi_ip/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/openwifi_ip/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/openwifi_ip/axi_interconnect_2/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/openwifi_ip/axi_interconnect_2/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_ACP_AWID'(3) to pin: '/openwifi_ip/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_ACP_WID'(3) to pin: '/openwifi_ip/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_ACP_ARID'(3) to pin: '/openwifi_ip/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP3_AWID'(6) to pin: '/openwifi_ip/M00_AXI1_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP3_WID'(6) to pin: '/openwifi_ip/M00_AXI1_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP3_ARID'(6) to pin: '/openwifi_ip/M00_AXI1_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/openwifi_ip/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/openwifi_ip/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/openwifi_ip/axi_interconnect_2/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/openwifi_ip/axi_interconnect_2/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_ACP_AWID'(3) to pin: '/openwifi_ip/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_ACP_WID'(3) to pin: '/openwifi_ip/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_ACP_ARID'(3) to pin: '/openwifi_ip/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP3_AWID'(6) to pin: '/openwifi_ip/M00_AXI1_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP3_WID'(6) to pin: '/openwifi_ip/M00_AXI1_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP3_ARID'(6) to pin: '/openwifi_ip/M00_AXI1_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/sim/system.v
VHDL Output written to : /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_tdd_sync .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_dac_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/side_ch_0 .
WARNING: [IP_Flow 19-650] IP license key 'viterbi@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'viterbi@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'viterbi@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'viterbi@2014.10' is enabled with a Hardware_Evaluation license.
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/openofdm_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/tx_intf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/rx_intf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/xpu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/openofdm_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/axi_interconnect_2/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/sys_rstgen1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_fmc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_logic_inv .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'DMA0_REQ'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'DMA0_ACK'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'DMA1_REQ'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'DMA1_ACK'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'DMA2_REQ'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'DMA2_ACK'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP1'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_ACP'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP3'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/axi_interconnect_1/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/axi_interconnect_2/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
Exporting to file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/hw_handoff/system.hwh
Generated Block Design Tcl file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/synth/system.hwdef
[Sun Nov 10 10:00:55 2024] Launched synth_1...
Run output will be captured here: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/synth_1/runme.log
[Sun Nov 10 10:00:55 2024] Launched impl_1...
Run output will be captured here: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 9805.656 ; gain = 148.582 ; free physical = 5653 ; free virtual = 22320
open_bd_design {/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.bd}
Reading block design file </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.bd>...
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding component instance block -- analog.com:user:util_tdd_sync:1.0 - util_ad9361_tdd_sync
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_ad9361_divclk_sel
Adding component instance block -- analog.com:user:util_clkdiv:1.0 - util_ad9361_divclk
Adding component instance block -- analog.com:user:util_wfifo:1.0 - util_ad9361_adc_fifo
Adding component instance block -- analog.com:user:util_cpack2:1.0 - util_ad9361_adc_pack
Adding component instance block -- analog.com:user:util_rfifo:1.0 - axi_ad9361_dac_fifo
Adding component instance block -- analog.com:user:util_upack2:1.0 - util_ad9361_dac_upack
Adding component instance block -- user.org:user:side_ch:1.0 - side_ch_0
Adding component instance block -- user.org:user:openofdm_rx:1.0 - openofdm_rx_0
Adding component instance block -- user.org:user:tx_intf:1.0 - tx_intf_0
Adding component instance block -- user.org:user:rx_intf:1.0 - rx_intf_0
Adding component instance block -- user.org:user:xpu:1.0 - xpu_0
Adding component instance block -- user.org:user:openofdm_tx:1.0 - openofdm_tx_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_fmc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - sys_logic_inv
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - util_ad9361_divclk_reset
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - util_ad9361_divclk_sel_concat
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_SG.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_MM2S.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_IOP from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0 from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Excluding slave segment /sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1 from address space /openwifi_ip/axi_dma_1/Data_S2MM.
Successfully read diagram <system> from block design file </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.bd>
write_bd_layout -format pdf -orientation landscape /home/bharathwaj/Downloads/system.pdf
/home/bharathwaj/Downloads/system.pdf
close_bd_design [get_bd_designs system]
Wrote  : </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ui/bd_c954508f.ui> 
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 04:57:25 2024...
