
*** Running vivado
    with args -log UserInterface.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UserInterface.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source UserInterface.tcl -notrace
Command: synth_design -top UserInterface -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 332.770 ; gain = 102.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UserInterface' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/UserInterface.v:23]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/top.v:12]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALUControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (1#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALUControl.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Add32' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Add32' (3#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32.v:23]
INFO: [Synth 8-638] synthesizing module 'Add32_With_4' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32_With_4.v:23]
INFO: [Synth 8-256] done synthesizing module 'Add32_With_4' (4#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32_With_4.v:23]
INFO: [Synth 8-638] synthesizing module 'BranchControl' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'BranchControl' (5#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:191]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:145]
INFO: [Synth 8-256] done synthesizing module 'Control' (6#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:52]
INFO: [Synth 8-638] synthesizing module 'DataMem' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/DataMem.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMem' (7#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/DataMem.v:23]
INFO: [Synth 8-638] synthesizing module 'DR' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-256] done synthesizing module 'DR' (8#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-638] synthesizing module 'InstrMem' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/InstrMem.v:23]
INFO: [Synth 8-3876] $readmem data file 'D:/rom.txt' is read successfully [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/InstrMem.v:31]
INFO: [Synth 8-256] done synthesizing module 'InstrMem' (9#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/InstrMem.v:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (10#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-638] synthesizing module 'JumpAddrGen' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/JumpAddrGen.v:23]
INFO: [Synth 8-256] done synthesizing module 'JumpAddrGen' (11#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/JumpAddrGen.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux32' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Mux32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux32' (12#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Mux32.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX1in4_32' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/MUX1in4_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX1in4_32' (13#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/MUX1in4_32.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (14#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:23]
WARNING: [Synth 8-5788] Register impl_reg_reg[1] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[2] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[3] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[4] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[5] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[6] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[7] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[8] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[9] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[10] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[11] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[12] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[13] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[14] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[15] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[16] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[17] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[18] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[19] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[20] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[21] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[22] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[23] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[24] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[25] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[26] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[27] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[28] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[29] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[30] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
WARNING: [Synth 8-5788] Register impl_reg_reg[31] in module RegFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:38]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (15#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:23]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/ShiftLeft2.v:23]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (16#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/ShiftLeft2.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExt' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/SignExt.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignExt' (17#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/SignExt.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (18#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/top.v:12]
INFO: [Synth 8-638] synthesizing module 'clk_slow' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/CLK_slow.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_slow' (19#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/CLK_slow.v:23]
INFO: [Synth 8-638] synthesizing module 'Input_OBtn' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/Input_OBtn.v:23]
INFO: [Synth 8-256] done synthesizing module 'Input_OBtn' (20#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/Input_OBtn.v:23]
INFO: [Synth 8-638] synthesizing module 'Display_7Seg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/Display_7Seg.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/Display_7Seg.v:45]
INFO: [Synth 8-226] default block is never used [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/Display_7Seg.v:62]
INFO: [Synth 8-256] done synthesizing module 'Display_7Seg' (21#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/Display_7Seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'UserInterface' (22#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/UserInterface.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 409.742 ; gain = 179.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 409.742 ; gain = 179.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/constrs_1/new/CST_test.xdc]
WARNING: [Vivado 12-507] No nets matched 'ClearUI_IBUF'. [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/constrs_1/new/CST_test.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/constrs_1/new/CST_test.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/constrs_1/new/CST_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/constrs_1/new/CST_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UserInterface_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UserInterface_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 757.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 757.117 ; gain = 526.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 757.117 ; gain = 526.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 757.117 ; gain = 526.461
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "ALUControl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'Control'
INFO: [Synth 8-5546] ROM "IRWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SaveRa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ReadShamt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "impl_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "impl_reg_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/CLK_slow.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:85]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              100
                 iSTATE3 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'Control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'IRWrite_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExt_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'ReadShamt_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'SaveRa_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'Segment_reg' [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/Display_7Seg.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 757.117 ; gain = 526.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 102   
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 72    
	   2 Input      8 Bit        Muxes := 124   
	  15 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 161   
	   6 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 112   
	   4 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UserInterface 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Add32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Add32_With_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module BranchControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 16    
Module DataMem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 72    
	   2 Input      8 Bit        Muxes := 124   
	   4 Input      2 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 122   
	   4 Input      1 Bit        Muxes := 32    
Module InstrMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
Module Mux32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX1in4_32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 93    
	   2 Input      1 Bit        Muxes := 31    
Module SignExt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module clk_slow 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Input_OBtn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module Display_7Seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.srcs/sources_1/new/CLK_slow.v:33]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port Addr[7]
INFO: [Synth 8-3886] merging instance 'top_0/Control_0/Branch_reg[3]' (LD) to 'top_0/Control_0/ALUOp_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_0/Control_0/ALUOp_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Display_7Seg_0/Segment_reg[7] )
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[31]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[30]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[29]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[28]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[27]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[26]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[25]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[24]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[23]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[22]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[21]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[20]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[19]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[18]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[17]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[16]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[15]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[14]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[13]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[12]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[11]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[10]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[9]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[8]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/DR_ALUoutDR/OUT_reg[7]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[31]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[30]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[29]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[28]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[27]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[26]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[25]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[24]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[23]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[22]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[21]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[10]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[9]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[8]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[7]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[6]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[5]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[4]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[3]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[2]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[1]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/IR_0/OUT_reg[0]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[31]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[30]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[29]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[28]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[27]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[26]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[25]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[24]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[23]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[22]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[21]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[20]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[19]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[18]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[17]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[16]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[15]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[14]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[13]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[12]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[11]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[10]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[9]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[8]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/PC_0/This_PC_reg_rep[7]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (top_0/Control_0/ALUOp_reg[3]) is unused and will be removed from module UserInterface.
WARNING: [Synth 8-3332] Sequential element (Display_7Seg_0/Segment_reg[7]) is unused and will be removed from module UserInterface.
INFO: [Synth 8-3886] merging instance 'top_0/Control_0/SaveRa_reg' (LD) to 'top_0/Control_0/RegDst_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 757.117 ; gain = 526.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|InstrMem    | p_0_out    | 128x8         | LUT            | 
|InstrMem    | p_0_out    | 128x8         | LUT            | 
|InstrMem    | p_0_out    | 128x8         | LUT            | 
|InstrMem    | p_0_out    | 128x8         | LUT            | 
|top         | p_0_out    | 128x8         | LUT            | 
|top         | p_0_out    | 128x8         | LUT            | 
|top         | p_0_out    | 128x8         | LUT            | 
|top         | p_0_out    | 128x8         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 812.801 ; gain = 582.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 840.910 ; gain = 610.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 952.035 ; gain = 721.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 952.035 ; gain = 721.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 952.035 ; gain = 721.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 952.035 ; gain = 721.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 952.035 ; gain = 721.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 952.035 ; gain = 721.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 952.035 ; gain = 721.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    47|
|3     |LUT1   |     4|
|4     |LUT2   |   110|
|5     |LUT3   |  1164|
|6     |LUT4   |   267|
|7     |LUT5   |  1443|
|8     |LUT6   |  4689|
|9     |MUXF7  |   863|
|10    |MUXF8  |   256|
|11    |FDCE   |  1034|
|12    |FDPE   |   992|
|13    |FDRE   |  1246|
|14    |LD     |    28|
|15    |LDC    |   992|
|16    |LDP    |     7|
|17    |IBUF   |     6|
|18    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------+------+
|      |Instance           |Module       |Cells |
+------+-------------------+-------------+------+
|1     |top                |             | 13164|
|2     |  Display_7Seg_0   |Display_7Seg |    35|
|3     |  Input_OBtn_0     |Input_OBtn   |     6|
|4     |  Input_OBtn_1     |Input_OBtn_0 |    38|
|5     |  clk_slow_0       |clk_slow     |    50|
|6     |  top_0            |top          | 12996|
|7     |    ALU_0          |ALU          |    15|
|8     |    Add32_0        |Add32        |     8|
|9     |    Add32_With_4_0 |Add32_With_4 |    39|
|10    |    Control_0      |Control      |   433|
|11    |    DR_ADR         |DR           |    99|
|12    |    DR_ALUoutDR    |DR_1         |   853|
|13    |    DR_BDR         |DR_2         |    42|
|14    |    DR_DBDR        |DR_3         |    32|
|15    |    DataMem_0      |DataMem      |  2951|
|16    |    IR_0           |IR           |  2077|
|17    |    MUX1in4_32_0   |MUX1in4_32   |    67|
|18    |    PC_0           |PC           |   395|
|19    |    RegFile_0      |RegFile      |  3969|
+------+-------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 952.035 ; gain = 721.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 118 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 952.035 ; gain = 374.004
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 952.035 ; gain = 721.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1027 instances were transformed.
  LD => LDCE: 28 instances
  LDC => LDCE: 992 instances
  LDP => LDPE (inverted pins: G): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 151 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 952.035 ; gain = 725.957
INFO: [Common 17-1381] The checkpoint 'C:/Users/lixin/Desktop/MipsSingleCycleCPU_evil/WithoutBlockDesign102022.runs/synth_1/UserInterface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UserInterface_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 952.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 07:40:01 2017...
