// Seed: 3590404606
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2
);
  logic id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd18
) (
    input wire id_0,
    output wor id_1,
    output tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri id_6,
    input wand _id_7,
    input wand id_8,
    output uwire id_9,
    output tri0 id_10,
    input supply1 id_11,
    input wand id_12
);
  logic id_14;
  ;
  wire [!  id_7 : 1] id_15;
  parameter id_16 = -1;
  logic id_17 = 1'b0;
  parameter real id_18 = id_16;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4
  );
  assign modCall_1.id_0 = 0;
  parameter id_19 = 1;
endmodule
