// Seed: 2617286425
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3
);
  assign id_0 = id_3 ? id_1 : 1;
  assign id_0 = id_3;
  id_5(
      .id_0(id_3),
      .id_1(id_1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_0),
      .id_6(1),
      .id_7(id_0 == 1),
      .id_8(id_3),
      .id_9(id_2),
      .id_10(1),
      .id_11(id_1),
      .id_12(1 == 1'h0),
      .id_13(id_3)
  );
  always @(posedge id_3 or id_2) begin
    id_0 = id_2 - 1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    output tri id_6,
    output supply1 id_7,
    input wand id_8,
    output wand id_9,
    output tri id_10
);
  wire id_12;
  module_0(
      id_10, id_4, id_8, id_5
  );
endmodule
