// Seed: 691990291
module module_0;
  wire id_1[-1 : -1  >  -1];
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wor id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri0 id_8
);
  assign id_2 = {-1'h0, id_3 ^ id_6};
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wire id_2,
    output wand id_3
);
  module_0 modCall_1 ();
endmodule
