# SystemVerilog Simulation

A rust based SystemVerilog simulation tool