<HTML>
<HEAD>
<TITLE>Int 02
</TITLE>
<META NAME="Description" CONTENT="
Int 02 - External hardware - NON-MASKABLE INTERRUPT - 
Desc:  generated by the CPU when the input to the NMI pin is asserted
Notes: return address points to start of interrupted instruction on 80286+
on the 80286+, further NMIs are disabled until the next IRET
instruction, but one additional NMI is remembered by the hardware
and will be serviced after the IRET instruction reenables NMIs
maskable interrupts may interrupt the NMI handler if interrupts are
enabled
although the Intel documentation states that this interrupt is
typically used for power-failure procedures, it has many other uses
on IBM-compatible machines:
">
<META NAME="robots" CONTENT="none">
</HEAD>
<BODY BGCOLOR="#FFD0A0">
<center>
<h2>Int 02
</h2>
</center><p>
<table border=1 cellpadding=3 cellspacing=1>
<td>
<a href="rb-0004.htm">
<img src=./gif/lup.gif border=0 alt=Prev></a>
<a href="rb-0006.htm">
<img src=./gif/ldown.gif border=0 alt=Next></a>
<a href="../rbrown.htm">
<img src=./gif/lhome.gif border=0 alt=Ralf Brown Page></a>
<td><a href="int.htm">Interrups</a></td>
<td><a href="cat.htm">Categories</a></td>
<td><a href="alpha.htm">Contents</a></td>
</td></table><p>
<p><img src=./gif/rbline.gif width="100%" alt="------"><p>
<h3><font color=#C00040>External hardware - NON-MASKABLE INTERRUPT</font></h3>
<p><b>Desc:</b>
Generated by the CPU when the input to the NMI pin is asserted
<p><b>Notes:</b>
Return address points to start of interrupted instruction on 80286+.
On the 80286+, further NMIs are disabled until the next IRET
instruction, but one additional NMI is remembered by the hardware
and will be serviced after the IRET instruction reenables NMIs.
Maskable interrupts may interrupt the NMI handler if interrupts are
enabled.
Although the Intel documentation states that this interrupt is
typically used for power-failure procedures, it has many other uses
on IBM-compatible machines:
<PRE>
<p><b>Memory parity error:</b><br>All except Jr, CONV, and some machines
without memory parity
Breakout switch on hardware debuggers
<p><b>Coprocessor interrupt:</b><br>All except Jr and CONV
<p><b>Keyboard interrupt:</b><br>Jr, CONV
<p><b>I/O channel check:</b><br>CONV, PS50+
<p><b>Disk-controller power-on request:</b><br>CONV
<p><b>System suspend:</b><br>CONV
<p><b>Real-time clock:</b><br>CONV
<p><b>System watch-dog timer, time-out interrupt:</b><br>PS50+
<p><b>DMA timer time-out interrupt:</b><br>PS50+
<p><b>Low battery:</b><br>HP 95LX
<p><b>Module pulled:</b><br>HP 95LX
</PRE>
<p>
<b>Category: <a href="cat-019.htm">
Hardware</a>
- <a href="int-02.htm">
Int 02h</a>
- <a href="alpha-e.htm">
E</a>
</b><p><p><img src=./gif/rbline.gif width="100%" alt="------"><p>
<table border=1 cellpadding=3 cellspacing=1>
<td>
<a href="rb-0004.htm">
<img src=./gif/lup.gif border=0 alt=Prev></a>
<a href="rb-0006.htm">
<img src=./gif/ldown.gif border=0 alt=Next></a>
<a href="../rbrown.htm">
<img src=./gif/lhome.gif border=0 alt=Ralf Brown Page></a>
<td><a href="int.htm">Interrups</a></td>
<td><a href="cat.htm">Categories</a></td>
<td><a href="alpha.htm">Contents</a></td>
</td></table><p>



</BODY>
</HTML>
