digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:or1200_wbmux"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:clk"];
	4 -> 5;
	16 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  INPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:rst"];
	17 -> 18;
	29 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  INPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:wb_freeze"];
	30 -> 31;
	42 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  INPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:rfwb_op"];
	43 -> 44;
	45 [label="NUMBERS LONG_LONG:2"];
	43 -> 45;
	46 [label="NUMBERS DEC:0"];
	43 -> 46;
	55 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 55;
	56 [label="VAR_DECLARE  INPUT"];
	55 -> 56;
	57 [label="IDENTIFIERS:muxin_a"];
	56 -> 57;
	58 [label="NUMBERS LONG_LONG:31"];
	56 -> 58;
	59 [label="NUMBERS DEC:0"];
	56 -> 59;
	68 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 68;
	69 [label="VAR_DECLARE  INPUT"];
	68 -> 69;
	70 [label="IDENTIFIERS:muxin_b"];
	69 -> 70;
	71 [label="NUMBERS LONG_LONG:31"];
	69 -> 71;
	72 [label="NUMBERS DEC:0"];
	69 -> 72;
	81 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 81;
	82 [label="VAR_DECLARE  INPUT"];
	81 -> 82;
	83 [label="IDENTIFIERS:muxin_c"];
	82 -> 83;
	84 [label="NUMBERS LONG_LONG:31"];
	82 -> 84;
	85 [label="NUMBERS DEC:0"];
	82 -> 85;
	94 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 94;
	95 [label="VAR_DECLARE  INPUT"];
	94 -> 95;
	96 [label="IDENTIFIERS:muxin_d"];
	95 -> 96;
	97 [label="NUMBERS LONG_LONG:31"];
	95 -> 97;
	98 [label="NUMBERS DEC:0"];
	95 -> 98;
	107 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 107;
	108 [label="VAR_DECLARE  OUTPUT"];
	107 -> 108;
	109 [label="IDENTIFIERS:muxout"];
	108 -> 109;
	110 [label="NUMBERS LONG_LONG:31"];
	108 -> 110;
	111 [label="NUMBERS DEC:0"];
	108 -> 111;
	120 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 120;
	121 [label="VAR_DECLARE  OUTPUT"];
	120 -> 121;
	122 [label="IDENTIFIERS:muxreg"];
	121 -> 122;
	123 [label="NUMBERS LONG_LONG:31"];
	121 -> 123;
	124 [label="NUMBERS DEC:0"];
	121 -> 124;
	133 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 133;
	134 [label="VAR_DECLARE  OUTPUT"];
	133 -> 134;
	135 [label="IDENTIFIERS:muxreg_valid"];
	134 -> 135;
	146 [label="MODULE_ITEMS"];
	0 -> 146;
	147 [label="VAR_DECLARE_LIST"];
	146 -> 147;
	148 [label="VAR_DECLARE  INPUT"];
	147 -> 148;
	149 [label="IDENTIFIERS:clk"];
	148 -> 149;
	155 [label="VAR_DECLARE_LIST"];
	146 -> 155;
	156 [label="VAR_DECLARE  INPUT"];
	155 -> 156;
	157 [label="IDENTIFIERS:rst"];
	156 -> 157;
	163 [label="VAR_DECLARE_LIST"];
	146 -> 163;
	164 [label="VAR_DECLARE  INPUT"];
	163 -> 164;
	165 [label="IDENTIFIERS:wb_freeze"];
	164 -> 165;
	171 [label="VAR_DECLARE_LIST"];
	146 -> 171;
	172 [label="VAR_DECLARE  INPUT"];
	171 -> 172;
	173 [label="IDENTIFIERS:rfwb_op"];
	172 -> 173;
	174 [label="NUMBERS LONG_LONG:2"];
	172 -> 174;
	175 [label="NUMBERS DEC:0"];
	172 -> 175;
	179 [label="VAR_DECLARE_LIST"];
	146 -> 179;
	180 [label="VAR_DECLARE  INPUT"];
	179 -> 180;
	181 [label="IDENTIFIERS:muxin_a"];
	180 -> 181;
	182 [label="NUMBERS LONG_LONG:31"];
	180 -> 182;
	183 [label="NUMBERS DEC:0"];
	180 -> 183;
	187 [label="VAR_DECLARE_LIST"];
	146 -> 187;
	188 [label="VAR_DECLARE  INPUT"];
	187 -> 188;
	189 [label="IDENTIFIERS:muxin_b"];
	188 -> 189;
	190 [label="NUMBERS LONG_LONG:31"];
	188 -> 190;
	191 [label="NUMBERS DEC:0"];
	188 -> 191;
	195 [label="VAR_DECLARE_LIST"];
	146 -> 195;
	196 [label="VAR_DECLARE  INPUT"];
	195 -> 196;
	197 [label="IDENTIFIERS:muxin_c"];
	196 -> 197;
	198 [label="NUMBERS LONG_LONG:31"];
	196 -> 198;
	199 [label="NUMBERS DEC:0"];
	196 -> 199;
	203 [label="VAR_DECLARE_LIST"];
	146 -> 203;
	204 [label="VAR_DECLARE  INPUT"];
	203 -> 204;
	205 [label="IDENTIFIERS:muxin_d"];
	204 -> 205;
	206 [label="NUMBERS LONG_LONG:31"];
	204 -> 206;
	207 [label="NUMBERS DEC:0"];
	204 -> 207;
	211 [label="VAR_DECLARE_LIST"];
	146 -> 211;
	212 [label="VAR_DECLARE  OUTPUT"];
	211 -> 212;
	213 [label="IDENTIFIERS:muxout"];
	212 -> 213;
	214 [label="NUMBERS LONG_LONG:31"];
	212 -> 214;
	215 [label="NUMBERS DEC:0"];
	212 -> 215;
	219 [label="VAR_DECLARE_LIST"];
	146 -> 219;
	220 [label="VAR_DECLARE  OUTPUT"];
	219 -> 220;
	221 [label="IDENTIFIERS:muxreg"];
	220 -> 221;
	222 [label="NUMBERS LONG_LONG:31"];
	220 -> 222;
	223 [label="NUMBERS DEC:0"];
	220 -> 223;
	227 [label="VAR_DECLARE_LIST"];
	146 -> 227;
	228 [label="VAR_DECLARE  OUTPUT"];
	227 -> 228;
	229 [label="IDENTIFIERS:muxreg_valid"];
	228 -> 229;
	235 [label="VAR_DECLARE_LIST"];
	146 -> 235;
	236 [label="VAR_DECLARE  REG"];
	235 -> 236;
	237 [label="IDENTIFIERS:muxout"];
	236 -> 237;
	238 [label="NUMBERS LONG_LONG:31"];
	236 -> 238;
	239 [label="NUMBERS DEC:0"];
	236 -> 239;
	243 [label="VAR_DECLARE_LIST"];
	146 -> 243;
	244 [label="VAR_DECLARE  REG"];
	243 -> 244;
	245 [label="IDENTIFIERS:muxreg"];
	244 -> 245;
	246 [label="NUMBERS LONG_LONG:31"];
	244 -> 246;
	247 [label="NUMBERS DEC:0"];
	244 -> 247;
	251 [label="VAR_DECLARE_LIST"];
	146 -> 251;
	252 [label="VAR_DECLARE  REG"];
	251 -> 252;
	253 [label="IDENTIFIERS:muxreg_valid"];
	252 -> 253;
	259 [label="ALWAYS"];
	146 -> 259;
	260 [label="DELAY_CONTROL"];
	259 -> 260;
	261 [label="POSEDGE"];
	260 -> 261;
	262 [label="IDENTIFIERS:clk"];
	261 -> 262;
	263 [label="BLOCK"];
	259 -> 263;
	264 [label="IF"];
	263 -> 264;
	265 [label="IDENTIFIERS:rst"];
	264 -> 265;
	266 [label="BLOCK"];
	264 -> 266;
	267 [label="NON_BLOCKING_STATEMENT"];
	266 -> 267;
	268 [label="IDENTIFIERS:muxreg"];
	267 -> 268;
	269 [label="NUMBERS BIN:00000000000000000000000000000000"];
	267 -> 269;
	270 [label="NON_BLOCKING_STATEMENT"];
	266 -> 270;
	271 [label="IDENTIFIERS:muxreg_valid"];
	270 -> 271;
	272 [label="NUMBERS BIN:0"];
	270 -> 272;
	273 [label="IF"];
	264 -> 273;
	274 [label="UNARY_OPERATION LOGICAL_NOT"];
	273 -> 274;
	275 [label="IDENTIFIERS:wb_freeze"];
	274 -> 275;
	276 [label="BLOCK"];
	273 -> 276;
	277 [label="NON_BLOCKING_STATEMENT"];
	276 -> 277;
	278 [label="IDENTIFIERS:muxreg"];
	277 -> 278;
	279 [label="IDENTIFIERS:muxout"];
	277 -> 279;
	280 [label="NON_BLOCKING_STATEMENT"];
	276 -> 280;
	281 [label="IDENTIFIERS:muxreg_valid"];
	280 -> 281;
	282 [label="ARRAY_REF"];
	280 -> 282;
	283 [label="IDENTIFIERS:rfwb_op"];
	282 -> 283;
	284 [label="NUMBERS DEC:0"];
	282 -> 284;
	286 [label="ALWAYS"];
	146 -> 286;
	287 [label="DELAY_CONTROL"];
	286 -> 287;
	288 [label="IDENTIFIERS:muxin_a"];
	287 -> 288;
	289 [label="IDENTIFIERS:muxin_b"];
	287 -> 289;
	290 [label="IDENTIFIERS:muxin_c"];
	287 -> 290;
	291 [label="IDENTIFIERS:muxin_d"];
	287 -> 291;
	292 [label="IDENTIFIERS:rfwb_op"];
	287 -> 292;
	293 [label="BLOCK"];
	286 -> 293;
	294 [label="CASE"];
	293 -> 294;
	295 [label="RANGE_REF"];
	294 -> 295;
	296 [label="IDENTIFIERS:rfwb_op"];
	295 -> 296;
	297 [label="NUMBERS LONG_LONG:2"];
	295 -> 297;
	298 [label="NUMBERS DEC:1"];
	295 -> 298;
	299 [label="CASE_LIST"];
	294 -> 299;
	300 [label="CASE_ITEM"];
	299 -> 300;
	301 [label="NUMBERS BIN:00"];
	300 -> 301;
	302 [label="BLOCKING_STATEMENT"];
	300 -> 302;
	303 [label="IDENTIFIERS:muxout"];
	302 -> 303;
	304 [label="IDENTIFIERS:muxin_a"];
	302 -> 304;
	305 [label="CASE_ITEM"];
	299 -> 305;
	306 [label="NUMBERS BIN:01"];
	305 -> 306;
	307 [label="BLOCK"];
	305 -> 307;
	308 [label="BLOCKING_STATEMENT"];
	307 -> 308;
	309 [label="IDENTIFIERS:muxout"];
	308 -> 309;
	310 [label="IDENTIFIERS:muxin_b"];
	308 -> 310;
	311 [label="CASE_ITEM"];
	299 -> 311;
	312 [label="NUMBERS BIN:10"];
	311 -> 312;
	313 [label="BLOCK"];
	311 -> 313;
	314 [label="BLOCKING_STATEMENT"];
	313 -> 314;
	315 [label="IDENTIFIERS:muxout"];
	314 -> 315;
	316 [label="IDENTIFIERS:muxin_c"];
	314 -> 316;
	317 [label="CASE_ITEM"];
	299 -> 317;
	318 [label="NUMBERS BIN:11"];
	317 -> 318;
	319 [label="BLOCK"];
	317 -> 319;
	320 [label="BLOCKING_STATEMENT"];
	319 -> 320;
	321 [label="IDENTIFIERS:muxout"];
	320 -> 321;
	322 [label="BINARY_OPERATION ADD"];
	320 -> 322;
	323 [label="IDENTIFIERS:muxin_d"];
	322 -> 323;
	324 [label="NUMBERS BIN:00000000000000000000000000001000"];
	322 -> 324;
}
