/**
 * @file TensorKernels.h
 * @brief Kernel interfaces for tensor operations
 *
 * All kernels accept MPIContext (distributed coordination) and device_idx (execution device).
 * Kernels are created by tensors via createGemm(), createRoPE(), etc.
 *
 * @author David Sanftenberg
 */

#pragma once

#include "../utils/MPIContext.h"
#include <memory>

namespace llaminar2
{
    /**
     * @brief Activation precision format enumeration
     *
     * Used by ITensorGemm to dispatch to appropriate GEMM implementation
     * based on activation and weight precision.
     *
     * Format semantics:
     * - FP32: 32-bit floating point (IEEE 754 binary32)
     * - BF16: Brain Float 16 (truncated FP32, 8-bit exponent)
     * - FP16: Half precision (IEEE 754 binary16)
     * - INT8: 8-bit integer (quantized activation, needs INT32 accumulator)
     * - Q8_0: Quantized 8-bit with per-block scales (weight format, not activation)
     * - Q8_1: Quantized 8-bit with per-block scales + zero points (activation format)
     */
    enum class ActivationFormat
    {
        FP32, ///< 32-bit float (native CPU, universal fallback)
        BF16, ///< Brain Float 16 (AVX512_BF16, OneDNN native)
        FP16, ///< Half precision (FP16 instructions, OneDNN native)
        INT8, ///< Quantized 8-bit integer (AVX512-VNNI, INT32 accumulator)
        Q8_0, ///< Quantized 8-bit weight format (block-scaled)
        Q8_1  ///< Quantized 8-bit activation format (block-scaled with zero-point)
    };

    /**
     * @brief Block decoder strategy interface for quantized tensors (FP32 decode path)
     *
     * Provides format-specific dequantization for block-quantized formats.
     * Implementations MUST be header-only with always_inline to ensure zero overhead
     * when called from QuantizedGemmKernel hot path.
     *
     * Supported formats: IQ4_NL, Q6_K, Q8_0, etc.
     *
     * NOTE: This interface decodes to FP32. For integer GEMM kernels that want
     * raw quantized blocks, use IQuantizedTileAccessor instead.
     */
    class ITensorGemmTileDataProvider
    {
    public:
        virtual ~ITensorGemmTileDataProvider() = default;

        /**
         * @brief Decode one quantized block to FP32
         *
         * CRITICAL: This method is called in GEMM hot path (thousands of times per matmul).
         * Must be marked always_inline and implemented in header for zero overhead.
         *
         * @param row_idx Row index in weight tensor
         * @param k_block_offset Block offset along K dimension (units of BLOCK_SIZE)
         * @param output Output buffer (must have space for BLOCK_SIZE floats, typically 32)
         */
        __attribute__((always_inline)) virtual void decode_block_at(size_t row_idx, size_t k_block_offset, float *output) const = 0;

        /**
         * @brief Get raw pointer to quantized block (for VNNI/int8 optimizations)
         *
         * @param row_idx Row index in weight tensor
         * @param k_block_offset Block offset along K dimension
         * @return Const pointer to raw quantized block structure
         */
        virtual const void *get_raw_block_at(size_t row_idx, size_t k_block_offset) const = 0;

        /**
         * @brief Get tensor dimensions
         */
        virtual size_t decoder_rows() const = 0;
        virtual size_t decoder_cols() const = 0;
        virtual size_t block_size() const = 0;
    };

    /**
     * @brief Raw quantized weight block accessor (integer GEMM path)
     *
     * Unlike ITensorGemmTileDataProvider (which decodes to FP32), this interface
     * exposes raw quantized blocks + metadata for integer GEMM kernels that want
     * to defer dequantization (e.g., AVX512-VNNI INT8×IQ4_NL GEMM).
     *
     * Rationale:
     * - FP32 GEMM: Decode weights to FP32 → multiply with FP32 activations
     * - INT8 GEMM: Keep weights as int8, decode on-the-fly in registers,
     *              apply scaling to final output (fused dequant)
     *
     * This avoids materializing FP32 weight buffers for integer kernels.
     */
    class IQuantizedTileAccessor
    {
    public:
        virtual ~IQuantizedTileAccessor() = default;

        /**
         * @brief Get raw pointer to quantized block (no decode)
         *
         * @param row_idx Row index in weight tensor
         * @param k_block_idx Block index along K dimension
         * @return Const pointer to raw quantized block structure
         *
         * Example: For IQ4_NL, returns IQ4_NLBlock* = {uint8_t qs[16], uint16_t d}
         */
        virtual const void *get_raw_block(size_t row_idx, size_t k_block_idx) const = 0;

        /**
         * @brief Get dequantization scale for block
         *
         * @param row_idx Row index
         * @param k_block_idx Block index
         * @return FP32 scale factor (converted from FP16 if needed)
         */
        virtual float get_block_scale(size_t row_idx, size_t k_block_idx) const = 0;

        /**
         * @brief Get tensor dimensions
         */
        virtual size_t rows() const = 0;
        virtual size_t cols() const = 0;
        virtual size_t block_size() const = 0;
    };

    /**
     * @brief Base kernel interface
     */
    class ITensorKernel
    {
    public:
        virtual ~ITensorKernel() = default;

        /**
         * @brief Check if kernel supports specific backend
         *
         * @param device_idx Device index (-1 = CPU, ≥0 = GPU)
         * @return true if kernel can execute on this device
         */
        virtual bool supports_device(int device_idx) const = 0;
    };

    /**
     * @brief Matrix multiplication kernel (GEMM)
     *
     * C = alpha * A @ B + beta * C
     *
     * Implementations:
     * - CPUGemmKernel: OpenBLAS/MKL
     * - CUDAGemmKernel: cuBLAS + fused dequant for IQ4_NL
     * - ROCmGemmKernel: hipBLAS + fused dequant
     */
    class ITensorGemm : public ITensorKernel
    {
    public:
        /**
         * @brief Matrix multiplication: C = alpha * A @ B + beta * C
         *
         * @param A Input activations [m, k] (FP32, host or device)
         * @param C Output matrix [m, n] (FP32, host or device)
         * @param m Number of rows in A and C
         * @param n Number of columns in B and C (before transpose)
         * @param k Number of columns in A and rows in B
         * @param transpose_B Whether B is stored transposed (typical for weights)
         * @param alpha Scale factor for A@B
         * @param beta Scale factor for existing C (for fused add)
         * @param mpi_ctx MPI context for distributed execution (nullptr = single node)
         * @param device_idx Device index for execution (-1 = host/CPU, ≥0 = GPU device)
         *
         * @return true on success, false on error
         *
         * @note A and C locations (host/device) must match device_idx:
         *       - device_idx = -1: A/C on host memory
         *       - device_idx ≥ 0: A/C on device memory (caller manages transfers)
         *
         * @note Kernel executes on device corresponding to device_idx.
         *       Weight tensor (B) is accessed via this->tensor which has its own device_idx.
         *       If weight is on different device than activation, kernel handles transfer.
         */
        /**
         * @brief Activation-activation matrix multiplication: C = alpha * A @ B^T + beta * C
         *
         * This variant supports both A and B as activation buffers (not weight tensors).
         * Useful for attention computation: Q @ K^T and scores @ V.
         *
         * @param A Left activation matrix [m, k] (FP32)
         * @param B Right activation matrix [n, k] if transpose_B=true, [k, n] if false (FP32)
         * @param C Output matrix [m, n] (FP32)
         * @param m Number of rows in A and C
         * @param n Number of rows in B (if transpose_B=true) or columns in B (if false)
         * @param k Number of columns in A and B (if transpose_B=true)
         * @param transpose_B Whether to transpose B (true for attention Q@K^T, false for scores@V)
         * @param alpha Scale factor for A@B
         * @param beta Scale factor for existing C (for fused add)
         * @param mpi_ctx MPI context for distributed execution (nullptr = single node)
         * @param device_idx Device index for execution (-1 = host/CPU, ≥0 = GPU device)
         *
         * @return true on success, false on error
         *
         * @note All buffers (A, B, C) must be on same device as device_idx:
         *       - device_idx = -1: All on host memory
         *       - device_idx ≥ 0: All on device memory
         */
        virtual bool multiply_activations(
            const float *A, const float *B, float *C,
            int m, int n, int k,
            bool transpose_B = true,
            float alpha = 1.0f, float beta = 0.0f,
            const MPIContext *mpi_ctx = nullptr,
            int device_idx = -1) = 0;

        /**
         * @brief Strided activation-activation GEMM with custom leading dimensions
         *
         * Supports strided memory access for efficient multi-head attention without copying.
         * C = alpha * A @ B^T + beta * C (if transpose_B=true)
         * C = alpha * A @ B + beta * C (if transpose_B=false)
         *
         * @param A Left activation matrix with stride lda
         * @param B Right activation matrix with stride ldb
         * @param C Output matrix with stride ldc
         * @param m Number of rows in A and C
         * @param n Number of rows in B (transpose_B=true) or cols in B (transpose_B=false)
         * @param k Number of columns in A and B (transpose_B=true)
         * @param lda Leading dimension of A (stride between rows, typically ≥k)
         * @param ldb Leading dimension of B (stride between rows)
         * @param ldc Leading dimension of C (stride between rows, typically ≥n)
         * @param transpose_B Whether to transpose B
         * @param alpha Scale factor for A@B
         * @param beta Scale factor for existing C
         * @param mpi_ctx MPI context (nullptr = single node)
         * @param device_idx Device index (-1 = CPU, ≥0 = GPU)
         *
         * @return true on success, false on error
         *
         * @note Use case: Multi-head attention where Q/K/V heads are interleaved in memory.
         *       Instead of copying each head to contiguous buffer, use strides to access directly.
         *       Example: Q_all [num_heads, seq_len, head_dim] with lda = num_heads * head_dim
         */
        virtual bool multiply_activations_strided(
            const float *A, const float *B, float *C,
            int m, int n, int k,
            int lda, int ldb, int ldc,
            bool transpose_B = true,
            float alpha = 1.0f, float beta = 0.0f,
            const MPIContext *mpi_ctx = nullptr,
            int device_idx = -1) = 0;

        /**
         * @brief Virtual implementation for typed activation GEMM (type-erased)
         */
        virtual bool multiply_activations_typed_impl(
            const void *A, const void *B, float *C,
            int m, int n, int k,
            bool transpose_B,
            float alpha, float beta,
            const MPIContext *mpi_ctx,
            int device_idx,
            ActivationFormat format_A, ActivationFormat format_B)
        {
            (void)A;
            (void)B;
            (void)C;
            (void)m;
            (void)n;
            (void)k;
            (void)transpose_B;
            (void)alpha;
            (void)beta;
            (void)mpi_ctx;
            (void)device_idx;
            (void)format_A;
            (void)format_B;
            return false;
        }

        /**
         * @brief Virtual implementation for typed strided activation GEMM (type-erased)
         */
        virtual bool multiply_activations_strided_typed_impl(
            const void *A, const void *B, float *C,
            int m, int n, int k,
            int lda, int ldb, int ldc,
            bool transpose_B,
            float alpha, float beta,
            const MPIContext *mpi_ctx,
            int device_idx,
            ActivationFormat format_A, ActivationFormat format_B)
        {
            (void)A;
            (void)B;
            (void)C;
            (void)m;
            (void)n;
            (void)k;
            (void)lda;
            (void)ldb;
            (void)ldc;
            (void)transpose_B;
            (void)alpha;
            (void)beta;
            (void)mpi_ctx;
            (void)device_idx;
            (void)format_A;
            (void)format_B;
            return false;
        }

        /**
         * @brief Template-based typed activation-activation GEMM
         *
         * Supports native-precision GEMM without forced FP32 conversion.
         * C = alpha * A @ B^T + beta * C (typed precision)
         *
         * **Precision Combinations**:
         * - (FP32, FP32) → FP32 GEMM (OpenBLAS/OneDNN)
         * - (BF16, BF16) → BF16 GEMM (OneDNN bf16bf16f32 on AVX512_BF16)
         * - (FP16, FP16) → FP16 GEMM (OneDNN fp16fp16f32)
         * - (INT8, INT8) → INT8 GEMM (OneDNN int8int8s32 on AVX512-VNNI)
         * - Mixed precisions → Convert to common format (lower precision preferred)
         *
         * @tparam ActT Activation element type (float, uint16_t, int8_t)
         * @tparam WeightT Weight element type (same options as ActT)
         *
         * @param A Left activation matrix [m, k]
         * @param B Right activation matrix [n, k] if transpose_B=true
         * @param C Output matrix [m, n] (always float* for now)
         * @param m Number of rows in A and C
         * @param n Number of rows in B (transpose_B=true) or cols (false)
         * @param k Number of columns in A and B (transpose_B=true)
         * @param transpose_B Whether to transpose B
         * @param alpha Scale factor for A@B
         * @param beta Scale factor for existing C
         * @param mpi_ctx MPI context (nullptr = single node)
         * @param device_idx Device index (-1 = CPU, ≥0 = GPU)
         * @param format Activation format hint (e.g. BF16 vs FP16 for uint16_t)
         *
         * @return true on success, false on error
         *
         * @note Default implementation returns false (not implemented).
         *       Kernels override to support specific precision combinations.
         */
        template <typename ActT, typename WeightT>
        bool multiply_activations_typed(
            const ActT *A, const WeightT *B, float *C,
            int m, int n, int k,
            bool transpose_B = true,
            float alpha = 1.0f, float beta = 0.0f,
            const MPIContext *mpi_ctx = nullptr,
            int device_idx = -1,
            ActivationFormat format = ActivationFormat::FP32)
        {
            ActivationFormat fmt_A = (std::is_same_v<ActT, float>) ? ActivationFormat::FP32 : format;
            ActivationFormat fmt_B = (std::is_same_v<WeightT, float>) ? ActivationFormat::FP32 : format;
            return multiply_activations_typed_impl(
                static_cast<const void *>(A), static_cast<const void *>(B), C,
                m, n, k, transpose_B, alpha, beta, mpi_ctx, device_idx, fmt_A, fmt_B);
        }

        /**
         * @brief Template-based typed strided activation-activation GEMM
         *
         * Supports strided memory access with typed precision.
         * C = alpha * A @ B^T + beta * C (typed precision, strided)
         *
         * @tparam ActT Activation element type (float, uint16_t, int8_t)
         * @tparam WeightT Weight element type (same options as ActT)
         *
         * @param A Left activation matrix with stride lda
         * @param B Right activation matrix with stride ldb
         * @param C Output matrix with stride ldc (always float* for now)
         * @param m Number of rows in A and C
         * @param n Number of rows in B (transpose_B=true) or cols (false)
         * @param k Number of columns in A and B (transpose_B=true)
         * @param lda Leading dimension of A (stride between rows)
         * @param ldb Leading dimension of B (stride between rows)
         * @param ldc Leading dimension of C (stride between rows)
         * @param transpose_B Whether to transpose B
         * @param alpha Scale factor for A@B
         * @param beta Scale factor for existing C
         * @param mpi_ctx MPI context (nullptr = single node)
         * @param device_idx Device index (-1 = CPU, ≥0 = GPU)
         * @param format Activation format hint (e.g. BF16 vs FP16 for uint16_t)
         *
         * @return true on success, false on error
         *
         * @note Default implementation returns false (not implemented).
         *       Kernels override to support specific precision combinations.
         */
        template <typename ActT, typename WeightT>
        bool multiply_activations_strided_typed(
            const ActT *A, const WeightT *B, float *C,
            int m, int n, int k,
            int lda, int ldb, int ldc,
            bool transpose_B = true,
            float alpha = 1.0f, float beta = 0.0f,
            const MPIContext *mpi_ctx = nullptr,
            int device_idx = -1,
            ActivationFormat format = ActivationFormat::FP32)
        {
            ActivationFormat fmt_A = (std::is_same_v<ActT, float>) ? ActivationFormat::FP32 : format;
            ActivationFormat fmt_B = (std::is_same_v<WeightT, float>) ? ActivationFormat::FP32 : format;
            return multiply_activations_strided_typed_impl(
                static_cast<const void *>(A), static_cast<const void *>(B), C,
                m, n, k, lda, ldb, ldc, transpose_B, alpha, beta, mpi_ctx, device_idx, fmt_A, fmt_B);
        }

        /**
         * @brief Matrix multiplication with fused Softmax (for attention scores)
         *
         * C = Softmax(A @ B^T / sqrt(k) + mask)
         *
         * @param A Left activation matrix [m, k]
         * @param B Right activation matrix [n, k] (transposed)
         * @param C Output matrix [m, n]
         * @param m Number of rows in A and C
         * @param n Number of rows in B
         * @param k Number of columns in A and B
         * @param transpose_B Whether to transpose B
         * @param softmax_axis Axis for softmax
         * @param mpi_ctx MPI context
         * @param device_idx Device index
         *
         * @return true on success, false on error
         */
        virtual bool multiply_with_softmax(
            const float *A, const float *B, float *C,
            int m, int n, int k,
            bool transpose_B = true,
            int softmax_axis = 1,
            const MPIContext *mpi_ctx = nullptr,
            int device_idx = -1)
        {
            (void)A;
            (void)B;
            (void)C;
            (void)m;
            (void)n;
            (void)k;
            (void)transpose_B;
            (void)softmax_axis;
            (void)mpi_ctx;
            (void)device_idx;
            return false;
        }
    };

    class TensorBase;

    /**
     * @brief Attention computation kernel
     */
    class ITensorAttention : public ITensorKernel
    {
    public:
        virtual bool compute(
            const float *Q, const float *K, const float *V, float *output,
            int batch_size, int num_heads, int seq_len, int head_dim,
            bool is_causal, int rot_offset,
            TensorBase *k_cache, TensorBase *v_cache,
            TensorBase *k_rope, TensorBase *v_rope,
            bool use_cache,
            const MPIContext *mpi_ctx = nullptr,
            int device_idx = -1) = 0;

        virtual bool compute_batch(
            const float *Q, const float *K, const float *V, float *output,
            int batch_size, int num_heads, int seq_len, int head_dim,
            int kv_seq_len,
            bool is_causal, int rot_offset,
            TensorBase *k_cache, TensorBase *v_cache,
            TensorBase *k_rope, TensorBase *v_rope,
            bool use_cache,
            const MPIContext *mpi_ctx = nullptr,
            int device_idx = -1) = 0;
    };

    /**
     * @brief Rotary Positional Embedding (RoPE) kernel
     */
    class ITensorRoPE : public ITensorKernel
    {
    public:
        virtual bool apply(
            float *data, float *output,
            const int *pos_ids,
            int batch_size, int seq_len, int head_dim, int num_heads,
            float theta_base, bool interleaved,
            const MPIContext *mpi_ctx = nullptr,
            int device_idx = -1) = 0;

        virtual bool apply_bf16(
            uint16_t *data, uint16_t *output,
            const int *pos_ids,
            int batch_size, int seq_len, int head_dim, int num_heads,
            float theta_base, int device_idx) { return false; }

        virtual bool apply_fp16(
            uint16_t *data, uint16_t *output,
            const int *pos_ids,
            int batch_size, int seq_len, int head_dim, int num_heads,
            float theta_base, int device_idx) { return false; }
    };

    /**
     * @brief SwiGLU activation kernel
     */
    class ITensorSwiGLU : public ITensorKernel
    {
    public:
        virtual bool apply(
            const float *gate, const float *up, float *output,
            int rows, int cols,
            bool add_residual,
            const MPIContext *mpi_ctx = nullptr,
            int device_idx = -1) = 0;
    };

    /**
     * @brief Softmax kernel
     */
    class ITensorSoftmax : public ITensorKernel
    {
    public:
        virtual bool apply(
            const float *input, float *output,
            int rows, int cols,
            bool use_causal_mask,
            const MPIContext *mpi_ctx = nullptr,
            int device_idx = -1) = 0;
    };

    /**
     * @brief RMS Normalization kernel
     */
    class ITensorRMSNorm : public ITensorKernel
    {
    public:
        virtual bool apply(
            const float *input, const float *weight, float *output,
            int rows, int cols,
            float epsilon = 1e-6f,
            bool use_bf16 = false,
            const MPIContext *mpi_ctx = nullptr,
            int device_idx = -1) = 0;

        virtual bool apply_bf16(
            const uint16_t *input, const float *weight, uint16_t *output,
            int rows, int cols, float epsilon = 1e-6f, int device_idx = -1) { return false; }

        virtual bool apply_fp16(
            const uint16_t *input, const float *weight, uint16_t *output,
            int rows, int cols, float epsilon = 1e-6f, int device_idx = -1) { return false; }

        virtual bool apply_int32_to_int8(
            const int32_t *input, const float *weight, int8_t *output,
            float *scales, int rows, int cols, float epsilon = 1e-6f, int device_idx = -1) { return false; }
    };

} // namespace llaminar2
