library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- 16-bit ALU 
entity alu_16bit is
 port (
   A: in std_logic_vector(15 downto 0);       -- A data input of the 16-bit ALU
   B: in std_logic_vector(15 downto 0);       -- B data input of the 16-bit ALU
   Gsel: in std_logic_vector(3 downto 0);  	  -- GSel control input of the 16-bit ALU 
   F: out std_logic_vector(15 downto 0);      -- 16-bit data result of the 16-bit ALU 
   V : out std_logic;                         -- Overflow Flag out
   C : out std_logic;                         -- Carry Flag out
   N : out std_logic;						
   Z : out std_logic;
   );
end alu_16bit;

architecture Behavioral of alu_16bit is

component ALU
Port ( 
    Cin : in std_logic;
    A: in std_logic;
    B: in std_logic;
    S0: in std_logic;
    S1: in std_logic;
    S2: in std_logic;
    G: out std_logic;
    Cout : out std_logic
    );
end component;

component zero_detect
Port ( 
    I: in std_logic_vector(15 downto 0);
    O: out std_logic
    ); 
end component;


--Initialise signals
signal C1, C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, C15, Cout, Zout : std_logic;
signal result : std_logic_vector(15 downto 0);

begin

	--Instantiate 16 x 1-bit Slice ALU's
    ALU00: ALU 
        port map(
            Cin => Gsel(0), 
            A => A(0), 
            B => B(0), 
            S0 => Gsel(1), 
            S1 => Gsel(2),
            S2 => Gsel(3),
            G => result(0),
            Cout => C1
         );

    ALU01: ALU 
        port map(
            Cin => C1, 
            A => A(1), 
            B => B(1), 
            S0 => Gsel(1), 
            S1 => Gsel(2),
            S2 => Gsel(3),
            G => result(1),
            Cout => C2
         );
         
    ALU02: ALU 
         port map(
             Cin => C2, 
             A => A(2), 
             B => B(2), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(2),
             Cout => C3
         );
         
    ALU03: ALU
         port map(
             Cin => C3, 
             A => A(3), 
             B => B(3), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(3),
             Cout => C4
         );

    ALU04: ALU
         port map(
             Cin => C4, 
             A => A(4), 
             B => B(4), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(4),
             Cout => C5
         );

    ALU05: ALU
         port map(
             Cin => C5, 
             A => A(5), 
             B => B(5), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(5),
             Cout => C6
         );

    ALU06: ALU
         port map(
             Cin => C6, 
             A => A(6), 
             B => B(6), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(6),
             Cout => C7
         );

    ALU07: ALU
         port map(
             Cin => C7, 
             A => A(7), 
             B => B(7), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(7),
             Cout => C8
         );

    ALU08: ALU
         port map(
             Cin => C8, 
             A => A(8), 
             B => B(8), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(8),
             Cout => C9
         );

    ALU09: ALU
         port map(
             Cin => C9, 
             A => A(9), 
             B => B(9), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(9),
             Cout => C10
         );

    ALU10: ALU
         port map(
             Cin => C10, 
             A => A(10), 
             B => B(10), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(10),
             Cout => C11
         );

    ALU11: ALU
         port map(
             Cin => C11, 
             A => A(11), 
             B => B(11), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(11),
             Cout => C12
         );

    ALU12: ALU
         port map(
             Cin => C12, 
             A => A(12), 
             B => B(12), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(12),
             Cout => C13
         );

    ALU13: ALU
         port map(
             Cin => C13, 
             A => A(13), 
             B => B(13), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(13),
             Cout => C14
         );

    ALU14: ALU
         port map(
             Cin => C14, 
             A => A(14), 
             B => B(14), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(14),
             Cout => C15
         );

    ALU15: ALU
         port map(
             Cin => C15, 
             A => A(15), 
             B => B(15), 
             S0 => Gsel(1), 
             S1 => Gsel(2),
             S2 => Gsel(3),
             G => result(15),
             Cout => Cout
         );
    
    F <= result;
    
    z_detect: zero_detect
        port map (
            I => result,
            O => Zout
        );
         
    V <= (C15 xor Cout) after 1ns;
    C <= Cout after 1ns;
    N <= result(15) after 1ns;
    Z <= Zout after 1ns;
    
end Behavioral;
