###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 06:51:42 2023
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.468
- Arrival Time                  3.852
= Slack Time                    5.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.616 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.481 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.444 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.167 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.733 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.446 | 
     | U0_ALU/\ALU_OUT_reg[1]      | RN ^       | SDFFRQX1M | 0.998 | 0.021 |   3.852 |    9.468 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.616 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -5.614 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.264 | 0.002 |   0.002 |   -5.614 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.468
- Arrival Time                  3.851
= Slack Time                    5.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.616 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.481 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.444 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.167 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.733 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.447 | 
     | U0_ALU/\ALU_OUT_reg[2]      | RN ^       | SDFFRQX1M | 0.998 | 0.021 |   3.851 |    9.468 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.616 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -5.614 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.264 | 0.002 |   0.002 |   -5.614 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  3.851
= Slack Time                    5.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.623 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.487 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.451 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.174 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.739 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.453 | 
     | U0_ALU/\ALU_OUT_reg[3]      | RN ^       | SDFFRQX2M | 0.998 | 0.021 |   3.851 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.623 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.620 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.264 | 0.003 |   0.003 |   -5.620 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  3.851
= Slack Time                    5.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.623 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.488 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.451 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.174 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.739 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.453 | 
     | U0_ALU/\ALU_OUT_reg[4]      | RN ^       | SDFFRQX2M | 0.998 | 0.021 |   3.851 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.623 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.620 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.264 | 0.003 |   0.003 |   -5.620 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  3.851
= Slack Time                    5.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.623 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.488 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.451 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.174 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.740 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.453 | 
     | U0_ALU/\ALU_OUT_reg[6]      | RN ^       | SDFFRQX2M | 0.998 | 0.020 |   3.851 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.623 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.620 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.264 | 0.003 |   0.003 |   -5.620 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  3.851
= Slack Time                    5.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.623 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.488 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.451 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.174 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.740 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.454 | 
     | U0_ALU/\ALU_OUT_reg[5]      | RN ^       | SDFFRQX2M | 0.998 | 0.020 |   3.851 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.623 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.620 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.264 | 0.003 |   0.003 |   -5.620 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  3.850
= Slack Time                    5.624
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.624 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.489 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.452 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.175 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.740 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.454 | 
     | U0_ALU/\ALU_OUT_reg[8]      | RN ^       | SDFFRQX2M | 0.998 | 0.020 |   3.850 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.624 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.621 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.264 | 0.003 |   0.003 |   -5.621 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  3.850
= Slack Time                    5.625
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.624 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.489 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.453 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.176 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.741 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.455 | 
     | U0_ALU/\ALU_OUT_reg[10]     | RN ^       | SDFFRQX2M | 0.998 | 0.019 |   3.850 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.625 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.621 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.264 | 0.003 |   0.003 |   -5.621 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  3.849
= Slack Time                    5.625
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.625 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.490 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.453 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.176 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.742 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.456 | 
     | U0_ALU/\ALU_OUT_reg[11]     | RN ^       | SDFFRQX2M | 0.998 | 0.019 |   3.849 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.625 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.622 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.264 | 0.003 |   0.003 |   -5.622 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  3.849
= Slack Time                    5.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.626 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.490 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.454 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.177 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.742 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.456 | 
     | U0_ALU/\ALU_OUT_reg[9]      | RN ^       | SDFFRQX2M | 0.998 | 0.018 |   3.849 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.626 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.622 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.264 | 0.004 |   0.003 |   -5.622 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  3.847
= Slack Time                    5.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.627 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.492 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.455 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.178 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.744 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.458 | 
     | U0_ALU/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 0.998 | 0.017 |   3.847 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.627 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.623 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.264 | 0.004 |   0.004 |   -5.623 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  3.847
= Slack Time                    5.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.627 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.492 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.455 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.179 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.744 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.458 | 
     | U0_ALU/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 0.998 | 0.017 |   3.847 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.627 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.624 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.264 | 0.004 |   0.004 |   -5.624 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  3.846
= Slack Time                    5.629
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.629 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.494 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.457 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.180 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.746 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.460 | 
     | U0_ALU/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 0.998 | 0.015 |   3.846 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.629 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.625 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.264 | 0.004 |   0.004 |   -5.625 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.842
= Slack Time                    5.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.631 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.496 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.459 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.182 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.747 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.461 | 
     | U0_ALU/\ALU_OUT_reg[7]      | RN ^       | SDFFRQX2M | 0.998 | 0.012 |   3.842 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.631 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.628 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.264 | 0.002 |   0.003 |   -5.628 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  3.844
= Slack Time                    5.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.631 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    6.496 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    7.459 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    8.182 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |    8.748 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |    9.462 | 
     | U0_ALU/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 0.998 | 0.013 |   3.844 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -5.631 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.627 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.264 | 0.004 |   0.004 |   -5.627 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                        -0.006
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.809
- Arrival Time                  3.849
= Slack Time                    5.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |            | 0.000 |       |   0.000 |    5.960 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.199 | 0.865 |   0.865 |    6.825 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.280 | 0.963 |   1.828 |    7.788 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.992 | 0.723 |   2.551 |    8.511 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M  | 0.600 | 0.565 |   3.116 |    9.076 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M  | 0.998 | 0.714 |   3.830 |    9.790 | 
     | U0_ALU/\ALU_OUT_reg[0]      | RN ^       | SDFFRHQX1M | 0.998 | 0.019 |   3.849 |    9.809 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.264 |       |   0.000 |   -5.960 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -5.957 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.264 | 0.003 |   0.003 |   -5.957 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  2.583
= Slack Time                    6.890
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.890 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |    7.754 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |    8.718 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |    9.441 | 
     | U0_ALU/OUT_VALID_reg        | RN ^       | SDFFRQX2M | 0.992 | 0.032 |   2.583 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.264 |       |   0.000 |   -6.890 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -6.889 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.264 | 0.001 |   0.001 |   -6.889 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.282
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.124
- Arrival Time                  2.304
= Slack Time                    7.821
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.821 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.359 | 0.977 |   0.977 |    8.798 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.324 | 1.012 |   1.989 |    9.810 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.270 | 0.313 |   2.302 |   10.123 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.270 | 0.002 |   2.304 |   10.124 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.821 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -7.781 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -7.750 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -7.507 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   0.561 |   -7.259 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.272 | 0.045 |   0.606 |   -7.214 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.277
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.129
- Arrival Time                  2.304
= Slack Time                    7.826
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.826 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.359 | 0.977 |   0.977 |    8.803 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.324 | 1.012 |   1.989 |    9.815 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.270 | 0.313 |   2.302 |   10.128 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.270 | 0.001 |   2.304 |   10.129 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.826 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -7.787 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -7.755 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -7.512 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   0.561 |   -7.265 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.272 | 0.045 |   0.606 |   -7.220 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.003
- Setup                         0.347
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.456
- Arrival Time                  0.297
= Slack Time                    9.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v    |            | 0.000 |       |   0.000 |    9.159 | 
     | U0_ALU/FE_PHC17_SI_3_  | A v -> Y v | DLY1X1M    | 0.072 | 0.297 |   0.297 |    9.456 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v       | SDFFRHQX1M | 0.072 | 0.000 |   0.297 |    9.456 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.264 |       |   0.000 |   -9.159 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -9.155 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.264 | 0.003 |   0.003 |   -9.155 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.502
- Setup                         0.333
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.969
- Arrival Time                  4.594
= Slack Time                   96.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.376 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.241 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.204 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.927 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.492 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.206 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.940 | 
     | U0_RegFile/\RdData_reg[2]   | RN ^       | SDFFRQX2M | 0.984 | 0.029 |   4.594 |  100.969 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.376 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.341 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.301 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.203 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.098 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -95.993 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.888 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.784 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.680 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.564 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.512 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.407 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.370 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.125 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.874 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.241 | 0.000 |   1.502 |  -94.874 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.510
- Setup                         0.332
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.978
- Arrival Time                  4.586
= Slack Time                   96.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.392 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.257 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.220 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.943 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.509 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.223 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.957 | 
     | U0_RegFile/\regArr_reg[3][1] | RN ^       | SDFFRQX2M | 0.984 | 0.021 |   4.586 |  100.978 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.392 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.357 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.317 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.219 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.115 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.009 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.904 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.800 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.696 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.581 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.528 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.424 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.386 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.142 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.890 | 
     | U0_RegFile/\regArr_reg[3][1] | CK ^       | SDFFRQX2M  | 0.244 | 0.008 |   1.510 |  -94.882 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.519
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.988
- Arrival Time                  4.594
= Slack Time                   96.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.395 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.259 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.223 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.946 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.511 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.225 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.959 | 
     | U0_RegFile/\RdData_reg[0]   | RN ^       | SDFFRQX2M | 0.984 | 0.029 |   4.594 |  100.988 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.395 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.360 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.320 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.221 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.117 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.012 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.907 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.802 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.699 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.583 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.531 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.968 |  -95.426 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.389 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.144 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   1.498 |  -94.897 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.252 | 0.021 |   1.519 |  -94.876 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.516
- Setup                         0.331
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.985
- Arrival Time                  4.583
= Slack Time                   96.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.402 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.267 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.230 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.953 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.519 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.233 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.967 | 
     | U0_RegFile/\RdData_reg[4]   | RN ^       | SDFFRQX2M | 0.984 | 0.018 |   4.583 |  100.985 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.402 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.367 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.327 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.229 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.125 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.019 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.914 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.810 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.706 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.591 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.538 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.968 |  -95.434 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.396 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.152 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   1.498 |  -94.904 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.247 | 0.019 |   1.516 |  -94.886 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.524
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.592
= Slack Time                   96.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.404 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.268 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.232 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.955 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.520 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.234 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.968 | 
     | U0_RegFile/\regArr_reg[8][0] | RN ^       | SDFFRQX2M | 0.984 | 0.027 |   4.592 |  100.995 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.404 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.369 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.329 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.230 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.126 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.021 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.916 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.811 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.708 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.592 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.540 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.435 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.398 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.153 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.902 | 
     | U0_RegFile/\regArr_reg[8][0] | CK ^       | SDFFRQX2M  | 0.261 | 0.022 |   1.524 |  -94.880 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.517
- Setup                         0.331
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.986
- Arrival Time                  4.580
= Slack Time                   96.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.406 | 
     | U5_mux2X1/FE_PHC13_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.271 | 
     | U5_mux2X1/FE_PHC16_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.234 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.957 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.522 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.236 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.971 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[4] | RN ^       | SDFFRQX2M | 0.984 | 0.015 |   4.580 |  100.986 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.406 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.371 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.331 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.233 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.128 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.023 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.918 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.814 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.710 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.595 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.542 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.968 |  -95.438 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.400 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.156 | 
     | REF_SCAN_CLK__L1_I1             | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   1.498 |  -94.908 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[4] | CK ^       | SDFFRQX2M  | 0.248 | 0.019 |   1.517 |  -94.889 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.528
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  4.592
= Slack Time                   96.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.408 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.273 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.236 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.959 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.525 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.239 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.973 | 
     | U0_RegFile/\regArr_reg[8][1] | RN ^       | SDFFRQX2M | 0.984 | 0.027 |   4.592 |  101.000 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.408 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.373 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.333 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.235 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.131 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.025 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.920 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.816 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.712 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.597 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.544 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.440 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.402 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.158 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.906 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M  | 0.266 | 0.026 |   1.528 |  -94.880 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.528
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.001
- Arrival Time                  4.592
= Slack Time                   96.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.409 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.274 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.237 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.960 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.525 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.239 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.974 | 
     | U0_RegFile/\regArr_reg[9][1] | RN ^       | SDFFRQX2M | 0.984 | 0.027 |   4.592 |  101.001 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.409 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.374 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.334 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.236 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.131 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.026 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.921 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.817 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.713 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.598 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.545 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.440 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.403 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.159 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.907 | 
     | U0_RegFile/\regArr_reg[9][1] | CK ^       | SDFFRQX2M  | 0.267 | 0.026 |   1.528 |  -94.881 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.541
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.015
- Arrival Time                  4.591
= Slack Time                   96.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.424 | 
     | U5_mux2X1/FE_PHC13_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.289 | 
     | U5_mux2X1/FE_PHC16_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.252 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.975 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.540 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.254 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.988 | 
     | U0_RegFile/\regArr_reg[10][1] | RN ^       | SDFFRQX2M | 0.984 | 0.027 |   4.591 |  101.015 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.424 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.389 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.349 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.251 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.146 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.041 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.936 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.832 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.728 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.612 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.560 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.455 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.418 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.173 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.922 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M  | 0.276 | 0.039 |   1.541 |  -94.883 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.546
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.020
- Arrival Time                  4.591
= Slack Time                   96.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.429 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.294 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.258 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.981 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.546 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.260 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.994 | 
     | U0_RegFile/\regArr_reg[9][0] | RN ^       | SDFFRQX2M | 0.984 | 0.026 |   4.591 |  101.020 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.429 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.394 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.354 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.256 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.152 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.046 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.942 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.837 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.733 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.618 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.566 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.461 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.423 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.179 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.927 | 
     | U0_RegFile/\regArr_reg[9][0] | CK ^       | SDFFRQX2M  | 0.278 | 0.044 |   1.546 |  -94.883 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.547
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.021
- Arrival Time                  4.591
= Slack Time                   96.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.430 | 
     | U5_mux2X1/FE_PHC13_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.295 | 
     | U5_mux2X1/FE_PHC16_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.258 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.981 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.546 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.260 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.994 | 
     | U0_RegFile/\regArr_reg[11][7] | RN ^       | SDFFRQX2M | 0.984 | 0.027 |   4.591 |  101.021 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.430 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.395 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.355 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.257 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.152 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.047 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.942 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.837 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.734 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.618 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.566 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.461 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.424 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.179 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.928 | 
     | U0_RegFile/\regArr_reg[11][7] | CK ^       | SDFFRQX2M  | 0.278 | 0.045 |   1.547 |  -94.883 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.546
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.020
- Arrival Time                  4.591
= Slack Time                   96.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.430 | 
     | U5_mux2X1/FE_PHC13_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.295 | 
     | U5_mux2X1/FE_PHC16_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.258 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.981 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.546 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.260 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.994 | 
     | U0_RegFile/\regArr_reg[11][0] | RN ^       | SDFFRQX2M | 0.984 | 0.026 |   4.591 |  101.020 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.430 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.395 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.355 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.257 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.152 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.047 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.942 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.838 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.734 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.618 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.566 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.461 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.424 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.179 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.928 | 
     | U0_RegFile/\regArr_reg[11][0] | CK ^       | SDFFRQX2M  | 0.278 | 0.044 |   1.546 |  -94.884 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.550
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.024
- Arrival Time                  4.592
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.432 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.296 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.260 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.983 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.548 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.262 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.996 | 
     | U0_RegFile/\regArr_reg[9][7] | RN ^       | SDFFRQX2M | 0.984 | 0.028 |   4.592 |  101.024 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.397 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.357 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.258 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.154 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.049 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.944 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.839 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.736 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.620 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.568 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.463 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.426 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.181 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.930 | 
     | U0_RegFile/\regArr_reg[9][7] | CK ^       | SDFFRQX2M  | 0.278 | 0.048 |   1.550 |  -94.882 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.551
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.025
- Arrival Time                  4.593
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.432 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.297 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.260 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.983 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.549 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.262 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.997 | 
     | U0_RegFile/\regArr_reg[3][4] | RN ^       | SDFFRQX2M | 0.984 | 0.029 |   4.593 |  101.025 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.397 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.357 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.259 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.154 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.049 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.944 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.840 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.736 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.621 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.568 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.464 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.426 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.182 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.930 | 
     | U0_RegFile/\regArr_reg[3][4] | CK ^       | SDFFRQX2M  | 0.278 | 0.049 |   1.551 |  -94.881 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.550
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.025
- Arrival Time                  4.593
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.432 | 
     | U5_mux2X1/FE_PHC13_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.297 | 
     | U5_mux2X1/FE_PHC16_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.260 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.983 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.549 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.262 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.997 | 
     | U0_RegFile/\regArr_reg[10][7] | RN ^       | SDFFRQX2M | 0.984 | 0.028 |   4.593 |  101.025 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.397 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.357 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.259 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.154 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.049 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.944 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.840 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.736 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.621 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.568 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.464 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.426 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.182 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.930 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M  | 0.278 | 0.049 |   1.550 |  -94.882 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.546
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.021
- Arrival Time                  4.588
= Slack Time                   96.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.432 | 
     | U5_mux2X1/FE_PHC13_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.297 | 
     | U5_mux2X1/FE_PHC16_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.260 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.984 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.549 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.263 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.997 | 
     | U0_RegFile/\regArr_reg[10][0] | RN ^       | SDFFRQX2M | 0.984 | 0.024 |   4.588 |  101.021 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.397 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.357 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.259 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.155 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.049 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.945 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.840 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.736 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.621 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.569 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.464 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.426 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.182 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.930 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M  | 0.278 | 0.044 |   1.546 |  -94.886 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.552
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.026
- Arrival Time                  4.593
= Slack Time                   96.433
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.433 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.297 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.261 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.984 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.549 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.263 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.997 | 
     | U0_RegFile/\regArr_reg[3][3] | RN ^       | SDFFRQX2M | 0.984 | 0.029 |   4.593 |  101.026 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.432 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.397 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.358 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.259 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.155 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.049 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.945 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.840 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.736 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.621 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.569 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.464 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.427 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.182 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.931 | 
     | U0_RegFile/\regArr_reg[3][3] | CK ^       | SDFFRQX2M  | 0.278 | 0.050 |   1.552 |  -94.881 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.546
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.021
- Arrival Time                  4.587
= Slack Time                   96.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.434 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.298 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.262 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.985 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.550 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.264 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.998 | 
     | U0_RegFile/\regArr_reg[3][2] | RN ^       | SDFFRQX2M | 0.984 | 0.022 |   4.587 |  101.021 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.434 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.399 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.359 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.260 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.156 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.051 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.946 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.841 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.738 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.622 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.570 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.465 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.428 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.183 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.932 | 
     | U0_RegFile/\regArr_reg[3][2] | CK ^       | SDFFRQX2M  | 0.278 | 0.044 |   1.546 |  -94.887 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.553
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.028
- Arrival Time                  4.594
= Slack Time                   96.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.434 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.299 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.262 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.985 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.550 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.264 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  100.999 | 
     | U0_RegFile/\RdData_reg[3]   | RN ^       | SDFFRQX2M | 0.984 | 0.029 |   4.594 |  101.028 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.434 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.399 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.359 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.261 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.156 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.051 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.946 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.842 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.738 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.623 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.570 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.465 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.428 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.183 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.932 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.278 | 0.052 |   1.553 |  -94.881 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.539
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.011
- Arrival Time                  4.573
= Slack Time                   96.438
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.438 | 
     | U5_mux2X1/FE_PHC13_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.303 | 
     | U5_mux2X1/FE_PHC16_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.266 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.989 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.555 | 
     | U0_RegFile/FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 0.915 | 0.647 |   3.764 |  100.202 | 
     | U0_RegFile/FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.995 | 0.770 |   4.533 |  100.972 | 
     | U0_RegFile/\regArr_reg[14][6]        | RN ^       | SDFFRQX2M | 0.995 | 0.040 |   4.573 |  101.011 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.438 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.403 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.363 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.265 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.161 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.055 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.951 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.846 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.742 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.627 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.575 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.470 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.432 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.188 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.936 | 
     | U0_RegFile/\regArr_reg[14][6] | CK ^       | SDFFRQX2M  | 0.273 | 0.037 |   1.539 |  -94.900 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.539
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.012
- Arrival Time                  4.573
= Slack Time                   96.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.439 | 
     | U5_mux2X1/FE_PHC13_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.304 | 
     | U5_mux2X1/FE_PHC16_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.267 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.990 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.556 | 
     | U0_RegFile/FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 0.915 | 0.647 |   3.764 |  100.203 | 
     | U0_RegFile/FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.995 | 0.770 |   4.533 |  100.973 | 
     | U0_RegFile/\regArr_reg[12][5]        | RN ^       | SDFFRQX2M | 0.995 | 0.039 |   4.573 |  101.012 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.439 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.404 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.364 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.266 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.162 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.056 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.951 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.847 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.743 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.628 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.575 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.471 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.433 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.189 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.937 | 
     | U0_RegFile/\regArr_reg[12][5] | CK ^       | SDFFRQX2M  | 0.273 | 0.037 |   1.539 |  -94.900 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[15][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[15][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.539
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.012
- Arrival Time                  4.573
= Slack Time                   96.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.439 | 
     | U5_mux2X1/FE_PHC13_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.304 | 
     | U5_mux2X1/FE_PHC16_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.267 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.990 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.556 | 
     | U0_RegFile/FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 0.915 | 0.647 |   3.764 |  100.203 | 
     | U0_RegFile/FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.995 | 0.770 |   4.533 |  100.973 | 
     | U0_RegFile/\regArr_reg[15][5]        | RN ^       | SDFFRQX2M | 0.995 | 0.039 |   4.573 |  101.012 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.439 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.404 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.364 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.266 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.162 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.056 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.951 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.847 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.743 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.628 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.575 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.471 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.433 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.189 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.937 | 
     | U0_RegFile/\regArr_reg[15][5] | CK ^       | SDFFRQX2M  | 0.273 | 0.037 |   1.539 |  -94.900 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[15][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[15][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.539
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.011
- Arrival Time                  4.572
= Slack Time                   96.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.440 | 
     | U5_mux2X1/FE_PHC13_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.304 | 
     | U5_mux2X1/FE_PHC16_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.268 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.991 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.556 | 
     | U0_RegFile/FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 0.915 | 0.647 |   3.764 |  100.203 | 
     | U0_RegFile/FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.995 | 0.770 |   4.533 |  100.973 | 
     | U0_RegFile/\regArr_reg[15][6]        | RN ^       | SDFFRQX2M | 0.995 | 0.038 |   4.572 |  101.011 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.439 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.404 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.365 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.266 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.162 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.056 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.952 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.847 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.743 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.628 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.576 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.471 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.434 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.189 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.938 | 
     | U0_RegFile/\regArr_reg[15][6] | CK ^       | SDFFRQX2M  | 0.273 | 0.037 |   1.539 |  -94.901 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.554
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.028
- Arrival Time                  4.587
= Slack Time                   96.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.442 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.306 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.270 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.993 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.558 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.272 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  101.006 | 
     | U0_RegFile/\regArr_reg[3][0] | RN ^       | SDFFRQX2M | 0.984 | 0.022 |   4.587 |  101.028 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.441 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.406 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.367 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.268 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.164 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.058 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.954 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.849 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.745 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.630 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.578 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.473 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.436 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.191 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.940 | 
     | U0_RegFile/\regArr_reg[3][0] | CK ^       | SDFFRQX2M  | 0.278 | 0.052 |   1.554 |  -94.888 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.544
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.017
- Arrival Time                  4.573
= Slack Time                   96.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.444 | 
     | U5_mux2X1/FE_PHC13_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.309 | 
     | U5_mux2X1/FE_PHC16_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.272 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.995 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.560 | 
     | U0_RegFile/FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 0.915 | 0.647 |   3.764 |  100.208 | 
     | U0_RegFile/FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.995 | 0.770 |   4.533 |  100.977 | 
     | U0_RegFile/\regArr_reg[14][7]        | RN ^       | SDFFRQX2M | 0.995 | 0.040 |   4.573 |  101.017 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.444 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.409 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.369 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.271 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.166 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.061 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.956 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.852 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.748 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.632 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.580 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.475 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.438 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.193 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.942 | 
     | U0_RegFile/\regArr_reg[14][7] | CK ^       | SDFFRQX2M  | 0.276 | 0.042 |   1.544 |  -94.900 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.554
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.028
- Arrival Time                  4.584
= Slack Time                   96.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.444 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.309 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.272 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.995 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.560 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.274 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  101.009 | 
     | U0_RegFile/\RdData_reg[7]   | RN ^       | SDFFRQX2M | 0.984 | 0.019 |   4.584 |  101.028 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.444 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.409 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.369 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.271 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.166 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.061 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.956 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.852 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.748 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.633 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.580 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.475 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.438 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.194 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.942 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.278 | 0.052 |   1.554 |  -94.890 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[13][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[13][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.543
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.017
- Arrival Time                  4.573
= Slack Time                   96.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.444 | 
     | U5_mux2X1/FE_PHC13_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.309 | 
     | U5_mux2X1/FE_PHC16_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.272 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.995 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.560 | 
     | U0_RegFile/FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 0.915 | 0.647 |   3.764 |  100.208 | 
     | U0_RegFile/FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.995 | 0.770 |   4.533 |  100.977 | 
     | U0_RegFile/\regArr_reg[13][1]        | RN ^       | SDFFRQX2M | 0.995 | 0.039 |   4.573 |  101.017 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.444 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.409 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.369 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.271 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.166 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.061 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.956 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.852 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.748 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.633 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.580 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.475 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.438 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.193 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.942 | 
     | U0_RegFile/\regArr_reg[13][1] | CK ^       | SDFFRQX2M  | 0.276 | 0.041 |   1.543 |  -94.901 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[15][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[15][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.543
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.017
- Arrival Time                  4.573
= Slack Time                   96.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.444 | 
     | U5_mux2X1/FE_PHC13_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.309 | 
     | U5_mux2X1/FE_PHC16_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.272 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.995 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.561 | 
     | U0_RegFile/FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 0.915 | 0.647 |   3.764 |  100.208 | 
     | U0_RegFile/FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.995 | 0.770 |   4.533 |  100.977 | 
     | U0_RegFile/\regArr_reg[15][0]        | RN ^       | SDFFRQX2M | 0.995 | 0.039 |   4.573 |  101.017 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.444 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.409 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.369 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.271 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.166 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.061 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.956 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.852 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.748 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.633 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.580 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.475 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.438 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.194 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.942 | 
     | U0_RegFile/\regArr_reg[15][0] | CK ^       | SDFFRQX2M  | 0.276 | 0.041 |   1.543 |  -94.901 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.544
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.017
- Arrival Time                  4.573
= Slack Time                   96.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.444 | 
     | U5_mux2X1/FE_PHC13_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.309 | 
     | U5_mux2X1/FE_PHC16_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.272 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.995 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.117 |   99.561 | 
     | U0_RegFile/FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 0.915 | 0.647 |   3.764 |  100.208 | 
     | U0_RegFile/FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 0.995 | 0.770 |   4.533 |  100.978 | 
     | U0_RegFile/\regArr_reg[12][6]        | RN ^       | SDFFRQX2M | 0.995 | 0.040 |   4.573 |  101.017 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.444 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.409 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.369 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.271 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.167 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.061 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.956 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.852 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.748 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.633 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.580 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.476 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.438 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.194 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.942 | 
     | U0_RegFile/\regArr_reg[12][6] | CK ^       | SDFFRQX2M  | 0.276 | 0.042 |   1.544 |  -94.900 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.553
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.028
- Arrival Time                  4.582
= Slack Time                   96.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.445 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.199 | 0.865 |   0.865 |   97.310 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.280 | 0.963 |   1.828 |   98.273 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.992 | 0.723 |   2.551 |   98.996 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.600 | 0.565 |   3.116 |   99.562 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.998 | 0.714 |   3.830 |  100.276 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 0.984 | 0.734 |   4.565 |  101.010 | 
     | U0_RegFile/\RdData_reg[6]   | RN ^       | SDFFRQX2M | 0.984 | 0.018 |   4.582 |  101.028 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.445 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.040 | 0.035 |   0.035 |  -96.410 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.029 | 0.040 |   0.075 |  -96.370 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.098 |   0.173 |  -96.272 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.278 |  -96.168 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.383 |  -96.062 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.488 |  -95.957 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.592 |  -95.853 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.104 |   0.696 |  -95.749 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.115 |   0.811 |  -95.634 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.052 |   0.864 |  -95.581 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.105 |   0.969 |  -95.477 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.033 | 0.037 |   1.006 |  -95.439 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.215 | 0.244 |   1.250 |  -95.195 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   1.502 |  -94.943 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.278 | 0.052 |   1.553 |  -94.892 | 
     +------------------------------------------------------------------------------------------+ 

