
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.52

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cosine_out[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    23    0.22    1.67    1.73    1.93 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.67    0.00    1.93 ^ cosine_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.93   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cosine_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.48    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  1.45   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: valid_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
    10    0.07    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v valid_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ valid_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cosine_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    23    0.22    1.67    1.73    1.93 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.67    0.00    1.93 ^ cosine_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.93   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cosine_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.55    9.45   library recovery time
                                  9.45   data required time
-----------------------------------------------------------------------------
                                  9.45   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)


Startpoint: phase_in[13] (input port clocked by core_clock)
Endpoint: cosine_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
    10    0.08    0.00    0.00    0.20 v phase_in[13] (in)
                                         phase_in[13] (net)
                  0.00    0.00    0.20 v _242_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.05    0.19    0.12    0.32 ^ _242_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _228_ (net)
                  0.19    0.00    0.32 ^ _470_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.01    0.14    0.25    0.57 ^ _470_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _229_ (net)
                  0.14    0.00    0.57 ^ _248_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.45    0.35    0.91 ^ _248_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _205_ (net)
                  0.45    0.00    0.91 ^ _273_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.04    0.19    0.31    1.23 ^ _273_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _025_ (net)
                  0.19    0.00    1.23 ^ _278_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     9    0.07    0.26    0.19    1.42 v _278_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _030_ (net)
                  0.26    0.00    1.42 v _366_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.03    0.10    0.22    1.64 v _366_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _111_ (net)
                  0.10    0.00    1.64 v _368_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.29    0.23    1.87 ^ _368_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _007_ (net)
                  0.29    0.00    1.87 ^ cosine_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.87   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cosine_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  7.97   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cosine_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    23    0.22    1.67    1.73    1.93 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.67    0.00    1.93 ^ cosine_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.93   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cosine_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.55    9.45   library recovery time
                                  9.45   data required time
-----------------------------------------------------------------------------
                                  9.45   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)


Startpoint: phase_in[13] (input port clocked by core_clock)
Endpoint: cosine_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
    10    0.08    0.00    0.00    0.20 v phase_in[13] (in)
                                         phase_in[13] (net)
                  0.00    0.00    0.20 v _242_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     6    0.05    0.19    0.12    0.32 ^ _242_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _228_ (net)
                  0.19    0.00    0.32 ^ _470_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.01    0.14    0.25    0.57 ^ _470_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _229_ (net)
                  0.14    0.00    0.57 ^ _248_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.45    0.35    0.91 ^ _248_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _205_ (net)
                  0.45    0.00    0.91 ^ _273_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.04    0.19    0.31    1.23 ^ _273_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _025_ (net)
                  0.19    0.00    1.23 ^ _278_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     9    0.07    0.26    0.19    1.42 v _278_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _030_ (net)
                  0.26    0.00    1.42 v _366_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.03    0.10    0.22    1.64 v _366_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _111_ (net)
                  0.10    0.00    1.64 v _368_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.29    0.23    1.87 ^ _368_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _007_ (net)
                  0.29    0.00    1.87 ^ cosine_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.87   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cosine_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  7.97   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.05e-03   9.51e-05   1.39e-08   3.14e-03  49.2%
Combinational          2.29e-03   9.56e-04   5.54e-08   3.25e-03  50.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.34e-03   1.05e-03   6.93e-08   6.39e-03 100.0%
                          83.6%      16.4%       0.0%
