|mips_single_cycle_16_tb


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16
write_reg_data[0] <= datapath:_datapath.write_reg_data
write_reg_data[1] <= datapath:_datapath.write_reg_data
write_reg_data[2] <= datapath:_datapath.write_reg_data
write_reg_data[3] <= datapath:_datapath.write_reg_data
write_reg_data[4] <= datapath:_datapath.write_reg_data
write_reg_data[5] <= datapath:_datapath.write_reg_data
write_reg_data[6] <= datapath:_datapath.write_reg_data
write_reg_data[7] <= datapath:_datapath.write_reg_data
write_reg_data[8] <= datapath:_datapath.write_reg_data
write_reg_data[9] <= datapath:_datapath.write_reg_data
write_reg_data[10] <= datapath:_datapath.write_reg_data
write_reg_data[11] <= datapath:_datapath.write_reg_data
write_reg_data[12] <= datapath:_datapath.write_reg_data
write_reg_data[13] <= datapath:_datapath.write_reg_data
write_reg_data[14] <= datapath:_datapath.write_reg_data
write_reg_data[15] <= datapath:_datapath.write_reg_data
alu_data_a[0] <= datapath:_datapath.alu_data_a
alu_data_a[1] <= datapath:_datapath.alu_data_a
alu_data_a[2] <= datapath:_datapath.alu_data_a
alu_data_a[3] <= datapath:_datapath.alu_data_a
alu_data_a[4] <= datapath:_datapath.alu_data_a
alu_data_a[5] <= datapath:_datapath.alu_data_a
alu_data_a[6] <= datapath:_datapath.alu_data_a
alu_data_a[7] <= datapath:_datapath.alu_data_a
alu_data_a[8] <= datapath:_datapath.alu_data_a
alu_data_a[9] <= datapath:_datapath.alu_data_a
alu_data_a[10] <= datapath:_datapath.alu_data_a
alu_data_a[11] <= datapath:_datapath.alu_data_a
alu_data_a[12] <= datapath:_datapath.alu_data_a
alu_data_a[13] <= datapath:_datapath.alu_data_a
alu_data_a[14] <= datapath:_datapath.alu_data_a
alu_data_a[15] <= datapath:_datapath.alu_data_a
alu_data_b[0] <= datapath:_datapath.alu_data_b
alu_data_b[1] <= datapath:_datapath.alu_data_b
alu_data_b[2] <= datapath:_datapath.alu_data_b
alu_data_b[3] <= datapath:_datapath.alu_data_b
alu_data_b[4] <= datapath:_datapath.alu_data_b
alu_data_b[5] <= datapath:_datapath.alu_data_b
alu_data_b[6] <= datapath:_datapath.alu_data_b
alu_data_b[7] <= datapath:_datapath.alu_data_b
alu_data_b[8] <= datapath:_datapath.alu_data_b
alu_data_b[9] <= datapath:_datapath.alu_data_b
alu_data_b[10] <= datapath:_datapath.alu_data_b
alu_data_b[11] <= datapath:_datapath.alu_data_b
alu_data_b[12] <= datapath:_datapath.alu_data_b
alu_data_b[13] <= datapath:_datapath.alu_data_b
alu_data_b[14] <= datapath:_datapath.alu_data_b
alu_data_b[15] <= datapath:_datapath.alu_data_b
instr[0] <= datapath:_datapath.instr
instr[1] <= datapath:_datapath.instr
instr[2] <= datapath:_datapath.instr
instr[3] <= datapath:_datapath.instr
instr[4] <= datapath:_datapath.instr
instr[5] <= datapath:_datapath.instr
instr[6] <= datapath:_datapath.instr
instr[7] <= datapath:_datapath.instr
instr[8] <= datapath:_datapath.instr
instr[9] <= datapath:_datapath.instr
instr[10] <= datapath:_datapath.instr
instr[11] <= datapath:_datapath.instr
instr[12] <= datapath:_datapath.instr
instr[13] <= datapath:_datapath.instr
instr[14] <= datapath:_datapath.instr
instr[15] <= datapath:_datapath.instr
instr[16] <= datapath:_datapath.instr
instr[17] <= datapath:_datapath.instr
instr[18] <= datapath:_datapath.instr
instr[19] <= datapath:_datapath.instr
instr[20] <= datapath:_datapath.instr
instr[21] <= datapath:_datapath.instr
instr[22] <= datapath:_datapath.instr
instr[23] <= datapath:_datapath.instr
instr[24] <= datapath:_datapath.instr
instr[25] <= datapath:_datapath.instr
instr[26] <= datapath:_datapath.instr
instr[27] <= datapath:_datapath.instr
instr[28] <= datapath:_datapath.instr
instr[29] <= datapath:_datapath.instr
instr[30] <= datapath:_datapath.instr
instr[31] <= datapath:_datapath.instr
clock => clock.IN1
fast_clock => fast_clock.IN1
reset => reset.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|control_unit:_control_unit
reg_dst <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
beq <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
bne <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
jump <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
jumpr <= wr_jr.DB_MAX_OUTPUT_PORT_TYPE
jumpal <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
loadi <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
reg_write <= reg_write.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[0] <= alu_ctr.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[1] <= alu_ctr.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[2] <= alu_ctr.DB_MAX_OUTPUT_PORT_TYPE
alu_src <= reg_write.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
mem_to_reg <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Equal0.IN5
opcode[0] => Equal1.IN2
opcode[0] => Equal2.IN3
opcode[0] => Equal6.IN5
opcode[0] => Equal7.IN1
opcode[0] => Equal9.IN5
opcode[0] => Equal11.IN5
opcode[0] => Equal15.IN2
opcode[0] => Equal17.IN5
opcode[0] => Equal18.IN5
opcode[0] => Equal19.IN1
opcode[0] => Equal20.IN2
opcode[1] => Equal0.IN4
opcode[1] => Equal1.IN1
opcode[1] => Equal2.IN2
opcode[1] => Equal6.IN0
opcode[1] => Equal7.IN0
opcode[1] => Equal9.IN4
opcode[1] => Equal11.IN4
opcode[1] => Equal15.IN5
opcode[1] => Equal17.IN1
opcode[1] => Equal18.IN4
opcode[1] => Equal19.IN5
opcode[1] => Equal20.IN1
opcode[2] => Equal0.IN3
opcode[2] => Equal1.IN5
opcode[2] => Equal2.IN5
opcode[2] => Equal6.IN4
opcode[2] => Equal7.IN5
opcode[2] => Equal9.IN3
opcode[2] => Equal11.IN1
opcode[2] => Equal15.IN1
opcode[2] => Equal17.IN4
opcode[2] => Equal18.IN0
opcode[2] => Equal19.IN0
opcode[2] => Equal20.IN0
opcode[3] => Equal0.IN2
opcode[3] => Equal1.IN4
opcode[3] => Equal2.IN1
opcode[3] => Equal6.IN3
opcode[3] => Equal7.IN4
opcode[3] => Equal9.IN0
opcode[3] => Equal11.IN0
opcode[3] => Equal15.IN0
opcode[3] => Equal17.IN0
opcode[3] => Equal18.IN3
opcode[3] => Equal19.IN4
opcode[3] => Equal20.IN5
opcode[4] => Equal0.IN1
opcode[4] => Equal1.IN3
opcode[4] => Equal2.IN4
opcode[4] => Equal6.IN2
opcode[4] => Equal7.IN3
opcode[4] => Equal9.IN2
opcode[4] => Equal11.IN3
opcode[4] => Equal15.IN4
opcode[4] => Equal17.IN3
opcode[4] => Equal18.IN2
opcode[4] => Equal19.IN3
opcode[4] => Equal20.IN4
opcode[5] => Equal0.IN0
opcode[5] => Equal1.IN0
opcode[5] => Equal2.IN0
opcode[5] => Equal6.IN1
opcode[5] => Equal7.IN2
opcode[5] => Equal9.IN1
opcode[5] => Equal11.IN2
opcode[5] => Equal15.IN3
opcode[5] => Equal17.IN2
opcode[5] => Equal18.IN1
opcode[5] => Equal19.IN2
opcode[5] => Equal20.IN3
func[0] => Equal3.IN5
func[0] => Equal4.IN5
func[0] => Equal5.IN5
func[0] => Equal8.IN5
func[0] => Equal10.IN5
func[0] => Equal12.IN5
func[0] => Equal13.IN5
func[0] => Equal14.IN2
func[0] => Equal16.IN5
func[1] => Equal3.IN1
func[1] => Equal4.IN4
func[1] => Equal5.IN4
func[1] => Equal8.IN4
func[1] => Equal10.IN4
func[1] => Equal12.IN4
func[1] => Equal13.IN0
func[1] => Equal14.IN5
func[1] => Equal16.IN2
func[2] => Equal3.IN4
func[2] => Equal4.IN3
func[2] => Equal5.IN3
func[2] => Equal8.IN3
func[2] => Equal10.IN1
func[2] => Equal12.IN3
func[2] => Equal13.IN4
func[2] => Equal14.IN1
func[2] => Equal16.IN4
func[3] => Equal3.IN3
func[3] => Equal4.IN1
func[3] => Equal5.IN0
func[3] => Equal8.IN2
func[3] => Equal10.IN3
func[3] => Equal12.IN2
func[3] => Equal13.IN3
func[3] => Equal14.IN4
func[3] => Equal16.IN1
func[4] => Equal3.IN2
func[4] => Equal4.IN0
func[4] => Equal5.IN2
func[4] => Equal8.IN1
func[4] => Equal10.IN2
func[4] => Equal12.IN1
func[4] => Equal13.IN2
func[4] => Equal14.IN3
func[4] => Equal16.IN3
func[5] => Equal3.IN0
func[5] => Equal4.IN2
func[5] => Equal5.IN1
func[5] => Equal8.IN0
func[5] => Equal10.IN0
func[5] => Equal12.IN0
func[5] => Equal13.IN1
func[5] => Equal14.IN0
func[5] => Equal16.IN0


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath
write_reg_data[0] <= write_reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[1] <= write_reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[2] <= write_reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[3] <= write_reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[4] <= write_reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[5] <= write_reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[6] <= write_reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[7] <= write_reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[8] <= write_reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[9] <= write_reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[10] <= write_reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[11] <= write_reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[12] <= write_reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[13] <= write_reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[14] <= write_reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[15] <= write_reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
alu_result[0] <= alu_result[0].DB_MAX_OUTPUT_PORT_TYPE
alu_result[1] <= alu_result[1].DB_MAX_OUTPUT_PORT_TYPE
alu_result[2] <= alu_result[2].DB_MAX_OUTPUT_PORT_TYPE
alu_result[3] <= alu_result[3].DB_MAX_OUTPUT_PORT_TYPE
alu_result[4] <= alu_result[4].DB_MAX_OUTPUT_PORT_TYPE
alu_result[5] <= alu_result[5].DB_MAX_OUTPUT_PORT_TYPE
alu_result[6] <= alu_result[6].DB_MAX_OUTPUT_PORT_TYPE
alu_result[7] <= alu_result[7].DB_MAX_OUTPUT_PORT_TYPE
alu_result[8] <= alu_result[8].DB_MAX_OUTPUT_PORT_TYPE
alu_result[9] <= alu_result[9].DB_MAX_OUTPUT_PORT_TYPE
alu_result[10] <= alu_result[10].DB_MAX_OUTPUT_PORT_TYPE
alu_result[11] <= alu_result[11].DB_MAX_OUTPUT_PORT_TYPE
alu_result[12] <= alu_result[12].DB_MAX_OUTPUT_PORT_TYPE
alu_result[13] <= alu_result[13].DB_MAX_OUTPUT_PORT_TYPE
alu_result[14] <= alu_result[14].DB_MAX_OUTPUT_PORT_TYPE
alu_result[15] <= alu_result[15].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[0] <= bus_a[0].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[1] <= bus_a[1].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[2] <= bus_a[2].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[3] <= bus_a[3].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[4] <= bus_a[4].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[5] <= bus_a[5].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[6] <= bus_a[6].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[7] <= bus_a[7].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[8] <= bus_a[8].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[9] <= bus_a[9].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[10] <= alu_data_a[10].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[11] <= alu_data_a[11].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[12] <= alu_data_a[12].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[13] <= alu_data_a[13].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[14] <= alu_data_a[14].DB_MAX_OUTPUT_PORT_TYPE
alu_data_a[15] <= alu_data_a[15].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[0] <= alu_data_b[0].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[1] <= alu_data_b[1].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[2] <= alu_data_b[2].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[3] <= alu_data_b[3].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[4] <= alu_data_b[4].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[5] <= alu_data_b[5].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[6] <= alu_data_b[6].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[7] <= alu_data_b[7].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[8] <= alu_data_b[8].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[9] <= alu_data_b[9].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[10] <= alu_data_b[10].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[11] <= alu_data_b[11].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[12] <= alu_data_b[12].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[13] <= alu_data_b[13].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[14] <= alu_data_b[14].DB_MAX_OUTPUT_PORT_TYPE
alu_data_b[15] <= alu_data_b[15].DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= instr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= instr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= instr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= instr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= instr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= instr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
func[0] <= instr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
func[1] <= instr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
func[2] <= instr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
func[3] <= instr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
func[4] <= instr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
func[5] <= instr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[0] <= instr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[1] <= instr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[2] <= instr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[3] <= instr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[4] <= instr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[5] <= instr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[6] <= instr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[7] <= instr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[8] <= instr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[9] <= instr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[10] <= instr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[11] <= instr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[12] <= instr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[13] <= instr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[14] <= instr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[15] <= instr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[16] <= instr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[17] <= instr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[18] <= rt[0].DB_MAX_OUTPUT_PORT_TYPE
instr[19] <= rt[1].DB_MAX_OUTPUT_PORT_TYPE
instr[20] <= rt[2].DB_MAX_OUTPUT_PORT_TYPE
instr[21] <= rt[3].DB_MAX_OUTPUT_PORT_TYPE
instr[22] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
instr[23] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
instr[24] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
instr[25] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
instr[26] <= instr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[27] <= instr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[28] <= instr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[29] <= instr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[30] <= instr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[31] <= instr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN2
fast_clock => fast_clock.IN2
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reg_dst => write_reg.OUTPUTSELECT
reg_dst => write_reg.OUTPUTSELECT
reg_dst => write_reg.OUTPUTSELECT
reg_dst => write_reg.OUTPUTSELECT
beq => pc_next:_pc_next.beq
bne => pc_next:_pc_next.bne
jump => pc_next:_pc_next.jump
jumpr => pc_next:_pc_next.jumpr
jumpal => pc_next:_pc_next.jumpal
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
loadi => write_reg_data.OUTPUTSELECT
mem_read => mem_read.IN1
mem_to_reg => mux_alu_mem[15].OUTPUTSELECT
mem_to_reg => mux_alu_mem[14].OUTPUTSELECT
mem_to_reg => mux_alu_mem[13].OUTPUTSELECT
mem_to_reg => mux_alu_mem[12].OUTPUTSELECT
mem_to_reg => mux_alu_mem[11].OUTPUTSELECT
mem_to_reg => mux_alu_mem[10].OUTPUTSELECT
mem_to_reg => mux_alu_mem[9].OUTPUTSELECT
mem_to_reg => mux_alu_mem[8].OUTPUTSELECT
mem_to_reg => mux_alu_mem[7].OUTPUTSELECT
mem_to_reg => mux_alu_mem[6].OUTPUTSELECT
mem_to_reg => mux_alu_mem[5].OUTPUTSELECT
mem_to_reg => mux_alu_mem[4].OUTPUTSELECT
mem_to_reg => mux_alu_mem[3].OUTPUTSELECT
mem_to_reg => mux_alu_mem[2].OUTPUTSELECT
mem_to_reg => mux_alu_mem[1].OUTPUTSELECT
mem_to_reg => mux_alu_mem[0].OUTPUTSELECT
mem_write => mem_write.IN1
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
alu_src => alu_data_b.OUTPUTSELECT
reg_write => reg_write.IN1
alu_ctr[0] => alu_ctr[0].IN1
alu_ctr[1] => alu_ctr[1].IN1
alu_ctr[2] => alu_ctr[2].IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|pc_next:_pc_next
next_addr[0] <= next_addr.DB_MAX_OUTPUT_PORT_TYPE
next_addr[1] <= next_addr.DB_MAX_OUTPUT_PORT_TYPE
next_addr[2] <= next_addr.DB_MAX_OUTPUT_PORT_TYPE
next_addr[3] <= next_addr.DB_MAX_OUTPUT_PORT_TYPE
next_addr[4] <= next_addr.DB_MAX_OUTPUT_PORT_TYPE
next_addr[5] <= next_addr.DB_MAX_OUTPUT_PORT_TYPE
next_addr[6] <= next_addr.DB_MAX_OUTPUT_PORT_TYPE
next_addr[7] <= next_addr.DB_MAX_OUTPUT_PORT_TYPE
next_addr[8] <= next_addr.DB_MAX_OUTPUT_PORT_TYPE
next_addr[9] <= next_addr.DB_MAX_OUTPUT_PORT_TYPE
pc[0] => Add1.IN20
pc[1] => Add1.IN19
pc[2] => Add1.IN18
pc[3] => Add1.IN17
pc[4] => Add1.IN16
pc[5] => Add1.IN15
pc[6] => Add1.IN14
pc[7] => Add1.IN13
pc[8] => Add1.IN12
pc[9] => Add1.IN11
beq => always0.IN0
bne => always0.IN0
zero => always0.IN1
zero => always0.IN1
jump => next_addr.OUTPUTSELECT
jump => next_addr.OUTPUTSELECT
jump => next_addr.OUTPUTSELECT
jump => next_addr.OUTPUTSELECT
jump => next_addr.OUTPUTSELECT
jump => next_addr.OUTPUTSELECT
jump => next_addr.OUTPUTSELECT
jump => next_addr.OUTPUTSELECT
jump => next_addr.OUTPUTSELECT
jump => next_addr.OUTPUTSELECT
jumpr => next_addr.OUTPUTSELECT
jumpr => next_addr.OUTPUTSELECT
jumpr => next_addr.OUTPUTSELECT
jumpr => next_addr.OUTPUTSELECT
jumpr => next_addr.OUTPUTSELECT
jumpr => next_addr.OUTPUTSELECT
jumpr => next_addr.OUTPUTSELECT
jumpr => next_addr.OUTPUTSELECT
jumpr => next_addr.OUTPUTSELECT
jumpr => next_addr.OUTPUTSELECT
jumpal => next_addr.OUTPUTSELECT
jumpal => next_addr.OUTPUTSELECT
jumpal => next_addr.OUTPUTSELECT
jumpal => next_addr.OUTPUTSELECT
jumpal => next_addr.OUTPUTSELECT
jumpal => next_addr.OUTPUTSELECT
jumpal => next_addr.OUTPUTSELECT
jumpal => next_addr.OUTPUTSELECT
jumpal => next_addr.OUTPUTSELECT
jumpal => next_addr.OUTPUTSELECT
branch_addr[0] => Add0.IN20
branch_addr[1] => Add0.IN19
branch_addr[2] => Add0.IN18
branch_addr[3] => Add0.IN17
branch_addr[4] => Add0.IN16
branch_addr[5] => Add0.IN15
branch_addr[6] => Add0.IN14
branch_addr[7] => Add0.IN13
branch_addr[8] => Add0.IN12
branch_addr[9] => Add0.IN11
jump_addr_reg[0] => next_addr.DATAB
jump_addr_reg[0] => next_addr.DATAB
jump_addr_reg[1] => next_addr.DATAB
jump_addr_reg[1] => next_addr.DATAB
jump_addr_reg[2] => next_addr.DATAB
jump_addr_reg[2] => next_addr.DATAB
jump_addr_reg[3] => next_addr.DATAB
jump_addr_reg[3] => next_addr.DATAB
jump_addr_reg[4] => next_addr.DATAB
jump_addr_reg[4] => next_addr.DATAB
jump_addr_reg[5] => next_addr.DATAB
jump_addr_reg[5] => next_addr.DATAB
jump_addr_reg[6] => next_addr.DATAB
jump_addr_reg[6] => next_addr.DATAB
jump_addr_reg[7] => next_addr.DATAB
jump_addr_reg[7] => next_addr.DATAB
jump_addr_reg[8] => next_addr.DATAB
jump_addr_reg[8] => next_addr.DATAB
jump_addr_reg[9] => next_addr.DATAB
jump_addr_reg[9] => next_addr.DATAB
jump_addr_imm[0] => next_addr.DATAB
jump_addr_imm[1] => next_addr.DATAB
jump_addr_imm[2] => next_addr.DATAB
jump_addr_imm[3] => next_addr.DATAB
jump_addr_imm[4] => next_addr.DATAB
jump_addr_imm[5] => next_addr.DATAB
jump_addr_imm[6] => next_addr.DATAB
jump_addr_imm[7] => next_addr.DATAB
jump_addr_imm[8] => next_addr.DATAB
jump_addr_imm[9] => next_addr.DATAB


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4pk1:auto_generated.address_a[0]
address_a[1] => altsyncram_4pk1:auto_generated.address_a[1]
address_a[2] => altsyncram_4pk1:auto_generated.address_a[2]
address_a[3] => altsyncram_4pk1:auto_generated.address_a[3]
address_a[4] => altsyncram_4pk1:auto_generated.address_a[4]
address_a[5] => altsyncram_4pk1:auto_generated.address_a[5]
address_a[6] => altsyncram_4pk1:auto_generated.address_a[6]
address_a[7] => altsyncram_4pk1:auto_generated.address_a[7]
address_a[8] => altsyncram_4pk1:auto_generated.address_a[8]
address_a[9] => altsyncram_4pk1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4pk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4pk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4pk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4pk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4pk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4pk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4pk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4pk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4pk1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4pk1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4pk1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4pk1:auto_generated.q_a[10]
q_a[11] <= altsyncram_4pk1:auto_generated.q_a[11]
q_a[12] <= altsyncram_4pk1:auto_generated.q_a[12]
q_a[13] <= altsyncram_4pk1:auto_generated.q_a[13]
q_a[14] <= altsyncram_4pk1:auto_generated.q_a[14]
q_a[15] <= altsyncram_4pk1:auto_generated.q_a[15]
q_a[16] <= altsyncram_4pk1:auto_generated.q_a[16]
q_a[17] <= altsyncram_4pk1:auto_generated.q_a[17]
q_a[18] <= altsyncram_4pk1:auto_generated.q_a[18]
q_a[19] <= altsyncram_4pk1:auto_generated.q_a[19]
q_a[20] <= altsyncram_4pk1:auto_generated.q_a[20]
q_a[21] <= altsyncram_4pk1:auto_generated.q_a[21]
q_a[22] <= altsyncram_4pk1:auto_generated.q_a[22]
q_a[23] <= altsyncram_4pk1:auto_generated.q_a[23]
q_a[24] <= altsyncram_4pk1:auto_generated.q_a[24]
q_a[25] <= altsyncram_4pk1:auto_generated.q_a[25]
q_a[26] <= altsyncram_4pk1:auto_generated.q_a[26]
q_a[27] <= altsyncram_4pk1:auto_generated.q_a[27]
q_a[28] <= altsyncram_4pk1:auto_generated.q_a[28]
q_a[29] <= altsyncram_4pk1:auto_generated.q_a[29]
q_a[30] <= altsyncram_4pk1:auto_generated.q_a[30]
q_a[31] <= altsyncram_4pk1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|instr_mem:_instr_mem|altsyncram:altsyncram_component|altsyncram_4pk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file
rs[0] <= registers:_registers.q_a[0]
rs[1] <= registers:_registers.q_a[1]
rs[2] <= registers:_registers.q_a[2]
rs[3] <= registers:_registers.q_a[3]
rs[4] <= registers:_registers.q_a[4]
rs[5] <= registers:_registers.q_a[5]
rs[6] <= registers:_registers.q_a[6]
rs[7] <= registers:_registers.q_a[7]
rs[8] <= registers:_registers.q_a[8]
rs[9] <= registers:_registers.q_a[9]
rs[10] <= registers:_registers.q_a[10]
rs[11] <= registers:_registers.q_a[11]
rs[12] <= registers:_registers.q_a[12]
rs[13] <= registers:_registers.q_a[13]
rs[14] <= registers:_registers.q_a[14]
rs[15] <= registers:_registers.q_a[15]
rt[0] <= registers:_registers.q_b[0]
rt[1] <= registers:_registers.q_b[1]
rt[2] <= registers:_registers.q_b[2]
rt[3] <= registers:_registers.q_b[3]
rt[4] <= registers:_registers.q_b[4]
rt[5] <= registers:_registers.q_b[5]
rt[6] <= registers:_registers.q_b[6]
rt[7] <= registers:_registers.q_b[7]
rt[8] <= registers:_registers.q_b[8]
rt[9] <= registers:_registers.q_b[9]
rt[10] <= registers:_registers.q_b[10]
rt[11] <= registers:_registers.q_b[11]
rt[12] <= registers:_registers.q_b[12]
rt[13] <= registers:_registers.q_b[13]
rt[14] <= registers:_registers.q_b[14]
rt[15] <= registers:_registers.q_b[15]
rs_addr[0] => registers:_registers.address_a[0]
rs_addr[1] => registers:_registers.address_a[1]
rs_addr[2] => registers:_registers.address_a[2]
rs_addr[3] => registers:_registers.address_a[3]
rt_addr[0] => addr_b[0].DATAB
rt_addr[1] => addr_b[1].DATAB
rt_addr[2] => addr_b[2].DATAB
rt_addr[3] => addr_b[3].DATAB
write_addr[0] => addr_b[0].DATAA
write_addr[1] => addr_b[1].DATAA
write_addr[2] => addr_b[2].DATAA
write_addr[3] => addr_b[3].DATAA
write_data[0] => registers:_registers.data_b[0]
write_data[1] => registers:_registers.data_b[1]
write_data[2] => registers:_registers.data_b[2]
write_data[3] => registers:_registers.data_b[3]
write_data[4] => registers:_registers.data_b[4]
write_data[5] => registers:_registers.data_b[5]
write_data[6] => registers:_registers.data_b[6]
write_data[7] => registers:_registers.data_b[7]
write_data[8] => registers:_registers.data_b[8]
write_data[9] => registers:_registers.data_b[9]
write_data[10] => registers:_registers.data_b[10]
write_data[11] => registers:_registers.data_b[11]
write_data[12] => registers:_registers.data_b[12]
write_data[13] => registers:_registers.data_b[13]
write_data[14] => registers:_registers.data_b[14]
write_data[15] => registers:_registers.data_b[15]
reg_write => wren.DATAA
clock => wren.OUTPUTSELECT
clock => addr_b[3].OUTPUTSELECT
clock => addr_b[2].OUTPUTSELECT
clock => addr_b[1].OUTPUTSELECT
clock => addr_b[0].OUTPUTSELECT
clock => registers:_registers.rden_a
clock => registers:_registers.rden_b
fast_clock => registers:_registers.clock


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers|altsyncram:altsyncram_component
wren_a => altsyncram_8uu2:auto_generated.wren_a
rden_a => altsyncram_8uu2:auto_generated.rden_a
wren_b => altsyncram_8uu2:auto_generated.wren_b
rden_b => altsyncram_8uu2:auto_generated.rden_b
data_a[0] => altsyncram_8uu2:auto_generated.data_a[0]
data_a[1] => altsyncram_8uu2:auto_generated.data_a[1]
data_a[2] => altsyncram_8uu2:auto_generated.data_a[2]
data_a[3] => altsyncram_8uu2:auto_generated.data_a[3]
data_a[4] => altsyncram_8uu2:auto_generated.data_a[4]
data_a[5] => altsyncram_8uu2:auto_generated.data_a[5]
data_a[6] => altsyncram_8uu2:auto_generated.data_a[6]
data_a[7] => altsyncram_8uu2:auto_generated.data_a[7]
data_a[8] => altsyncram_8uu2:auto_generated.data_a[8]
data_a[9] => altsyncram_8uu2:auto_generated.data_a[9]
data_a[10] => altsyncram_8uu2:auto_generated.data_a[10]
data_a[11] => altsyncram_8uu2:auto_generated.data_a[11]
data_a[12] => altsyncram_8uu2:auto_generated.data_a[12]
data_a[13] => altsyncram_8uu2:auto_generated.data_a[13]
data_a[14] => altsyncram_8uu2:auto_generated.data_a[14]
data_a[15] => altsyncram_8uu2:auto_generated.data_a[15]
data_b[0] => altsyncram_8uu2:auto_generated.data_b[0]
data_b[1] => altsyncram_8uu2:auto_generated.data_b[1]
data_b[2] => altsyncram_8uu2:auto_generated.data_b[2]
data_b[3] => altsyncram_8uu2:auto_generated.data_b[3]
data_b[4] => altsyncram_8uu2:auto_generated.data_b[4]
data_b[5] => altsyncram_8uu2:auto_generated.data_b[5]
data_b[6] => altsyncram_8uu2:auto_generated.data_b[6]
data_b[7] => altsyncram_8uu2:auto_generated.data_b[7]
data_b[8] => altsyncram_8uu2:auto_generated.data_b[8]
data_b[9] => altsyncram_8uu2:auto_generated.data_b[9]
data_b[10] => altsyncram_8uu2:auto_generated.data_b[10]
data_b[11] => altsyncram_8uu2:auto_generated.data_b[11]
data_b[12] => altsyncram_8uu2:auto_generated.data_b[12]
data_b[13] => altsyncram_8uu2:auto_generated.data_b[13]
data_b[14] => altsyncram_8uu2:auto_generated.data_b[14]
data_b[15] => altsyncram_8uu2:auto_generated.data_b[15]
address_a[0] => altsyncram_8uu2:auto_generated.address_a[0]
address_a[1] => altsyncram_8uu2:auto_generated.address_a[1]
address_a[2] => altsyncram_8uu2:auto_generated.address_a[2]
address_a[3] => altsyncram_8uu2:auto_generated.address_a[3]
address_b[0] => altsyncram_8uu2:auto_generated.address_b[0]
address_b[1] => altsyncram_8uu2:auto_generated.address_b[1]
address_b[2] => altsyncram_8uu2:auto_generated.address_b[2]
address_b[3] => altsyncram_8uu2:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8uu2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8uu2:auto_generated.q_a[0]
q_a[1] <= altsyncram_8uu2:auto_generated.q_a[1]
q_a[2] <= altsyncram_8uu2:auto_generated.q_a[2]
q_a[3] <= altsyncram_8uu2:auto_generated.q_a[3]
q_a[4] <= altsyncram_8uu2:auto_generated.q_a[4]
q_a[5] <= altsyncram_8uu2:auto_generated.q_a[5]
q_a[6] <= altsyncram_8uu2:auto_generated.q_a[6]
q_a[7] <= altsyncram_8uu2:auto_generated.q_a[7]
q_a[8] <= altsyncram_8uu2:auto_generated.q_a[8]
q_a[9] <= altsyncram_8uu2:auto_generated.q_a[9]
q_a[10] <= altsyncram_8uu2:auto_generated.q_a[10]
q_a[11] <= altsyncram_8uu2:auto_generated.q_a[11]
q_a[12] <= altsyncram_8uu2:auto_generated.q_a[12]
q_a[13] <= altsyncram_8uu2:auto_generated.q_a[13]
q_a[14] <= altsyncram_8uu2:auto_generated.q_a[14]
q_a[15] <= altsyncram_8uu2:auto_generated.q_a[15]
q_b[0] <= altsyncram_8uu2:auto_generated.q_b[0]
q_b[1] <= altsyncram_8uu2:auto_generated.q_b[1]
q_b[2] <= altsyncram_8uu2:auto_generated.q_b[2]
q_b[3] <= altsyncram_8uu2:auto_generated.q_b[3]
q_b[4] <= altsyncram_8uu2:auto_generated.q_b[4]
q_b[5] <= altsyncram_8uu2:auto_generated.q_b[5]
q_b[6] <= altsyncram_8uu2:auto_generated.q_b[6]
q_b[7] <= altsyncram_8uu2:auto_generated.q_b[7]
q_b[8] <= altsyncram_8uu2:auto_generated.q_b[8]
q_b[9] <= altsyncram_8uu2:auto_generated.q_b[9]
q_b[10] <= altsyncram_8uu2:auto_generated.q_b[10]
q_b[11] <= altsyncram_8uu2:auto_generated.q_b[11]
q_b[12] <= altsyncram_8uu2:auto_generated.q_b[12]
q_b[13] <= altsyncram_8uu2:auto_generated.q_b[13]
q_b[14] <= altsyncram_8uu2:auto_generated.q_b[14]
q_b[15] <= altsyncram_8uu2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|register_file:_register_file|registers:_registers|altsyncram:altsyncram_component|altsyncram_8uu2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16
result[0] <= mux8to1_16:_mux8to1_16.result
result[1] <= mux8to1_16:_mux8to1_16.result
result[2] <= mux8to1_16:_mux8to1_16.result
result[3] <= mux8to1_16:_mux8to1_16.result
result[4] <= mux8to1_16:_mux8to1_16.result
result[5] <= mux8to1_16:_mux8to1_16.result
result[6] <= mux8to1_16:_mux8to1_16.result
result[7] <= mux8to1_16:_mux8to1_16.result
result[8] <= mux8to1_16:_mux8to1_16.result
result[9] <= mux8to1_16:_mux8to1_16.result
result[10] <= mux8to1_16:_mux8to1_16.result
result[11] <= mux8to1_16:_mux8to1_16.result
result[12] <= mux8to1_16:_mux8to1_16.result
result[13] <= mux8to1_16:_mux8to1_16.result
result[14] <= mux8to1_16:_mux8to1_16.result
result[15] <= mux8to1_16:_mux8to1_16.result
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN1
a[0] => a[0].IN4
a[1] => a[1].IN4
a[2] => a[2].IN4
a[3] => a[3].IN4
a[4] => a[4].IN4
a[5] => a[5].IN4
a[6] => a[6].IN4
a[7] => a[7].IN4
a[8] => a[8].IN4
a[9] => a[9].IN4
a[10] => a[10].IN4
a[11] => a[11].IN4
a[12] => a[12].IN4
a[13] => a[13].IN4
a[14] => a[14].IN4
a[15] => a[15].IN4
b[0] => b[0].IN4
b[1] => b[1].IN4
b[2] => b[2].IN4
b[3] => b[3].IN4
b[4] => b[4].IN4
b[5] => b[5].IN4
b[6] => b[6].IN4
b[7] => b[7].IN4
b[8] => b[8].IN4
b[9] => b[9].IN4
b[10] => b[10].IN4
b[11] => b[11].IN4
b[12] => b[12].IN4
b[13] => b[13].IN4
b[14] => b[14].IN4
b[15] => b[15].IN4
alu_ctr[0] => alu_ctr[0].IN1
alu_ctr[1] => alu_ctr[1].IN1
alu_ctr[2] => alu_ctr[2].IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16
result[0] <= add_4:g0.port0
result[1] <= add_4:g0.port0
result[2] <= add_4:g0.port0
result[3] <= add_4:g0.port0
result[4] <= add_4:g1.port0
result[5] <= add_4:g1.port0
result[6] <= add_4:g1.port0
result[7] <= add_4:g1.port0
result[8] <= add_4:g2.port0
result[9] <= add_4:g2.port0
result[10] <= add_4:g2.port0
result[11] <= add_4:g2.port0
result[12] <= add_4:g3.port0
result[13] <= add_4:g3.port0
result[14] <= add_4:g3.port0
result[15] <= add_4:g3.port0
co <= add_4:g3.port1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
ci => ci.IN1
sub => sub.IN4


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0
result[0] <= add_1:g0.port0
result[1] <= add_1:g1.port0
result[2] <= add_1:g2.port0
result[3] <= add_1:g3.port0
co <= add_1:g3.port1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
ci => ci.IN1
sub => sub.IN4


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g0
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g0|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g0|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g0|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g1
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g1|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g1|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g1|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g2
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g2|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g2|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g2|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g3
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g3|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g3|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g0|add_1:g3|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1
result[0] <= add_1:g0.port0
result[1] <= add_1:g1.port0
result[2] <= add_1:g2.port0
result[3] <= add_1:g3.port0
co <= add_1:g3.port1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
ci => ci.IN1
sub => sub.IN4


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g0
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g0|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g0|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g0|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g1
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g1|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g1|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g1|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g2
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g2|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g2|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g2|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g3
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g3|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g3|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g1|add_1:g3|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2
result[0] <= add_1:g0.port0
result[1] <= add_1:g1.port0
result[2] <= add_1:g2.port0
result[3] <= add_1:g3.port0
co <= add_1:g3.port1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
ci => ci.IN1
sub => sub.IN4


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g0
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g0|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g0|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g0|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g1
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g1|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g1|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g1|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g2
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g2|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g2|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g2|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g3
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g3|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g3|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g2|add_1:g3|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3
result[0] <= add_1:g0.port0
result[1] <= add_1:g1.port0
result[2] <= add_1:g2.port0
result[3] <= add_1:g3.port0
co <= add_1:g3.port1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
ci => ci.IN1
sub => sub.IN4


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g0
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g0|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g0|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g0|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g1
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g1|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g1|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g1|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g2
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g2|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g2|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g2|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g3
result <= full_adder_1:g1.port0
co <= full_adder_1:g1.port1
a => a.IN1
b => g0.IN0
ci => ci.IN1
sub => g0.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g3|full_adder_1:g1
result <= half_adder_1:g1.port0
co <= g2.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
ci => ci.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g3|full_adder_1:g1|half_adder_1:g0
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|add_16:_add_16|add_4:g3|add_1:g3|full_adder_1:g1|half_adder_1:g1
result <= g0.DB_MAX_OUTPUT_PORT_TYPE
c <= g1.DB_MAX_OUTPUT_PORT_TYPE
a => g0.IN0
a => g1.IN0
b => g0.IN1
b => g1.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mult_16:_mult_16
multiplier[0] => multiplier[0].IN1
multiplier[1] => multiplier[1].IN1
multiplier[2] => multiplier[2].IN1
multiplier[3] => multiplier[3].IN1
multiplier[4] => multiplier[4].IN1
multiplier[5] => multiplier[5].IN1
multiplier[6] => multiplier[6].IN1
multiplier[7] => multiplier[7].IN1
multiplier[8] => multiplier[8].IN1
multiplier[9] => multiplier[9].IN1
multiplier[10] => multiplier[10].IN1
multiplier[11] => multiplier[11].IN1
multiplier[12] => multiplier[12].IN1
multiplier[13] => multiplier[13].IN1
multiplier[14] => multiplier[14].IN1
multiplier[15] => multiplier[15].IN1
multiplicand[0] => multiplicand[0].IN1
multiplicand[1] => multiplicand[1].IN1
multiplicand[2] => multiplicand[2].IN1
multiplicand[3] => multiplicand[3].IN1
multiplicand[4] => multiplicand[4].IN1
multiplicand[5] => multiplicand[5].IN1
multiplicand[6] => multiplicand[6].IN1
multiplicand[7] => multiplicand[7].IN1
multiplicand[8] => multiplicand[8].IN1
multiplicand[9] => multiplicand[9].IN1
multiplicand[10] => multiplicand[10].IN1
multiplicand[11] => multiplicand[11].IN1
multiplicand[12] => multiplicand[12].IN1
multiplicand[13] => multiplicand[13].IN1
multiplicand[14] => multiplicand[14].IN1
multiplicand[15] => multiplicand[15].IN1
clock => clock.IN2
reset => reset.IN1
product[0] <= temp_product[0].DB_MAX_OUTPUT_PORT_TYPE
product[1] <= mult_16_datapath:d0.product
product[2] <= mult_16_datapath:d0.product
product[3] <= mult_16_datapath:d0.product
product[4] <= mult_16_datapath:d0.product
product[5] <= mult_16_datapath:d0.product
product[6] <= mult_16_datapath:d0.product
product[7] <= mult_16_datapath:d0.product
product[8] <= mult_16_datapath:d0.product
product[9] <= mult_16_datapath:d0.product
product[10] <= mult_16_datapath:d0.product
product[11] <= mult_16_datapath:d0.product
product[12] <= mult_16_datapath:d0.product
product[13] <= mult_16_datapath:d0.product
product[14] <= mult_16_datapath:d0.product
product[15] <= mult_16_datapath:d0.product
product[16] <= mult_16_datapath:d0.product
product[17] <= mult_16_datapath:d0.product
product[18] <= mult_16_datapath:d0.product
product[19] <= mult_16_datapath:d0.product
product[20] <= mult_16_datapath:d0.product
product[21] <= mult_16_datapath:d0.product
product[22] <= mult_16_datapath:d0.product
product[23] <= mult_16_datapath:d0.product
product[24] <= mult_16_datapath:d0.product
product[25] <= mult_16_datapath:d0.product
product[26] <= mult_16_datapath:d0.product
product[27] <= mult_16_datapath:d0.product
product[28] <= mult_16_datapath:d0.product
product[29] <= mult_16_datapath:d0.product
product[30] <= mult_16_datapath:d0.product
product[31] <= mult_16_datapath:d0.product


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mult_16:_mult_16|mult_16_datapath:d0
wr_multiplicand => reg_multiplicand[0].ENA
wr_multiplicand => reg_multiplicand[1].ENA
wr_multiplicand => reg_multiplicand[2].ENA
wr_multiplicand => reg_multiplicand[3].ENA
wr_multiplicand => reg_multiplicand[4].ENA
wr_multiplicand => reg_multiplicand[5].ENA
wr_multiplicand => reg_multiplicand[6].ENA
wr_multiplicand => reg_multiplicand[7].ENA
wr_multiplicand => reg_multiplicand[8].ENA
wr_multiplicand => reg_multiplicand[9].ENA
wr_multiplicand => reg_multiplicand[10].ENA
wr_multiplicand => reg_multiplicand[11].ENA
wr_multiplicand => reg_multiplicand[12].ENA
wr_multiplicand => reg_multiplicand[13].ENA
wr_multiplicand => reg_multiplicand[14].ENA
wr_multiplicand => reg_multiplicand[15].ENA
wr_product => reg_product[0].ENA
wr_product => reg_product[1].ENA
wr_product => reg_product[2].ENA
wr_product => reg_product[3].ENA
wr_product => reg_product[4].ENA
wr_product => reg_product[5].ENA
wr_product => reg_product[6].ENA
wr_product => reg_product[7].ENA
wr_product => reg_product[8].ENA
wr_product => reg_product[9].ENA
wr_product => reg_product[10].ENA
wr_product => reg_product[11].ENA
wr_product => reg_product[12].ENA
wr_product => reg_product[13].ENA
wr_product => reg_product[14].ENA
wr_product => reg_product[15].ENA
wr_product => reg_product[16].ENA
wr_product => reg_product[17].ENA
wr_product => reg_product[18].ENA
wr_product => reg_product[19].ENA
wr_product => reg_product[20].ENA
wr_product => reg_product[21].ENA
wr_product => reg_product[22].ENA
wr_product => reg_product[23].ENA
wr_product => reg_product[24].ENA
wr_product => reg_product[25].ENA
wr_product => reg_product[26].ENA
wr_product => reg_product[27].ENA
wr_product => reg_product[28].ENA
wr_product => reg_product[29].ENA
wr_product => reg_product[30].ENA
wr_product => reg_product[31].ENA
wr_iteration => reg_iteration[0].ENA
wr_iteration => reg_iteration[1].ENA
wr_iteration => reg_iteration[2].ENA
wr_iteration => reg_iteration[3].ENA
wr_iteration => reg_iteration[4].ENA
wr_iteration => reg_iteration[5].ENA
sl_add_shift => w_alpha[31].OUTPUTSELECT
sl_add_shift => w_alpha[30].OUTPUTSELECT
sl_add_shift => w_alpha[29].OUTPUTSELECT
sl_add_shift => w_alpha[28].OUTPUTSELECT
sl_add_shift => w_alpha[27].OUTPUTSELECT
sl_add_shift => w_alpha[26].OUTPUTSELECT
sl_add_shift => w_alpha[25].OUTPUTSELECT
sl_add_shift => w_alpha[24].OUTPUTSELECT
sl_add_shift => w_alpha[23].OUTPUTSELECT
sl_add_shift => w_alpha[22].OUTPUTSELECT
sl_add_shift => w_alpha[21].OUTPUTSELECT
sl_add_shift => w_alpha[20].OUTPUTSELECT
sl_add_shift => w_alpha[19].OUTPUTSELECT
sl_add_shift => w_alpha[18].OUTPUTSELECT
sl_add_shift => w_alpha[17].OUTPUTSELECT
sl_add_shift => w_alpha[16].OUTPUTSELECT
sl_add_shift => w_alpha[15].OUTPUTSELECT
sl_add_shift => w_alpha[14].OUTPUTSELECT
sl_add_shift => w_alpha[13].OUTPUTSELECT
sl_add_shift => w_alpha[12].OUTPUTSELECT
sl_add_shift => w_alpha[11].OUTPUTSELECT
sl_add_shift => w_alpha[10].OUTPUTSELECT
sl_add_shift => w_alpha[9].OUTPUTSELECT
sl_add_shift => w_alpha[8].OUTPUTSELECT
sl_add_shift => w_alpha[7].OUTPUTSELECT
sl_add_shift => w_alpha[6].OUTPUTSELECT
sl_add_shift => w_alpha[5].OUTPUTSELECT
sl_add_shift => w_alpha[4].OUTPUTSELECT
sl_add_shift => w_alpha[3].OUTPUTSELECT
sl_add_shift => w_alpha[2].OUTPUTSELECT
sl_add_shift => w_alpha[1].OUTPUTSELECT
sl_add_shift => w_alpha[0].OUTPUTSELECT
sl_input => w_product[31].OUTPUTSELECT
sl_input => w_product[30].OUTPUTSELECT
sl_input => w_product[29].OUTPUTSELECT
sl_input => w_product[28].OUTPUTSELECT
sl_input => w_product[27].OUTPUTSELECT
sl_input => w_product[26].OUTPUTSELECT
sl_input => w_product[25].OUTPUTSELECT
sl_input => w_product[24].OUTPUTSELECT
sl_input => w_product[23].OUTPUTSELECT
sl_input => w_product[22].OUTPUTSELECT
sl_input => w_product[21].OUTPUTSELECT
sl_input => w_product[20].OUTPUTSELECT
sl_input => w_product[19].OUTPUTSELECT
sl_input => w_product[18].OUTPUTSELECT
sl_input => w_product[17].OUTPUTSELECT
sl_input => w_product[16].OUTPUTSELECT
sl_input => w_product[15].OUTPUTSELECT
sl_input => w_product[14].OUTPUTSELECT
sl_input => w_product[13].OUTPUTSELECT
sl_input => w_product[12].OUTPUTSELECT
sl_input => w_product[11].OUTPUTSELECT
sl_input => w_product[10].OUTPUTSELECT
sl_input => w_product[9].OUTPUTSELECT
sl_input => w_product[8].OUTPUTSELECT
sl_input => w_product[7].OUTPUTSELECT
sl_input => w_product[6].OUTPUTSELECT
sl_input => w_product[5].OUTPUTSELECT
sl_input => w_product[4].OUTPUTSELECT
sl_input => w_product[3].OUTPUTSELECT
sl_input => w_product[2].OUTPUTSELECT
sl_input => w_product[1].OUTPUTSELECT
sl_input => w_product[0].OUTPUTSELECT
sl_iteration => w_iteration[5].OUTPUTSELECT
sl_iteration => w_iteration[4].OUTPUTSELECT
sl_iteration => w_iteration[3].OUTPUTSELECT
sl_iteration => w_iteration[2].OUTPUTSELECT
sl_iteration => w_iteration[1].OUTPUTSELECT
sl_iteration => w_iteration[0].OUTPUTSELECT
multiplicand[0] => reg_multiplicand[0].DATAIN
multiplicand[1] => reg_multiplicand[1].DATAIN
multiplicand[2] => reg_multiplicand[2].DATAIN
multiplicand[3] => reg_multiplicand[3].DATAIN
multiplicand[4] => reg_multiplicand[4].DATAIN
multiplicand[5] => reg_multiplicand[5].DATAIN
multiplicand[6] => reg_multiplicand[6].DATAIN
multiplicand[7] => reg_multiplicand[7].DATAIN
multiplicand[8] => reg_multiplicand[8].DATAIN
multiplicand[9] => reg_multiplicand[9].DATAIN
multiplicand[10] => reg_multiplicand[10].DATAIN
multiplicand[11] => reg_multiplicand[11].DATAIN
multiplicand[12] => reg_multiplicand[12].DATAIN
multiplicand[13] => reg_multiplicand[13].DATAIN
multiplicand[14] => reg_multiplicand[14].DATAIN
multiplicand[15] => reg_multiplicand[15].DATAIN
multiplier[0] => w_product[0].DATAB
multiplier[1] => w_product[1].DATAB
multiplier[2] => w_product[2].DATAB
multiplier[3] => w_product[3].DATAB
multiplier[4] => w_product[4].DATAB
multiplier[5] => w_product[5].DATAB
multiplier[6] => w_product[6].DATAB
multiplier[7] => w_product[7].DATAB
multiplier[8] => w_product[8].DATAB
multiplier[9] => w_product[9].DATAB
multiplier[10] => w_product[10].DATAB
multiplier[11] => w_product[11].DATAB
multiplier[12] => w_product[12].DATAB
multiplier[13] => w_product[13].DATAB
multiplier[14] => w_product[14].DATAB
multiplier[15] => w_product[15].DATAB
clock => reg_iteration[0].CLK
clock => reg_iteration[1].CLK
clock => reg_iteration[2].CLK
clock => reg_iteration[3].CLK
clock => reg_iteration[4].CLK
clock => reg_iteration[5].CLK
clock => reg_product[0].CLK
clock => reg_product[1].CLK
clock => reg_product[2].CLK
clock => reg_product[3].CLK
clock => reg_product[4].CLK
clock => reg_product[5].CLK
clock => reg_product[6].CLK
clock => reg_product[7].CLK
clock => reg_product[8].CLK
clock => reg_product[9].CLK
clock => reg_product[10].CLK
clock => reg_product[11].CLK
clock => reg_product[12].CLK
clock => reg_product[13].CLK
clock => reg_product[14].CLK
clock => reg_product[15].CLK
clock => reg_product[16].CLK
clock => reg_product[17].CLK
clock => reg_product[18].CLK
clock => reg_product[19].CLK
clock => reg_product[20].CLK
clock => reg_product[21].CLK
clock => reg_product[22].CLK
clock => reg_product[23].CLK
clock => reg_product[24].CLK
clock => reg_product[25].CLK
clock => reg_product[26].CLK
clock => reg_product[27].CLK
clock => reg_product[28].CLK
clock => reg_product[29].CLK
clock => reg_product[30].CLK
clock => reg_product[31].CLK
clock => reg_multiplicand[0].CLK
clock => reg_multiplicand[1].CLK
clock => reg_multiplicand[2].CLK
clock => reg_multiplicand[3].CLK
clock => reg_multiplicand[4].CLK
clock => reg_multiplicand[5].CLK
clock => reg_multiplicand[6].CLK
clock => reg_multiplicand[7].CLK
clock => reg_multiplicand[8].CLK
clock => reg_multiplicand[9].CLK
clock => reg_multiplicand[10].CLK
clock => reg_multiplicand[11].CLK
clock => reg_multiplicand[12].CLK
clock => reg_multiplicand[13].CLK
clock => reg_multiplicand[14].CLK
clock => reg_multiplicand[15].CLK
stop <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
product[0] <= reg_product[0].DB_MAX_OUTPUT_PORT_TYPE
product[1] <= reg_product[1].DB_MAX_OUTPUT_PORT_TYPE
product[2] <= reg_product[2].DB_MAX_OUTPUT_PORT_TYPE
product[3] <= reg_product[3].DB_MAX_OUTPUT_PORT_TYPE
product[4] <= reg_product[4].DB_MAX_OUTPUT_PORT_TYPE
product[5] <= reg_product[5].DB_MAX_OUTPUT_PORT_TYPE
product[6] <= reg_product[6].DB_MAX_OUTPUT_PORT_TYPE
product[7] <= reg_product[7].DB_MAX_OUTPUT_PORT_TYPE
product[8] <= reg_product[8].DB_MAX_OUTPUT_PORT_TYPE
product[9] <= reg_product[9].DB_MAX_OUTPUT_PORT_TYPE
product[10] <= reg_product[10].DB_MAX_OUTPUT_PORT_TYPE
product[11] <= reg_product[11].DB_MAX_OUTPUT_PORT_TYPE
product[12] <= reg_product[12].DB_MAX_OUTPUT_PORT_TYPE
product[13] <= reg_product[13].DB_MAX_OUTPUT_PORT_TYPE
product[14] <= reg_product[14].DB_MAX_OUTPUT_PORT_TYPE
product[15] <= reg_product[15].DB_MAX_OUTPUT_PORT_TYPE
product[16] <= reg_product[16].DB_MAX_OUTPUT_PORT_TYPE
product[17] <= reg_product[17].DB_MAX_OUTPUT_PORT_TYPE
product[18] <= reg_product[18].DB_MAX_OUTPUT_PORT_TYPE
product[19] <= reg_product[19].DB_MAX_OUTPUT_PORT_TYPE
product[20] <= reg_product[20].DB_MAX_OUTPUT_PORT_TYPE
product[21] <= reg_product[21].DB_MAX_OUTPUT_PORT_TYPE
product[22] <= reg_product[22].DB_MAX_OUTPUT_PORT_TYPE
product[23] <= reg_product[23].DB_MAX_OUTPUT_PORT_TYPE
product[24] <= reg_product[24].DB_MAX_OUTPUT_PORT_TYPE
product[25] <= reg_product[25].DB_MAX_OUTPUT_PORT_TYPE
product[26] <= reg_product[26].DB_MAX_OUTPUT_PORT_TYPE
product[27] <= reg_product[27].DB_MAX_OUTPUT_PORT_TYPE
product[28] <= reg_product[28].DB_MAX_OUTPUT_PORT_TYPE
product[29] <= reg_product[29].DB_MAX_OUTPUT_PORT_TYPE
product[30] <= reg_product[30].DB_MAX_OUTPUT_PORT_TYPE
product[31] <= reg_product[31].DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mult_16:_mult_16|mult_16_control:c0
wr_multiplicand <= sl_input.DB_MAX_OUTPUT_PORT_TYPE
wr_product <= wr_product.DB_MAX_OUTPUT_PORT_TYPE
wr_iteration <= wr_iteration.DB_MAX_OUTPUT_PORT_TYPE
sl_add_shift <= sl_iteration.DB_MAX_OUTPUT_PORT_TYPE
sl_input <= sl_input.DB_MAX_OUTPUT_PORT_TYPE
sl_iteration <= sl_iteration.DB_MAX_OUTPUT_PORT_TYPE
product0 => next_state.DATAA
product0 => next_state.DATAA
stop => next_state.OUTPUTSELECT
stop => next_state.OUTPUTSELECT
stop => Selector0.IN3
clock => current_state~1.DATAIN
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.IDLE.DATAIN


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|and_16:_and_16
result[0] <= g0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= g1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= g2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= g3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= g4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= g5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= g6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= g7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= g8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= g9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= g10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= g11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= g12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= g13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= g14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= g15.DB_MAX_OUTPUT_PORT_TYPE
a[0] => g0.IN0
a[1] => g1.IN0
a[2] => g2.IN0
a[3] => g3.IN0
a[4] => g4.IN0
a[5] => g5.IN0
a[6] => g6.IN0
a[7] => g7.IN0
a[8] => g8.IN0
a[9] => g9.IN0
a[10] => g10.IN0
a[11] => g11.IN0
a[12] => g12.IN0
a[13] => g13.IN0
a[14] => g14.IN0
a[15] => g15.IN0
b[0] => g0.IN1
b[1] => g1.IN1
b[2] => g2.IN1
b[3] => g3.IN1
b[4] => g4.IN1
b[5] => g5.IN1
b[6] => g6.IN1
b[7] => g7.IN1
b[8] => g8.IN1
b[9] => g9.IN1
b[10] => g10.IN1
b[11] => g11.IN1
b[12] => g12.IN1
b[13] => g13.IN1
b[14] => g14.IN1
b[15] => g15.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|or_16:_or_16
result[0] <= g0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= g1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= g2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= g3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= g4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= g5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= g6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= g7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= g8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= g9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= g10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= g11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= g12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= g13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= g14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= g15.DB_MAX_OUTPUT_PORT_TYPE
a[0] => g0.IN0
a[1] => g1.IN0
a[2] => g2.IN0
a[3] => g3.IN0
a[4] => g4.IN0
a[5] => g5.IN0
a[6] => g6.IN0
a[7] => g7.IN0
a[8] => g8.IN0
a[9] => g9.IN0
a[10] => g10.IN0
a[11] => g11.IN0
a[12] => g12.IN0
a[13] => g13.IN0
a[14] => g14.IN0
a[15] => g15.IN0
b[0] => g0.IN1
b[1] => g1.IN1
b[2] => g2.IN1
b[3] => g3.IN1
b[4] => g4.IN1
b[5] => g5.IN1
b[6] => g6.IN1
b[7] => g7.IN1
b[8] => g8.IN1
b[9] => g9.IN1
b[10] => g10.IN1
b[11] => g11.IN1
b[12] => g12.IN1
b[13] => g13.IN1
b[14] => g14.IN1
b[15] => g15.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16
result[0] <= mux2to1_16:g6.port0
result[1] <= mux2to1_16:g6.port0
result[2] <= mux2to1_16:g6.port0
result[3] <= mux2to1_16:g6.port0
result[4] <= mux2to1_16:g6.port0
result[5] <= mux2to1_16:g6.port0
result[6] <= mux2to1_16:g6.port0
result[7] <= mux2to1_16:g6.port0
result[8] <= mux2to1_16:g6.port0
result[9] <= mux2to1_16:g6.port0
result[10] <= mux2to1_16:g6.port0
result[11] <= mux2to1_16:g6.port0
result[12] <= mux2to1_16:g6.port0
result[13] <= mux2to1_16:g6.port0
result[14] <= mux2to1_16:g6.port0
result[15] <= mux2to1_16:g6.port0
sel[0] => sel[0].IN4
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in5[8] => in5[8].IN1
in5[9] => in5[9].IN1
in5[10] => in5[10].IN1
in5[11] => in5[11].IN1
in5[12] => in5[12].IN1
in5[13] => in5[13].IN1
in5[14] => in5[14].IN1
in5[15] => in5[15].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in6[8] => in6[8].IN1
in6[9] => in6[9].IN1
in6[10] => in6[10].IN1
in6[11] => in6[11].IN1
in6[12] => in6[12].IN1
in6[13] => in6[13].IN1
in6[14] => in6[14].IN1
in6[15] => in6[15].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
in7[8] => in7[8].IN1
in7[9] => in7[9].IN1
in7[10] => in7[10].IN1
in7[11] => in7[11].IN1
in7[12] => in7[12].IN1
in7[13] => in7[13].IN1
in7[14] => in7[14].IN1
in7[15] => in7[15].IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0
result[0] <= mux2to1:g0.port0
result[1] <= mux2to1:g1.port0
result[2] <= mux2to1:g2.port0
result[3] <= mux2to1:g3.port0
result[4] <= mux2to1:g4.port0
result[5] <= mux2to1:g5.port0
result[6] <= mux2to1:g6.port0
result[7] <= mux2to1:g7.port0
result[8] <= mux2to1:g8.port0
result[9] <= mux2to1:g9.port0
result[10] <= mux2to1:g10.port0
result[11] <= mux2to1:g11.port0
result[12] <= mux2to1:g12.port0
result[13] <= mux2to1:g13.port0
result[14] <= mux2to1:g14.port0
result[15] <= mux2to1:g15.port0
sel => sel.IN16
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g15
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g14
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g13
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g12
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g11
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g10
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g9
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g8
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g7
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g6
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g5
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g4
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g3
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g2
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g1
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g0|mux2to1:g0
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1
result[0] <= mux2to1:g0.port0
result[1] <= mux2to1:g1.port0
result[2] <= mux2to1:g2.port0
result[3] <= mux2to1:g3.port0
result[4] <= mux2to1:g4.port0
result[5] <= mux2to1:g5.port0
result[6] <= mux2to1:g6.port0
result[7] <= mux2to1:g7.port0
result[8] <= mux2to1:g8.port0
result[9] <= mux2to1:g9.port0
result[10] <= mux2to1:g10.port0
result[11] <= mux2to1:g11.port0
result[12] <= mux2to1:g12.port0
result[13] <= mux2to1:g13.port0
result[14] <= mux2to1:g14.port0
result[15] <= mux2to1:g15.port0
sel => sel.IN16
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g15
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g14
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g13
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g12
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g11
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g10
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g9
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g8
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g7
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g6
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g5
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g4
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g3
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g2
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g1
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g1|mux2to1:g0
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2
result[0] <= mux2to1:g0.port0
result[1] <= mux2to1:g1.port0
result[2] <= mux2to1:g2.port0
result[3] <= mux2to1:g3.port0
result[4] <= mux2to1:g4.port0
result[5] <= mux2to1:g5.port0
result[6] <= mux2to1:g6.port0
result[7] <= mux2to1:g7.port0
result[8] <= mux2to1:g8.port0
result[9] <= mux2to1:g9.port0
result[10] <= mux2to1:g10.port0
result[11] <= mux2to1:g11.port0
result[12] <= mux2to1:g12.port0
result[13] <= mux2to1:g13.port0
result[14] <= mux2to1:g14.port0
result[15] <= mux2to1:g15.port0
sel => sel.IN16
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g15
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g14
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g13
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g12
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g11
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g10
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g9
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g8
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g7
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g6
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g5
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g4
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g3
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g2
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g1
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g2|mux2to1:g0
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3
result[0] <= mux2to1:g0.port0
result[1] <= mux2to1:g1.port0
result[2] <= mux2to1:g2.port0
result[3] <= mux2to1:g3.port0
result[4] <= mux2to1:g4.port0
result[5] <= mux2to1:g5.port0
result[6] <= mux2to1:g6.port0
result[7] <= mux2to1:g7.port0
result[8] <= mux2to1:g8.port0
result[9] <= mux2to1:g9.port0
result[10] <= mux2to1:g10.port0
result[11] <= mux2to1:g11.port0
result[12] <= mux2to1:g12.port0
result[13] <= mux2to1:g13.port0
result[14] <= mux2to1:g14.port0
result[15] <= mux2to1:g15.port0
sel => sel.IN16
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g15
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g14
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g13
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g12
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g11
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g10
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g9
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g8
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g7
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g6
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g5
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g4
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g3
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g2
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g1
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g3|mux2to1:g0
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4
result[0] <= mux2to1:g0.port0
result[1] <= mux2to1:g1.port0
result[2] <= mux2to1:g2.port0
result[3] <= mux2to1:g3.port0
result[4] <= mux2to1:g4.port0
result[5] <= mux2to1:g5.port0
result[6] <= mux2to1:g6.port0
result[7] <= mux2to1:g7.port0
result[8] <= mux2to1:g8.port0
result[9] <= mux2to1:g9.port0
result[10] <= mux2to1:g10.port0
result[11] <= mux2to1:g11.port0
result[12] <= mux2to1:g12.port0
result[13] <= mux2to1:g13.port0
result[14] <= mux2to1:g14.port0
result[15] <= mux2to1:g15.port0
sel => sel.IN16
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g15
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g14
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g13
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g12
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g11
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g10
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g9
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g8
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g7
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g6
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g5
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g4
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g3
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g2
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g1
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g4|mux2to1:g0
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5
result[0] <= mux2to1:g0.port0
result[1] <= mux2to1:g1.port0
result[2] <= mux2to1:g2.port0
result[3] <= mux2to1:g3.port0
result[4] <= mux2to1:g4.port0
result[5] <= mux2to1:g5.port0
result[6] <= mux2to1:g6.port0
result[7] <= mux2to1:g7.port0
result[8] <= mux2to1:g8.port0
result[9] <= mux2to1:g9.port0
result[10] <= mux2to1:g10.port0
result[11] <= mux2to1:g11.port0
result[12] <= mux2to1:g12.port0
result[13] <= mux2to1:g13.port0
result[14] <= mux2to1:g14.port0
result[15] <= mux2to1:g15.port0
sel => sel.IN16
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g15
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g14
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g13
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g12
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g11
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g10
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g9
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g8
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g7
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g6
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g5
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g4
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g3
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g2
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g1
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g5|mux2to1:g0
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6
result[0] <= mux2to1:g0.port0
result[1] <= mux2to1:g1.port0
result[2] <= mux2to1:g2.port0
result[3] <= mux2to1:g3.port0
result[4] <= mux2to1:g4.port0
result[5] <= mux2to1:g5.port0
result[6] <= mux2to1:g6.port0
result[7] <= mux2to1:g7.port0
result[8] <= mux2to1:g8.port0
result[9] <= mux2to1:g9.port0
result[10] <= mux2to1:g10.port0
result[11] <= mux2to1:g11.port0
result[12] <= mux2to1:g12.port0
result[13] <= mux2to1:g13.port0
result[14] <= mux2to1:g14.port0
result[15] <= mux2to1:g15.port0
sel => sel.IN16
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g15
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g14
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g13
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g12
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g11
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g10
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g9
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g8
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g7
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g6
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g5
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g4
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g3
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g2
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g1
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|alu_16:_alu_16|mux8to1_16:_mux8to1_16|mux2to1_16:g6|mux2to1:g0
result <= g5.DB_MAX_OUTPUT_PORT_TYPE
sel => g4.IN0
sel => g3.IN0
in0 => g3.IN1
in1 => g4.IN1


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component
wren_a => altsyncram_igs1:auto_generated.wren_a
rden_a => altsyncram_igs1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_igs1:auto_generated.data_a[0]
data_a[1] => altsyncram_igs1:auto_generated.data_a[1]
data_a[2] => altsyncram_igs1:auto_generated.data_a[2]
data_a[3] => altsyncram_igs1:auto_generated.data_a[3]
data_a[4] => altsyncram_igs1:auto_generated.data_a[4]
data_a[5] => altsyncram_igs1:auto_generated.data_a[5]
data_a[6] => altsyncram_igs1:auto_generated.data_a[6]
data_a[7] => altsyncram_igs1:auto_generated.data_a[7]
data_a[8] => altsyncram_igs1:auto_generated.data_a[8]
data_a[9] => altsyncram_igs1:auto_generated.data_a[9]
data_a[10] => altsyncram_igs1:auto_generated.data_a[10]
data_a[11] => altsyncram_igs1:auto_generated.data_a[11]
data_a[12] => altsyncram_igs1:auto_generated.data_a[12]
data_a[13] => altsyncram_igs1:auto_generated.data_a[13]
data_a[14] => altsyncram_igs1:auto_generated.data_a[14]
data_a[15] => altsyncram_igs1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_igs1:auto_generated.address_a[0]
address_a[1] => altsyncram_igs1:auto_generated.address_a[1]
address_a[2] => altsyncram_igs1:auto_generated.address_a[2]
address_a[3] => altsyncram_igs1:auto_generated.address_a[3]
address_a[4] => altsyncram_igs1:auto_generated.address_a[4]
address_a[5] => altsyncram_igs1:auto_generated.address_a[5]
address_a[6] => altsyncram_igs1:auto_generated.address_a[6]
address_a[7] => altsyncram_igs1:auto_generated.address_a[7]
address_a[8] => altsyncram_igs1:auto_generated.address_a[8]
address_a[9] => altsyncram_igs1:auto_generated.address_a[9]
address_a[10] => altsyncram_igs1:auto_generated.address_a[10]
address_a[11] => altsyncram_igs1:auto_generated.address_a[11]
address_a[12] => altsyncram_igs1:auto_generated.address_a[12]
address_a[13] => altsyncram_igs1:auto_generated.address_a[13]
address_a[14] => altsyncram_igs1:auto_generated.address_a[14]
address_a[15] => altsyncram_igs1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_igs1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_igs1:auto_generated.q_a[0]
q_a[1] <= altsyncram_igs1:auto_generated.q_a[1]
q_a[2] <= altsyncram_igs1:auto_generated.q_a[2]
q_a[3] <= altsyncram_igs1:auto_generated.q_a[3]
q_a[4] <= altsyncram_igs1:auto_generated.q_a[4]
q_a[5] <= altsyncram_igs1:auto_generated.q_a[5]
q_a[6] <= altsyncram_igs1:auto_generated.q_a[6]
q_a[7] <= altsyncram_igs1:auto_generated.q_a[7]
q_a[8] <= altsyncram_igs1:auto_generated.q_a[8]
q_a[9] <= altsyncram_igs1:auto_generated.q_a[9]
q_a[10] <= altsyncram_igs1:auto_generated.q_a[10]
q_a[11] <= altsyncram_igs1:auto_generated.q_a[11]
q_a[12] <= altsyncram_igs1:auto_generated.q_a[12]
q_a[13] <= altsyncram_igs1:auto_generated.q_a[13]
q_a[14] <= altsyncram_igs1:auto_generated.q_a[14]
q_a[15] <= altsyncram_igs1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component|altsyncram_igs1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_dla:decode3.data[0]
address_a[13] => decode_dla:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_dla:decode3.data[1]
address_a[14] => decode_dla:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_dla:decode3.data[2]
address_a[15] => decode_dla:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a80.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a112.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a81.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a113.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a82.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a114.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a83.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a115.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a84.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a116.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a85.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a117.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a86.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a118.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a87.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a119.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a88.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a120.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a89.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a121.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a90.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a122.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a91.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a123.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a92.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a124.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a93.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a125.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a94.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a126.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a95.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a127.PORTADATAIN
q_a[0] <= mux_chb:mux2.result[0]
q_a[1] <= mux_chb:mux2.result[1]
q_a[2] <= mux_chb:mux2.result[2]
q_a[3] <= mux_chb:mux2.result[3]
q_a[4] <= mux_chb:mux2.result[4]
q_a[5] <= mux_chb:mux2.result[5]
q_a[6] <= mux_chb:mux2.result[6]
q_a[7] <= mux_chb:mux2.result[7]
q_a[8] <= mux_chb:mux2.result[8]
q_a[9] <= mux_chb:mux2.result[9]
q_a[10] <= mux_chb:mux2.result[10]
q_a[11] <= mux_chb:mux2.result[11]
q_a[12] <= mux_chb:mux2.result[12]
q_a[13] <= mux_chb:mux2.result[13]
q_a[14] <= mux_chb:mux2.result[14]
q_a[15] <= mux_chb:mux2.result[15]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
rden_a => ram_block1a64.PORTARE
rden_a => ram_block1a65.PORTARE
rden_a => ram_block1a66.PORTARE
rden_a => ram_block1a67.PORTARE
rden_a => ram_block1a68.PORTARE
rden_a => ram_block1a69.PORTARE
rden_a => ram_block1a70.PORTARE
rden_a => ram_block1a71.PORTARE
rden_a => ram_block1a72.PORTARE
rden_a => ram_block1a73.PORTARE
rden_a => ram_block1a74.PORTARE
rden_a => ram_block1a75.PORTARE
rden_a => ram_block1a76.PORTARE
rden_a => ram_block1a77.PORTARE
rden_a => ram_block1a78.PORTARE
rden_a => ram_block1a79.PORTARE
rden_a => ram_block1a80.PORTARE
rden_a => ram_block1a81.PORTARE
rden_a => ram_block1a82.PORTARE
rden_a => ram_block1a83.PORTARE
rden_a => ram_block1a84.PORTARE
rden_a => ram_block1a85.PORTARE
rden_a => ram_block1a86.PORTARE
rden_a => ram_block1a87.PORTARE
rden_a => ram_block1a88.PORTARE
rden_a => ram_block1a89.PORTARE
rden_a => ram_block1a90.PORTARE
rden_a => ram_block1a91.PORTARE
rden_a => ram_block1a92.PORTARE
rden_a => ram_block1a93.PORTARE
rden_a => ram_block1a94.PORTARE
rden_a => ram_block1a95.PORTARE
rden_a => ram_block1a96.PORTARE
rden_a => ram_block1a97.PORTARE
rden_a => ram_block1a98.PORTARE
rden_a => ram_block1a99.PORTARE
rden_a => ram_block1a100.PORTARE
rden_a => ram_block1a101.PORTARE
rden_a => ram_block1a102.PORTARE
rden_a => ram_block1a103.PORTARE
rden_a => ram_block1a104.PORTARE
rden_a => ram_block1a105.PORTARE
rden_a => ram_block1a106.PORTARE
rden_a => ram_block1a107.PORTARE
rden_a => ram_block1a108.PORTARE
rden_a => ram_block1a109.PORTARE
rden_a => ram_block1a110.PORTARE
rden_a => ram_block1a111.PORTARE
rden_a => ram_block1a112.PORTARE
rden_a => ram_block1a113.PORTARE
rden_a => ram_block1a114.PORTARE
rden_a => ram_block1a115.PORTARE
rden_a => ram_block1a116.PORTARE
rden_a => ram_block1a117.PORTARE
rden_a => ram_block1a118.PORTARE
rden_a => ram_block1a119.PORTARE
rden_a => ram_block1a120.PORTARE
rden_a => ram_block1a121.PORTARE
rden_a => ram_block1a122.PORTARE
rden_a => ram_block1a123.PORTARE
rden_a => ram_block1a124.PORTARE
rden_a => ram_block1a125.PORTARE
rden_a => ram_block1a126.PORTARE
rden_a => ram_block1a127.PORTARE
rden_a => address_reg_a[2].ENA
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
wren_a => decode_dla:decode3.enable
wren_a => _.IN0


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component|altsyncram_igs1:auto_generated|decode_dla:decode3
data[0] => w_anode824w[1].IN0
data[0] => w_anode841w[1].IN1
data[0] => w_anode851w[1].IN0
data[0] => w_anode861w[1].IN1
data[0] => w_anode871w[1].IN0
data[0] => w_anode881w[1].IN1
data[0] => w_anode891w[1].IN0
data[0] => w_anode901w[1].IN1
data[1] => w_anode824w[2].IN0
data[1] => w_anode841w[2].IN0
data[1] => w_anode851w[2].IN1
data[1] => w_anode861w[2].IN1
data[1] => w_anode871w[2].IN0
data[1] => w_anode881w[2].IN0
data[1] => w_anode891w[2].IN1
data[1] => w_anode901w[2].IN1
data[2] => w_anode824w[3].IN0
data[2] => w_anode841w[3].IN0
data[2] => w_anode851w[3].IN0
data[2] => w_anode861w[3].IN0
data[2] => w_anode871w[3].IN1
data[2] => w_anode881w[3].IN1
data[2] => w_anode891w[3].IN1
data[2] => w_anode901w[3].IN1
enable => w_anode824w[1].IN0
enable => w_anode841w[1].IN0
enable => w_anode851w[1].IN0
enable => w_anode861w[1].IN0
enable => w_anode871w[1].IN0
enable => w_anode881w[1].IN0
enable => w_anode891w[1].IN0
enable => w_anode901w[1].IN0
eq[0] <= w_anode824w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode841w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode851w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode861w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode871w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode881w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component|altsyncram_igs1:auto_generated|decode_dla:rden_decode
data[0] => w_anode824w[1].IN0
data[0] => w_anode841w[1].IN1
data[0] => w_anode851w[1].IN0
data[0] => w_anode861w[1].IN1
data[0] => w_anode871w[1].IN0
data[0] => w_anode881w[1].IN1
data[0] => w_anode891w[1].IN0
data[0] => w_anode901w[1].IN1
data[1] => w_anode824w[2].IN0
data[1] => w_anode841w[2].IN0
data[1] => w_anode851w[2].IN1
data[1] => w_anode861w[2].IN1
data[1] => w_anode871w[2].IN0
data[1] => w_anode881w[2].IN0
data[1] => w_anode891w[2].IN1
data[1] => w_anode901w[2].IN1
data[2] => w_anode824w[3].IN0
data[2] => w_anode841w[3].IN0
data[2] => w_anode851w[3].IN0
data[2] => w_anode861w[3].IN0
data[2] => w_anode871w[3].IN1
data[2] => w_anode881w[3].IN1
data[2] => w_anode891w[3].IN1
data[2] => w_anode901w[3].IN1
enable => w_anode824w[1].IN0
enable => w_anode841w[1].IN0
enable => w_anode851w[1].IN0
enable => w_anode861w[1].IN0
enable => w_anode871w[1].IN0
enable => w_anode881w[1].IN0
enable => w_anode891w[1].IN0
enable => w_anode901w[1].IN0
eq[0] <= w_anode824w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode841w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode851w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode861w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode871w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode881w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath|data_mem:_data_mem|altsyncram:altsyncram_component|altsyncram_igs1:auto_generated|mux_chb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
data[64] => l1_w0_n2_mux_dataout.IN1
data[65] => l1_w1_n2_mux_dataout.IN1
data[66] => l1_w2_n2_mux_dataout.IN1
data[67] => l1_w3_n2_mux_dataout.IN1
data[68] => l1_w4_n2_mux_dataout.IN1
data[69] => l1_w5_n2_mux_dataout.IN1
data[70] => l1_w6_n2_mux_dataout.IN1
data[71] => l1_w7_n2_mux_dataout.IN1
data[72] => l1_w8_n2_mux_dataout.IN1
data[73] => l1_w9_n2_mux_dataout.IN1
data[74] => l1_w10_n2_mux_dataout.IN1
data[75] => l1_w11_n2_mux_dataout.IN1
data[76] => l1_w12_n2_mux_dataout.IN1
data[77] => l1_w13_n2_mux_dataout.IN1
data[78] => l1_w14_n2_mux_dataout.IN1
data[79] => l1_w15_n2_mux_dataout.IN1
data[80] => l1_w0_n2_mux_dataout.IN1
data[81] => l1_w1_n2_mux_dataout.IN1
data[82] => l1_w2_n2_mux_dataout.IN1
data[83] => l1_w3_n2_mux_dataout.IN1
data[84] => l1_w4_n2_mux_dataout.IN1
data[85] => l1_w5_n2_mux_dataout.IN1
data[86] => l1_w6_n2_mux_dataout.IN1
data[87] => l1_w7_n2_mux_dataout.IN1
data[88] => l1_w8_n2_mux_dataout.IN1
data[89] => l1_w9_n2_mux_dataout.IN1
data[90] => l1_w10_n2_mux_dataout.IN1
data[91] => l1_w11_n2_mux_dataout.IN1
data[92] => l1_w12_n2_mux_dataout.IN1
data[93] => l1_w13_n2_mux_dataout.IN1
data[94] => l1_w14_n2_mux_dataout.IN1
data[95] => l1_w15_n2_mux_dataout.IN1
data[96] => l1_w0_n3_mux_dataout.IN1
data[97] => l1_w1_n3_mux_dataout.IN1
data[98] => l1_w2_n3_mux_dataout.IN1
data[99] => l1_w3_n3_mux_dataout.IN1
data[100] => l1_w4_n3_mux_dataout.IN1
data[101] => l1_w5_n3_mux_dataout.IN1
data[102] => l1_w6_n3_mux_dataout.IN1
data[103] => l1_w7_n3_mux_dataout.IN1
data[104] => l1_w8_n3_mux_dataout.IN1
data[105] => l1_w9_n3_mux_dataout.IN1
data[106] => l1_w10_n3_mux_dataout.IN1
data[107] => l1_w11_n3_mux_dataout.IN1
data[108] => l1_w12_n3_mux_dataout.IN1
data[109] => l1_w13_n3_mux_dataout.IN1
data[110] => l1_w14_n3_mux_dataout.IN1
data[111] => l1_w15_n3_mux_dataout.IN1
data[112] => l1_w0_n3_mux_dataout.IN1
data[113] => l1_w1_n3_mux_dataout.IN1
data[114] => l1_w2_n3_mux_dataout.IN1
data[115] => l1_w3_n3_mux_dataout.IN1
data[116] => l1_w4_n3_mux_dataout.IN1
data[117] => l1_w5_n3_mux_dataout.IN1
data[118] => l1_w6_n3_mux_dataout.IN1
data[119] => l1_w7_n3_mux_dataout.IN1
data[120] => l1_w8_n3_mux_dataout.IN1
data[121] => l1_w9_n3_mux_dataout.IN1
data[122] => l1_w10_n3_mux_dataout.IN1
data[123] => l1_w11_n3_mux_dataout.IN1
data[124] => l1_w12_n3_mux_dataout.IN1
data[125] => l1_w13_n3_mux_dataout.IN1
data[126] => l1_w14_n3_mux_dataout.IN1
data[127] => l1_w15_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l3_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l3_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l3_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l3_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l3_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0


