[INFO]: Run Directory: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running linter (Verilator) (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/synthesis/linter.log)...
[INFO]: 0 errors found by linter
[WARNING]: 8 warnings found by linter
[INFO]: Running Synthesis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/synthesis/2-sta.log)...
[INFO]: Creating a netlist with power/ground pins.
[INFO]: Running Initial Floorplanning (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 1388.74 and height 1376.32.
[INFO]: Running IO Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/floorplan/4-place_io.log)...
[INFO]: Performing Manual Macro Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/placement/5-macro_placement.log)...
[INFO]: Running Tap/Decap Insertion (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/floorplan/6-tap.log)...
[INFO]: Power planning with power {vccd1 vdda1} and ground {vssd1 vssa1}...
[INFO]: Generating PDN (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/floorplan/7-pdn.log)...
[INFO]: Running Global Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/placement/8-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/placement/9-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/placement/10-resizer.log)...
[INFO]: Running Detailed Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/placement/11-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/placement/12-dpl_sta.log)...
[INFO]: Running Clock Tree Synthesis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/cts/13-cts.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/cts/14-cts_sta.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/cts/15-resizer.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/16-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/17-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/18-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/19-rsz_timing_sta.log)...
[INFO]: Running Heuristic Diode Insertion (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/20-diodes.log)...
[INFO]: Running Detailed Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/21-diode_legalization.log)...
[INFO]: Running Global Routing (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/22-global.log)...
[INFO]: Starting OpenROAD Antenna Repair Iterations...
[INFO]: Writing Verilog (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/22-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/24-grt_sta.log)...
[INFO]: Running Fill Insertion (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/25-fill.log)...
[INFO]: Running Detailed Routing (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/26-detailed.log)...
[INFO]: No DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/routing/27-wire_lengths.log)...
[INFO]: Running SPEF Extraction at the min process corner (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/28-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/29-rcx_mcsta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/30-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/31-rcx_mcsta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/32-parasitics_extraction.nom.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/33-rcx_mcsta.nom.log)...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/34-rcx_sta.log)...
[WARNING]: Module sky130_fd_sc_hd__tapvpwrvgnd_1 blackboxed during sta
[WARNING]: Module sky130_ef_sc_hd__decap_12 blackboxed during sta
[WARNING]: Module sky130_fd_sc_hd__fill_1 blackboxed during sta
[WARNING]: Module sky130_fd_sc_hd__fill_2 blackboxed during sta
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/35-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/35-lef.log)...
[INFO]: Streaming out GDSII with KLayout (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/36-gdsii-klayout.log)...
[INFO]: Running XOR on the layouts using KLayout (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/37-xor.log)...
[INFO]: No XOR differences between KLayout and Magic gds.
[INFO]: Running Magic Spice Export from LEF (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/38-spice.log)...
[INFO]: Writing Powered Verilog (logs: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/39-write_powered_def.log, ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/39-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/39-write_powered_verilog.log)...
[INFO]: Running LVS (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/41-lvs.lef.log)...
[INFO]: Running Magic DRC (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/logs/signoff/42-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[ERROR]: There are violations in the design after Magic DRC.
[ERROR]: Total Number of violations is 10
[ERROR]: Step 42 (drc) failed with error:
-code 1 -level 0 -errorcode NONE -errorinfo {
    while executing
"throw_error"
    (procedure "quit_on_magic_drc" line 12)
    invoked from within
"quit_on_magic_drc -log $::env(drc_prefix).tr"
    (procedure "run_magic_drc" line 27)
    invoked from within
"run_magic_drc"
    (procedure "run_drc_step" line 9)
    invoked from within
"run_drc_step"} -errorline 1
[INFO]: Saving current set of views in '../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/results/final'...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at '../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/reports/manufacturability.rpt'.
[INFO]: Created metrics report at '../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_17_20_18/reports/metrics.csv'.
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
[INFO]: The failure may have been because of the following warnings:
