<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="8"/>
		<param name="number_of_L1Directories" value="0"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="Private_L2" value="0"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="1"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="1"/>
		<param name="homogeneous_L3s" value="1"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="1"/>
		<param name="core_tech_node" value="28"/>
		<param name="target_core_clockrate" value="2000"/>
		<param name="temperature" value="300"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="2"/>
		<param name="longer_channel_device" value="1"/>
		<param name="Embedded" value="1"/>
		<param name="opt_clockrate" value="1"/>
		<param name="machine_bits" value="32"/>
		<param name="virtual_address_width" value="32"/>
		<param name="physical_address_width" value="40"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<stat name="total_cycles" value="stats.system.cpu.totalNumCycles"/>
		<stat name="idle_cycles" value="stats.system.cpu.totalIdleCycles"/>
		<stat name="busy_cycles" value="stats.system.cpu.totalNumCycles-stats.system.cpu.totalIdleCycles"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="0"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="2"/>
			<param name="issue_width" value="4"/>
			<param name="peak_issue_width" value="7"/>
			<param name="commit_width" value="4"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/> 
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="15,24"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>		
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="20"/>
			<param name="fp_instruction_window_size" value="15"/>
			<param name="ROB_size" value="60"/>
			<param name="archi_Regs_IRF_size" value="32"/>			
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="64"/>
			<param name="phy_Regs_FRF_size" value="64"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="4"/>
			<param name="load_buffer_size" value="0"/>	
			<param name="memory_ports" value="1"/>	
			<param name="RAS_size" value="4"/>						
			<stat name="total_instructions" value="stats.system.cpu.committed_instructions"/>
			<stat name="int_instructions" value="stats.system.cpu.int_instructions"/>
			<stat name="fp_instructions" value="stats.system.cpu.fp_instructions"/>
			<stat name="branch_instructions" value="stats.system.cpu.branch_instructions"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="stats.system.cpu.load_instructions"/>
			<stat name="store_instructions" value="stats.system.cpu.store_instructions"/>
			<stat name="committed_instructions" value="stats.system.cpu.committed_instructions"/>
			<stat name="committed_int_instructions" value="0"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="0"/>
			<stat name="idle_cycles" value="0"/>
			<stat name="busy_cycles" value="0"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_reads" value="0"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="0"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_accesses" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_accesses" value="0"/>
			<stat name="int_regfile_reads" value="stats.system.cpu.int_regfile_reads"/>
			<stat name="float_regfile_reads" value="stats.system.cpu.float_regfile_reads"/>
			<stat name="int_regfile_writes" value="stats.system.cpu.int_regfile_writes"/>
			<stat name="float_regfile_writes" value="stats.system.cpu.float_regfile_writes"/>
			<stat name="function_calls" value="stats.system.cpu.function_calls"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="stats.system.cpu.ialu_accesses"/>
			<stat name="fpu_accesses" value="stats.system.cpu.fpu_accesses"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="0"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="0.9"/>
			<stat name="BR_duty_cycle" value="0.72"/>			
			<stat name="LSU_duty_cycle" value="0.71"/>
			<stat name="MemManU_I_duty_cycle" value="0.9"/>
			<stat name="MemManU_D_duty_cycle" value="0.71"/>
			<stat name="ALU_duty_cycle" value="0.76"/>
			<stat name="MUL_duty_cycle" value="0.82"/>
			<stat name="FPU_duty_cycle" value="0.0"/>
			<stat name="ALU_cdb_duty_cycle" value="0.76"/>
			<stat name="MUL_cdb_duty_cycle" value="0.82"/>
			<stat name="FPU_cdb_duty_cycle" value="0.0"/>
			<param name="number_of_BPT" value="0"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="4"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
				<param name="load_predictor" value="10,3,1024"/>
				<param name="global_predictor" value="4096,2"/>
				<param name="predictor_chooser" value="4096,2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="64"/>
				<stat name="total_accesses" value="stats.system.cpu.itlb.total_accesses"/>
				<stat name="total_misses" value="stats.system.cpu.itlb.total_misses"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.icache" name="icache">
				<param name="icache_config" value="32768,8,4,1,10,10,32,0"/>
				<param name="buffer_sizes" value="4,4,4,0"/>
				<stat name="read_accesses" value="stats.system.cpu.icache.read_accesses"/>
				<stat name="read_misses" value="stats.system.cpu.icache.read_misses"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="total_accesses" value="stats.system.cpu.dtlb.total_accesses"/>
				<stat name="total_misses" value="stats.system.cpu.dtlb.total_misses"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dcache" name="dcache">
				<param name="dcache_config" value="32768,8,4,1,10,10,32,1"/>
				<param name="buffer_sizes" value="4,4,4,4"/>
				<stat name="read_accesses" value="stats.system.cpu.dcache.read_accesses"/>
				<stat name="write_accesses" value="stats.system.cpu.dcache.write_accesses"/>
				<stat name="read_misses" value="stats.system.cpu.dcache.read_misses"/>
				<stat name="write_misses" value="stats.system.cpu.dcache.write_misses"/>
				<stat name="conflicts" value="0"/>
			</component>
			<param name="number_of_BTB" value="0"/>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="4096,4,2,2,1,1"/> 
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
	</component>
		<component id="system.L1Directory0" name="L1Directory0">
				<param name="Directory_type" value="0"/>
				<param name="Dir_config" value="2048,1,0,1,4,4,8"/>
			    <param name="buffer_sizes" value="8,8,8,8"/>	
			    <param name="clockrate" value="2000"/>
				<param name="ports" value="1,1,1"/>
				<param name="device_type" value="2"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
			    <stat name="duty_cycle" value="0.1"/>
		</component>
		<component id="system.L2Directory0" name="L2Directory0">
				<param name="Directory_type" value="1"/>
				<param name="Dir_config" value="1048576,16,16,1,2,100"/>
			    <param name="buffer_sizes" value="8,8,8,8"/>	
			    <param name="clockrate" value="3400"/>
				<param name="ports" value="1,1,1"/>
				<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
			    <stat name="duty_cycle" value="0.1"/>	
		</component>
		<component id="system.L20" name="L20">
				<param name="L2_config" value="2048000,32,16,8,8,8,32,1"/> 
				<param name="buffer_sizes" value="16,16,16,16"/>
				<param name="clockrate" value="2000"/>
				<param name="ports" value="1,1,1"/>
				<param name="device_type" value="0"/>
			<stat name="read_accesses" value="stats.system.l2.ReadReq_accesses::total"/>
			<stat name="write_accesses" value="stats.system.l2.Writeback_accesses::total"/>
			<stat name="read_misses" value="stats.system.l2.ReadReq_misses::total"/>
			<stat name="write_misses" value="stats.system.l2.overall_misses::total-stats.system.l2.ReadReq_misses::total"/>
			<stat name="conflicts" value="0"/>
			    <stat name="duty_cycle" value="1.0"/>	
		</component>
<component id="system.L30" name="L30">
				<param name="L3_config" value="16777216,64,16,16,16,100,1"/>
				<param name="clockrate" value="800"/>
				<param name="ports" value="1,1,1"/>
				<param name="device_type" value="0"/>
				<param name="buffer_sizes" value="16,16,16,16"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
				<stat name="duty_cycle" value="1.0"/>	
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="2000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="0"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="1"/>
			<param name="output_ports" value="1"/>
			<param name="flit_bits" value="64"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="stats.total_interconnect_accesses"/>
			<stat name="duty_cycle" value="0.2"/>
		</component>		
		<component id="system.mc" name="mc">
			<param name="type" value="1"/> 
			<param name="mc_clock" value="1250"/>
			<param name="peak_transfer_rate" value="10500"/>
			<param name="block_size" value="64"/>
			<param name="number_mcs" value="16"/>
			<param name="memory_channels_per_mc" value="1"/>
			<param name="number_ranks" value="8"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="128"/>
			<param name="addressbus_width" value="51"/>
			<stat name="memory_accesses" value="stats.system.mem_ctrls.total_reads+stats.system.mem_ctrls.total_writes"/>
			<stat name="memory_reads" value="stats.system.mem_ctrls.total_reads"/>
			<stat name="memory_writes" value="stats.system.mem_ctrls.total_writes"/>
			<param name="withPHY" value="1"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/> 
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/> 
			<stat name="total_load_perc" value="0.7"/> 
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/> 
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="8"/> 
			<stat name="duty_cycle" value="1.0"/> 
			<stat name="total_load_perc" value="0.7"/> 
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/> 
            <param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/> 
			<stat name="total_load_perc" value="0.7"/> 
		</component>
		</component>
</component>
