{
    "PDK"                      : "sky130A",
    "STD_CELL_LIBRARY"         : "sky130_fd_sc_hd",
    "CARAVEL_ROOT"             : "../../caravel",
    "CLOCK_NET"                : "osc_in",
    "CLOCK_PERIOD"             : "10",
    "CLOCK_PORT"               : "osc_in",
    "DESIGN_IS_CORE"           : "0",
    "DESIGN_NAME"              : "hp35_core",
    "DIE_AREA"                 : "0 0 1000 400",
    "DIODE_INSERTION_STRATEGY" : "4",
    "FP_PIN_ORDER_CFG"         : "pin_order.cfg",
    "FP_SIZING"                : "absolute",
    "GLB_RT_MAXLAYER"          : "5",
    "GND_NETS"                 : "vssd1",
    "PL_BASIC_PLACEMENT"       : "1",
    "PL_TARGET_DENSITY"        : "0.05",
    "RUN_CVC"                  : "1",
    "VDD_NETS"                 : "vccd1",
    "VERILOG_FILES"            : [
        "../../caravel/verilog/rtl/defines.v",
        "../../verilog/rtl/patently-obvious/*.v"
    ]

}
