
*** Running vivado
    with args -log alchitry_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alchitry_top.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Mar 26 19:22:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
Command: link_design -top alchitry_top -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 529.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/spyro/Alchitry/Lab4_BetaCPU/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/spyro/Alchitry/Lab4_BetaCPU/build/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/spyro/Alchitry/Lab4_BetaCPU/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/spyro/Alchitry/Lab4_BetaCPU/build/constraint/au_props.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 665.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 10 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 701.652 ; gain = 35.812

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2613ad6ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.965 ; gain = 544.312

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2613ad6ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1648.238 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2613ad6ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1648.238 ; gain = 0.000
Phase 1 Initialization | Checksum: 2613ad6ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1648.238 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2613ad6ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1648.238 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2613ad6ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1648.238 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2613ad6ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1648.238 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 28262ad55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1648.238 ; gain = 0.000
Retarget | Checksum: 28262ad55
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2a14d7d99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1648.238 ; gain = 0.000
Constant propagation | Checksum: 2a14d7d99
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1648.238 ; gain = 0.000
Phase 5 Sweep | Checksum: 2c32a387d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1648.238 ; gain = 0.000
Sweep | Checksum: 2c32a387d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2c32a387d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1648.238 ; gain = 0.000
BUFG optimization | Checksum: 2c32a387d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2c32a387d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1648.238 ; gain = 0.000
Shift Register Optimization | Checksum: 2c32a387d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2c32a387d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1648.238 ; gain = 0.000
Post Processing Netlist | Checksum: 2c32a387d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 319f9c50a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1648.238 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1648.238 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 319f9c50a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1648.238 ; gain = 0.000
Phase 9 Finalization | Checksum: 319f9c50a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1648.238 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 319f9c50a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1648.238 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 319f9c50a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1716.332 ; gain = 0.000
Ending Power Optimization Task | Checksum: 319f9c50a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.631 . Memory (MB): peak = 1716.332 ; gain = 68.094

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 319f9c50a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.332 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.332 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 319f9c50a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.332 ; gain = 1050.492
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
Command: report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/spyro/Documents/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/spyro/Alchitry/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.runs/impl_1/alchitry_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.332 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1716.332 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spyro/Alchitry/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.runs/impl_1/alchitry_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.332 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 22aab8a30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1716.332 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c06a4fab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20ba22b74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20ba22b74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 1716.332 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20ba22b74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.593 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2017352a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.800 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e8e0671f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.906 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 285899d60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.914 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 21d862210

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1ec921a62

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 140 LUTNM shape to break, 70 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 80, two critical 60, total 140, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 167 nets or LUTs. Breaked 140 LUTs, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.332 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          140  |             27  |                   167  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          140  |             27  |                   167  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2ee26e5fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.332 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 27c5045c2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.332 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27c5045c2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24c5c828e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28720d268

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 241c09740

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24b436904

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d1f1ce1b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 27bba0e92

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2f134ac6e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 248625c4f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 28b4e9f8e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1716.332 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 28b4e9f8e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25f93ac2d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.038 | TNS=-130.061 |
Phase 1 Physical Synthesis Initialization | Checksum: 23f5efe45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 273c40676

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1716.332 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 25f93ac2d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.669. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 24ee006f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1716.332 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1716.332 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 24ee006f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24ee006f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24ee006f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1716.332 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 24ee006f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.332 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1716.332 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2375fce28

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1716.332 ; gain = 0.000
Ending Placer Task | Checksum: 1c591a768

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1716.332 ; gain = 0.000
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_placed.rpt -pb alchitry_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file alchitry_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.332 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1716.332 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spyro/Alchitry/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.runs/impl_1/alchitry_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.18s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.332 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.725 | TNS=-19.732 |
Phase 1 Physical Synthesis Initialization | Checksum: 1143b86e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.725 | TNS=-19.732 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1143b86e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.725 | TNS=-19.732 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2]_4[27].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][27]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2]_4[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.669 | TNS=-19.215 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/Q[0].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][0]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.668 | TNS=-19.189 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30]_0[0].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][0]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.660 | TNS=-19.181 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/pc_system/Q[1].  Re-placed instance beta_manual/motherboard/beta/pc_system/D_pc_q_reg[3]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/pc_system/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.555 | TNS=-13.313 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/pc_system/Q[0].  Re-placed instance beta_manual/motherboard/beta/pc_system/D_pc_q_reg[2]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/pc_system/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.536 | TNS=-12.462 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_3_n_0. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_3_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.507 | TNS=-10.958 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_6[15].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][15]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_6[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.494 | TNS=-10.753 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.363 | TNS=-8.119 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.327 | TNS=-7.837 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28]_2[31].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][31]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28]_2[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.316 | TNS=-7.566 |
INFO: [Physopt 32-571] Net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][24]_i_3_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][24]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][24]_i_3_n_0. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][24]_i_3_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.305 | TNS=-7.335 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_6[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_6[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.273 | TNS=-7.029 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.267 | TNS=-5.817 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[5].  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[28]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.252 | TNS=-5.685 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[6].  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.252 | TNS=-5.626 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_16_n_0. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_16_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.239 | TNS=-5.152 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.235 | TNS=-4.960 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/data_memory/DOBDO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/pc_system/Q[12].  Re-placed instance beta_manual/motherboard/beta/pc_system/D_pc_q_reg[14]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/pc_system/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.229 | TNS=-4.943 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29]_1[9].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][9]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29]_1[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-4.736 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/shifter/M_shifter_shift[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/shifter/i_/D_registers_q[30][3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/read_data_reg[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[26]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-2.604 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29]_1[22].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][22]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29]_1[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.207 | TNS=-2.396 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_3_n_0.  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_3
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.199 | TNS=-2.348 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.179 | TNS=-2.000 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_3_n_0. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_3_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-1.796 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_7_n_0. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_7_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.139 | TNS=-1.682 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.120 | TNS=-1.467 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/shifter/read_data_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/shifter/i_/D_registers_q[30][6]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/pc_system/asel_out[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.117 | TNS=-1.443 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.114 | TNS=-1.367 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[16]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[16]_1. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/pc_system/D_registers_q[30][6]_i_21_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[26]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-1.372 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.106 | TNS=-1.277 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_24_n_0.  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_24_comp
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-1.270 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-1.068 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2]_4[10].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][10]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2]_4[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.970 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29]_1[10].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29][10]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29]_1[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.875 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30]_0[29].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][29]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30]_0[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-0.780 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2]_4[24].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][24]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2]_4[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.078 | TNS=-0.698 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[16]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[26]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.076 | TNS=-0.687 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_6[16].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][16]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_6[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-0.611 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.067 | TNS=-0.419 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/read_data_reg[16]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[15]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.065 | TNS=-0.367 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1]_5[29].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][29]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1]_5[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-0.302 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/Q[10].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][10]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.040 | TNS=-0.239 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_6[10].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][10]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_6[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.038 | TNS=-0.198 |
INFO: [Physopt 32-81] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.033 | TNS=-0.123 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[26]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.027 | TNS=-0.114 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_6[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_6[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.024 | TNS=-0.087 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[16]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/pc_system/read_data_reg[26]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.023 | TNS=-0.063 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[15]_rep_11.  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[15]_rep
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[15]_rep_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.019 | TNS=-0.044 |
INFO: [Physopt 32-81] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.016 | TNS=-0.034 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_24_n_0. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_24_comp_1.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/read_data_reg[16]_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.014 | TNS=-0.030 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_15_n_0. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_15_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.010 | TNS=-0.022 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26].  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[26]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.008 | TNS=-0.018 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.004 | TNS=-0.004 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/Q[29].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][29]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/Q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1716.332 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1143b86e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.332 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.332 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1143b86e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.332 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.010 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.735  |         19.732  |            6  |              0  |                    54  |           0  |           2  |  00:00:07  |
|  Total          |          0.735  |         19.732  |            6  |              0  |                    54  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.332 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1834644d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
292 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.332 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1716.332 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1716.332 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1716.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spyro/Alchitry/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.runs/impl_1/alchitry_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b468dd7e ConstDB: 0 ShapeSum: 1b2a106e RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 3ba509c8 | NumContArr: 8d57df73 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e4ede75

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1775.984 ; gain = 59.652

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e4ede75

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1775.984 ; gain = 59.652

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e4ede75

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1775.984 ; gain = 59.652
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c8808696

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1806.191 ; gain = 89.859
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.085  | TNS=0.000  | WHS=-0.082 | THS=-1.002 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1792
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1792
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 219d7db1b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1806.191 ; gain = 89.859

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 219d7db1b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1806.191 ; gain = 89.859

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26a8bb5e6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1806.191 ; gain = 89.859
Phase 4 Initial Routing | Checksum: 26a8bb5e6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1806.191 ; gain = 89.859

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1016
 Number of Nodes with overlaps = 422
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.776 | TNS=-26.762| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2c63ff536

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1837.070 ; gain = 120.738

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 477
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.809 | TNS=-10.952| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 290d4dec9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1837.070 ; gain = 120.738
Phase 5 Rip-up And Reroute | Checksum: 290d4dec9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1837.070 ; gain = 120.738

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2e4a7b387

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1837.070 ; gain = 120.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.742 | TNS=-23.927| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 165fa8aa7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 165fa8aa7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738
Phase 6 Delay and Skew Optimization | Checksum: 165fa8aa7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.705 | TNS=-21.370| WHS=0.046  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c600fc64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738
Phase 7 Post Hold Fix | Checksum: 1c600fc64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.91278 %
  Global Horizontal Routing Utilization  = 1.15695 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1c600fc64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c600fc64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2253bf2bb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2253bf2bb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.705 | TNS=-21.370| WHS=0.046  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2253bf2bb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738
Total Elapsed time in route_design: 26.191 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: a930a3f6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: a930a3f6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.070 ; gain = 120.738

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
307 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1837.070 ; gain = 120.738
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
Command: report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/spyro/Alchitry/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.runs/impl_1/alchitry_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
Command: report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/spyro/Alchitry/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.runs/impl_1/alchitry_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file alchitry_top_route_status.rpt -pb alchitry_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file alchitry_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Command: report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
324 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file alchitry_top_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file alchitry_top_bus_skew_routed.rpt -pb alchitry_top_bus_skew_routed.pb -rpx alchitry_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1876.027 ; gain = 38.957
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1876.027 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1876.027 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1876.027 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1876.027 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1876.027 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1876.027 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1876.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spyro/Alchitry/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.runs/impl_1/alchitry_top_routed.dcp' has been generated.
Command: write_bitstream -force alchitry_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11880768 bits.
Writing bitstream ./alchitry_top.bit...
Writing bitstream ./alchitry_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
339 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.277 ; gain = 486.250
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 19:24:25 2025...
