Time resolution is 1 ps
Starting SDRAM CMD Sequencer testbench...
T=0 | CMD=0111 | ADDR=0000 | BA=00 | A10=0 | RW=0 | REQ=0
Test 1: WRITE transaction
T=40000 | CMD=0111 | ADDR=0000 | BA=00 | A10=0 | RW=0 | REQ=1
Stopped at time : 45 ns : File "F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sources_1/new/sdram_cmd_sequencer.sv" Line 139
T=45000 | CMD=0011 | ADDR=0123 | BA=11 | A10=0 | RW=0 | REQ=1
T=50000 | CMD=0011 | ADDR=0123 | BA=11 | A10=0 | RW=0 | REQ=0
T=55000 | CMD=0100 | ADDR=008a | BA=11 | A10=0 | RW=0 | REQ=0
T=65000 | CMD=0010 | ADDR=0400 | BA=00 | A10=0 | RW=0 | REQ=0
T=75000 | CMD=0111 | ADDR=0000 | BA=00 | A10=0 | RW=0 | REQ=0
Test 2: READ transaction
T=110000 | CMD=0111 | ADDR=0000 | BA=00 | A10=1 | RW=1 | REQ=1
T=115000 | CMD=0011 | ADDR=00a5 | BA=01 | A10=1 | RW=1 | REQ=1
T=120000 | CMD=0011 | ADDR=00a5 | BA=01 | A10=1 | RW=1 | REQ=0
T=125000 | CMD=0101 | ADDR=0145 | BA=01 | A10=1 | RW=1 | REQ=0
T=135000 | CMD=0010 | ADDR=0400 | BA=00 | A10=1 | RW=1 | REQ=0
T=145000 | CMD=0111 | ADDR=0000 | BA=00 | A10=1 | RW=1 | REQ=0
Test 3: WRITE with A10 = 1
T=180000 | CMD=0111 | ADDR=0000 | BA=00 | A10=1 | RW=0 | REQ=1
T=185000 | CMD=0011 | ADDR=018f | BA=10 | A10=1 | RW=0 | REQ=1
T=190000 | CMD=0011 | ADDR=018f | BA=10 | A10=1 | RW=0 | REQ=0
T=195000 | CMD=0100 | ADDR=0069 | BA=10 | A10=1 | RW=0 | REQ=0
T=205000 | CMD=0010 | ADDR=0400 | BA=00 | A10=1 | RW=0 | REQ=0
T=215000 | CMD=0111 | ADDR=0000 | BA=00 | A10=1 | RW=0 | REQ=0
Test 4: READ with A10 = 1
T=250000 | CMD=0111 | ADDR=0000 | BA=00 | A10=1 | RW=1 | REQ=1
T=255000 | CMD=0011 | ADDR=01f9 | BA=00 | A10=1 | RW=1 | REQ=1
T=260000 | CMD=0011 | ADDR=01f9 | BA=00 | A10=1 | RW=1 | REQ=0
T=265000 | CMD=0101 | ADDR=0164 | BA=00 | A10=1 | RW=1 | REQ=0
T=275000 | CMD=0010 | ADDR=0400 | BA=00 | A10=1 | RW=1 | REQ=0
T=285000 | CMD=0111 | ADDR=0000 | BA=00 | A10=1 | RW=1 | REQ=0
All tests completed.
$stop called at time : 310 ns : File "F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sim_1/new/sdram_cmd_sequencer_tb.sv" Line 103
