INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab4/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab4/src/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab4/src/bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab4/src/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab4/src/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab4/src/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab4/src/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab4/src/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab4/src/msb_bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msb_bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab4/src/pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/user/Desktop/for_lab/Lab4/src/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
