<!doctype html>
<html>
<head>
<title>DMA_BD12_2 (MEMORY_TILE_MODULE) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Versal Adaptive SoC AI Engine-ML v2 Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___memory_tile_module.html")>MEMORY_TILE_MODULE Module</a> &gt; DMA_BD12_2 (MEMORY_TILE_MODULE) Register</p><h1>DMA_BD12_2 (MEMORY_TILE_MODULE) Register</h1>
<h2>DMA_BD12_2 (MEMORY_TILE_MODULE) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DMA_BD12_2</td></tr>
<tr valign=top><th class=sumparam>Offset Address</th><td class="hex noborder" id="registerOffset">0x00000A0188</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<p>The base address for this register can be found by using the following formula:</p>
<p>&nbsp;&nbsp;&nbsp;&nbsp;Register Base Address = 0x200_0000_0000 + (&lt;colnum> * 32 + &lt;rownum>) * 0x10_0000</p>
<p><b>Note</b>: &lt;colnum> and &lt;rownum> are the column and row indices of the module in the matrix of AI Engine tiles.</p>
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">rw<span class="tooltiptext2rr">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="hex noborder">0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DMA BD12 2</td></tr>
</table>
<p></p>
<h2>DMA_BD12_2 (MEMORY_TILE_MODULE) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>TLAST_Suppress</td><td class="center">31</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0</td><td>MM2S channel - when set suppress assert of TLAST at the end of transfer</td></tr>
<tr valign=top><td>D3_Stepsize_Zero</td><td class="center">30</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0</td><td>1=Offset each step for dimension 3 is zero, 0=Offset each step for dimension 3 is D3_Stepsize (MM2S only)</td></tr>
<tr valign=top><td>D2_Pad_Before_High</td><td class="center">29:28</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0</td><td>Constant Pad {D2_Pad_Before_High, D2_Pad_Before} wraps of dim1 before dim2 (MM2S only)</td></tr>
<tr valign=top><td>D1_Pad_Before_High</td><td class="center">27</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0</td><td>Constant Pad {D1_Pad_Before_High, D1_Pad_Before} wraps of dim0 before dim1 (MM2S only)</td></tr>
<tr valign=top><td>D0_Wrap</td><td class="center">26:17</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0</td><td>Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap</td></tr>
<tr valign=top><td>D0_Stepsize</td><td class="center">16:0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0</td><td>Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>