Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 20 22:29:50 2022
| Host         : DESKTOP-L6DCBM7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevel_control_sets_placed.rpt
| Design       : TopLevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   230 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1184 |          433 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             395 |          148 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------+------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                 Enable Signal                 |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-----------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  instrMemory/cache/lru_reg[0]_i_2_n_0  |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[9]_i_2_n_0  |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[10]_i_2_n_0 |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[13]_i_2_n_0 |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[3]_i_2_n_0  |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[7]_i_2_n_0  |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[6]_i_2_n_0  |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[5]_i_2_n_0  |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[14]_i_2_n_0 |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[11]_i_2_n_0 |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[2]_i_2_n_0  |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[8]_i_2_n_0  |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[1]_i_2_n_0  |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[12]_i_2_n_0 |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[4]_i_2_n_0  |                                               |                                    |                1 |              1 |         1.00 |
|  instrMemory/cache/lru_reg[15]_i_2_n_0 |                                               |                                    |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG                         | instrMemory/p_0_in                            | instrMemory/stall_count[8]_i_1_n_0 |                3 |              9 |         3.00 |
|  instrMemory/c_raddr__0                |                                               |                                    |                4 |             12 |         3.00 |
|  Clk_IBUF_BUFG                         | pipelinedReg/en                               | Rst_IBUF                           |               17 |             32 |         1.88 |
|  Clk_IBUF_BUFG                         |                                               |                                    |               10 |             35 |         3.50 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[2][1][3][29]_i_1_n_0  |                                    |                6 |             37 |         6.17 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[9][1][3][29]_i_1_n_0  |                                    |               24 |             37 |         1.54 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[10][1][3][29]_i_1_n_0 |                                    |               13 |             37 |         2.85 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[12][1][3][29]_i_1_n_0 |                                    |               13 |             37 |         2.85 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[5][1][3][29]_i_1_n_0  |                                    |               11 |             37 |         3.36 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[6][1][3][29]_i_1_n_0  |                                    |                9 |             37 |         4.11 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[0][1][3][29]_i_1_n_0  |                                    |               11 |             37 |         3.36 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[8][1][3][29]_i_1_n_0  |                                    |               20 |             37 |         1.85 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[4][1][3][29]_i_1_n_0  |                                    |               14 |             37 |         2.64 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[15][1][3][29]_i_1_n_0 |                                    |                9 |             37 |         4.11 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[13][1][3][29]_i_1_n_0 |                                    |                8 |             37 |         4.62 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[1][1][3][29]_i_1_n_0  |                                    |               12 |             37 |         3.08 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[7][1][3][29]_i_1_n_0  |                                    |               13 |             37 |         2.85 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[9][0][3]_i_1_n_0        |                                    |               22 |             37 |         1.68 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[5][0][3]_i_1_n_0        |                                    |               11 |             37 |         3.36 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[7][0][3]_i_1_n_0        |                                    |               17 |             37 |         2.18 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[3][0][3]_i_1_n_0        |                                    |               11 |             37 |         3.36 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[4][0][3]_i_1_n_0        |                                    |               12 |             37 |         3.08 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[0][0][3]_i_1_n_0        |                                    |               15 |             37 |         2.47 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[10][0][3]_i_1_n_0       |                                    |               16 |             37 |         2.31 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[11][1][3][29]_i_1_n_0 |                                    |               15 |             37 |         2.47 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[15][0][3]_i_1_n_0       |                                    |               12 |             37 |         3.08 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[2][0][3]_i_1_n_0        |                                    |               17 |             37 |         2.18 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[8][0][3]_i_1_n_0        |                                    |               20 |             37 |         1.85 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[6][0][3]_i_1_n_0        |                                    |               14 |             37 |         2.64 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[13][0][3]_i_1_n_0       |                                    |               17 |             37 |         2.18 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[12][0][3]_i_1_n_0       |                                    |               16 |             37 |         2.31 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[11][0][3]_i_1_n_0       |                                    |               17 |             37 |         2.18 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[1][0][3]_i_1_n_0        |                                    |               10 |             37 |         3.70 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[14][1][3][29]_i_1_n_0 |                                    |                8 |             37 |         4.62 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/cache[3][1][3][29]_i_1_n_0  |                                    |               13 |             37 |         2.85 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/tag[14][0][3]_i_1_n_0       |                                    |                7 |             37 |         5.29 |
|  Clk_IBUF_BUFG                         | pipelinedReg/write                            | Rst_IBUF                           |               41 |             64 |         1.56 |
|  Clk_IBUF_BUFG                         | instrMemory/cache/hit                         | Rst_IBUF                           |               87 |            290 |         3.33 |
+----------------------------------------+-----------------------------------------------+------------------------------------+------------------+----------------+--------------+


