TimeQuest Timing Analyzer report for adxl
Mon Jul 01 02:09:01 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff11|q'
 13. Slow 1200mV 85C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'
 14. Slow 1200mV 85C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'
 15. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff3|q'
 16. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff9|q'
 17. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff5|q'
 18. Slow 1200mV 85C Model Setup: 'clk_i'
 19. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff1|q'
 20. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff7|q'
 21. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff2|q'
 22. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff10|q'
 23. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff8|q'
 24. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff6|q'
 25. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff4|q'
 26. Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff0|q'
 27. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff11|q'
 28. Slow 1200mV 85C Model Hold: 'clk_i'
 29. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff3|q'
 30. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff9|q'
 31. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff7|q'
 32. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff0|q'
 33. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff4|q'
 34. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff10|q'
 35. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff6|q'
 36. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff8|q'
 37. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff5|q'
 38. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff2|q'
 39. Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff1|q'
 40. Slow 1200mV 85C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'
 41. Slow 1200mV 85C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_i'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff11|q'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff0|q'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff10|q'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff1|q'
 49. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff2|q'
 50. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff3|q'
 51. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff4|q'
 52. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff5|q'
 53. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff6|q'
 54. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff7|q'
 55. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff8|q'
 56. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff9|q'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Slow 1200mV 85C Model Metastability Report
 66. Slow 1200mV 0C Model Fmax Summary
 67. Slow 1200mV 0C Model Setup Summary
 68. Slow 1200mV 0C Model Hold Summary
 69. Slow 1200mV 0C Model Recovery Summary
 70. Slow 1200mV 0C Model Removal Summary
 71. Slow 1200mV 0C Model Minimum Pulse Width Summary
 72. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff11|q'
 73. Slow 1200mV 0C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'
 74. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff5|q'
 75. Slow 1200mV 0C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'
 76. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff9|q'
 77. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff3|q'
 78. Slow 1200mV 0C Model Setup: 'clk_i'
 79. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff1|q'
 80. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff7|q'
 81. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff2|q'
 82. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff10|q'
 83. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff8|q'
 84. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff6|q'
 85. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff4|q'
 86. Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff0|q'
 87. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff11|q'
 88. Slow 1200mV 0C Model Hold: 'clk_i'
 89. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff3|q'
 90. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff7|q'
 91. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff9|q'
 92. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff4|q'
 93. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff0|q'
 94. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff10|q'
 95. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff5|q'
 96. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff6|q'
 97. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff8|q'
 98. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff1|q'
 99. Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff2|q'
100. Slow 1200mV 0C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'
101. Slow 1200mV 0C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_i'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff11|q'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'
105. Slow 1200mV 0C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'
106. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff0|q'
107. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff10|q'
108. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff1|q'
109. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff2|q'
110. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff3|q'
111. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff4|q'
112. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff5|q'
113. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff6|q'
114. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff7|q'
115. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff8|q'
116. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff9|q'
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. Output Enable Times
122. Minimum Output Enable Times
123. Output Disable Times
124. Minimum Output Disable Times
125. Slow 1200mV 0C Model Metastability Report
126. Fast 1200mV 0C Model Setup Summary
127. Fast 1200mV 0C Model Hold Summary
128. Fast 1200mV 0C Model Recovery Summary
129. Fast 1200mV 0C Model Removal Summary
130. Fast 1200mV 0C Model Minimum Pulse Width Summary
131. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff11|q'
132. Fast 1200mV 0C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'
133. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff9|q'
134. Fast 1200mV 0C Model Setup: 'clk_i'
135. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff5|q'
136. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff3|q'
137. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff1|q'
138. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff7|q'
139. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff2|q'
140. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff10|q'
141. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff8|q'
142. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff4|q'
143. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff6|q'
144. Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff0|q'
145. Fast 1200mV 0C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'
146. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff11|q'
147. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff3|q'
148. Fast 1200mV 0C Model Hold: 'clk_i'
149. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff7|q'
150. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff10|q'
151. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff0|q'
152. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff4|q'
153. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff6|q'
154. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff8|q'
155. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff9|q'
156. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff5|q'
157. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff1|q'
158. Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff2|q'
159. Fast 1200mV 0C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'
160. Fast 1200mV 0C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'
161. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_i'
162. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff11|q'
163. Fast 1200mV 0C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'
164. Fast 1200mV 0C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'
165. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff0|q'
166. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff10|q'
167. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff1|q'
168. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff2|q'
169. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff3|q'
170. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff4|q'
171. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff5|q'
172. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff6|q'
173. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff7|q'
174. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff8|q'
175. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff9|q'
176. Setup Times
177. Hold Times
178. Clock to Output Times
179. Minimum Clock to Output Times
180. Output Enable Times
181. Minimum Output Enable Times
182. Output Disable Times
183. Minimum Output Disable Times
184. Fast 1200mV 0C Model Metastability Report
185. Multicorner Timing Analysis Summary
186. Setup Times
187. Hold Times
188. Clock to Output Times
189. Minimum Clock to Output Times
190. Board Trace Model Assignments
191. Input Transition Times
192. Signal Integrity Metrics (Slow 1200mv 0c Model)
193. Signal Integrity Metrics (Slow 1200mv 85c Model)
194. Signal Integrity Metrics (Fast 1200mv 0c Model)
195. Setup Transfers
196. Hold Transfers
197. Report TCCS
198. Report RSKM
199. Unconstrained Paths
200. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; adxl                                                              ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; Clock Name                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                          ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; clk_i                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_i }                                                        ;
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff0|q }                      ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff1|q }                      ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff2|q }                      ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff3|q }                      ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff4|q }                      ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff5|q }                      ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff6|q }                      ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff7|q }                      ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff8|q }                      ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff9|q }                      ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff10|q }                     ;
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:divFrequenceBlock|mytff:tff11|q }                     ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spiCom:spiCommunicationBlock|control:controlBlock|clk_o }      ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spiCom:spiCommunicationBlock|control:controlBlock|complete_o } ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                      ;
+------------+-----------------+---------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note                                           ;
+------------+-----------------+---------------------------------------------------------+------------------------------------------------+
; 412.88 MHz ; 412.88 MHz      ; div_freq:divFrequenceBlock|mytff:tff11|q                ;                                                ;
; 956.94 MHz ; 500.0 MHz       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; -1.422 ; -17.092       ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.323 ; -1.132        ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; -0.045 ; -0.142        ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; -0.011 ; -0.011        ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; 0.003  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; 0.007  ; 0.000         ;
; clk_i                                                        ; 0.011  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; 0.038  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; 0.048  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; 0.094  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; 0.166  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; 0.178  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; 0.179  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; 0.184  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; 0.187  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; -0.366 ; -1.202        ;
; clk_i                                                        ; -0.029 ; -0.029        ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; -0.013 ; -0.013        ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; -0.011 ; -0.011        ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; -0.006 ; -0.006        ;
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; 0.010  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; 0.011  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; 0.012  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; 0.021  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; 0.024  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; 0.032  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; 0.104  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; 0.111  ; 0.000         ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 0.371  ; 0.000         ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.457  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; clk_i                                                        ; -3.000 ; -4.000        ;
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; -1.000 ; -64.000       ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; -1.000 ; -48.000       ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -1.000 ; -8.000        ;
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; -1.000 ; -1.000        ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff11|q'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.422 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.353      ;
; -1.341 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.272      ;
; -1.326 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 2.256      ;
; -1.245 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 2.177      ;
; -1.244 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.175      ;
; -1.244 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.175      ;
; -1.243 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 2.175      ;
; -1.241 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.172      ;
; -1.241 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.172      ;
; -1.238 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.169      ;
; -1.228 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 2.158      ;
; -1.214 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 2.146      ;
; -1.212 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 2.144      ;
; -1.170 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.101      ;
; -1.167 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.098      ;
; -1.167 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.098      ;
; -1.104 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 2.034      ;
; -1.103 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 2.033      ;
; -1.102 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 2.032      ;
; -1.099 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 2.029      ;
; -1.095 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.026      ;
; -1.069 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 2.000      ;
; -1.065 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.996      ;
; -1.057 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.989      ;
; -1.057 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.989      ;
; -1.055 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.987      ;
; -1.041 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.972      ;
; -1.026 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.958      ;
; -1.019 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.949      ;
; -1.012 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.944      ;
; -1.003 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.430     ; 1.568      ;
; -1.000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.931      ;
; -0.981 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.913      ;
; -0.971 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.903      ;
; -0.966 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.896      ;
; -0.961 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.891      ;
; -0.957 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.889      ;
; -0.955 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.887      ;
; -0.949 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.880      ;
; -0.947 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.877      ;
; -0.946 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.876      ;
; -0.907 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.837      ;
; -0.898 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.829      ;
; -0.898 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.829      ;
; -0.892 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.823      ;
; -0.882 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.813      ;
; -0.869 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.800      ;
; -0.869 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.801      ;
; -0.867 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.798      ;
; -0.865 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.795      ;
; -0.845 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.776      ;
; -0.844 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.776      ;
; -0.836 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.767      ;
; -0.832 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.762      ;
; -0.824 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.756      ;
; -0.823 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.753      ;
; -0.823 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.753      ;
; -0.821 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.751      ;
; -0.821 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.751      ;
; -0.819 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.749      ;
; -0.815 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.745      ;
; -0.813 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.744      ;
; -0.810 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.741      ;
; -0.809 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.741      ;
; -0.807 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.738      ;
; -0.803 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.734      ;
; -0.801 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.731      ;
; -0.796 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.727      ;
; -0.796 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.726      ;
; -0.793 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.724      ;
; -0.792 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.723      ;
; -0.791 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.722      ;
; -0.789 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.720      ;
; -0.786 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.717      ;
; -0.784 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.715      ;
; -0.781 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.712      ;
; -0.778 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.709      ;
; -0.778 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.709      ;
; -0.769 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.701      ;
; -0.754 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.685      ;
; -0.753 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.683      ;
; -0.752 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.683      ;
; -0.751 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.681      ;
; -0.724 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.656      ;
; -0.685 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.615      ;
; -0.683 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.615      ;
; -0.683 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.615      ;
; -0.683 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.615      ;
; -0.683 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.615      ;
; -0.680 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.611      ;
; -0.676 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.606      ;
; -0.676 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.607      ;
; -0.673 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.604      ;
; -0.666 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.598      ;
; -0.663 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.593      ;
; -0.658 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.589      ;
; -0.652 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.583      ;
; -0.645 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.063     ; 1.577      ;
; -0.627 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.065     ; 1.557      ;
; -0.622 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.064     ; 1.553      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                            ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.323 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.174      ; 0.992      ;
; -0.178 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.174      ; 0.847      ;
; -0.175 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.174      ; 0.844      ;
; -0.175 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.174      ; 0.844      ;
; -0.174 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.174      ; 0.843      ;
; -0.040 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.175      ; 0.710      ;
; -0.039 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.175      ; 0.709      ;
; -0.028 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.175      ; 0.698      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.045 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.977      ;
; -0.044 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.976      ;
; -0.028 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.960      ;
; -0.025 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.957      ;
; 0.084  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.848      ;
; 0.085  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.847      ;
; 0.085  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.847      ;
; 0.094  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.838      ;
; 0.095  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.837      ;
; 0.099  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.833      ;
; 0.103  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.829      ;
; 0.103  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.829      ;
; 0.104  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.828      ;
; 0.104  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.828      ;
; 0.105  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.827      ;
; 0.105  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.827      ;
; 0.105  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.827      ;
; 0.105  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.827      ;
; 0.106  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.826      ;
; 0.107  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.825      ;
; 0.108  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.824      ;
; 0.123  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.809      ;
; 0.123  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.064     ; 0.808      ;
; 0.236  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.696      ;
; 0.241  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.691      ;
; 0.241  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.691      ;
; 0.242  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.690      ;
; 0.242  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.690      ;
; 0.242  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.690      ;
; 0.242  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.690      ;
; 0.243  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.689      ;
; 0.243  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.689      ;
; 0.243  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.689      ;
; 0.243  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.689      ;
; 0.244  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.688      ;
; 0.244  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.688      ;
; 0.244  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.688      ;
; 0.244  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.688      ;
; 0.244  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.688      ;
; 0.244  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.688      ;
; 0.244  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.688      ;
; 0.245  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.687      ;
; 0.245  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.687      ;
; 0.246  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.686      ;
; 0.246  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.686      ;
; 0.246  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.686      ;
; 0.246  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.063     ; 0.686      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff3|q'                                                                                                                                                  ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.011 ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; 0.500        ; 1.627      ; 2.352      ;
; 0.522  ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; 1.000        ; 1.627      ; 2.319      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff9|q'                                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.003 ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; 0.500        ; 1.968      ; 2.679      ;
; 0.493 ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; 1.000        ; 1.968      ; 2.689      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff5|q'                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.007 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; 0.500        ; 1.112      ; 1.819      ;
; 0.518 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; 1.000        ; 1.112      ; 1.808      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_i'                                                                                                                                                       ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.011 ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; 0.500        ; 1.520      ; 2.203      ;
; 0.529 ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; 1.000        ; 1.520      ; 2.185      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff1|q'                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.038 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; 0.500        ; 0.866      ; 1.542      ;
; 0.529 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; 1.000        ; 0.866      ; 1.551      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff7|q'                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.048 ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; 0.500        ; 1.159      ; 1.825      ;
; 0.555 ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; 1.000        ; 1.159      ; 1.818      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff2|q'                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.094 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; 0.500        ; 0.745      ; 1.365      ;
; 0.638 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; 1.000        ; 0.745      ; 1.321      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff10|q'                                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.166 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; 0.500        ; 0.746      ; 1.284      ;
; 0.713 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; 1.000        ; 0.746      ; 1.237      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff8|q'                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.178 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; 0.500        ; 0.745      ; 1.281      ;
; 0.721 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; 1.000        ; 0.745      ; 1.238      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff6|q'                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.179 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; 0.500        ; 0.745      ; 1.280      ;
; 0.724 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; 1.000        ; 0.745      ; 1.235      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff4|q'                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.184 ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; 0.500        ; 0.745      ; 1.275      ;
; 0.735 ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; 1.000        ; 0.745      ; 1.224      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff0|q'                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.187 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; 0.500        ; 0.745      ; 1.272      ;
; 0.736 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; 1.000        ; 0.745      ; 1.223      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff11|q'                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                                 ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.366 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.000                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 2.365      ; 2.375      ;
; -0.327 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.010                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 2.365      ; 2.414      ;
; -0.321 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.001                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 2.365      ; 2.420      ;
; -0.188 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 2.420      ; 2.608      ;
; 0.191  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.000                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 2.365      ; 2.432      ;
; 0.218  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.001                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 2.365      ; 2.459      ;
; 0.261  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 2.420      ; 2.557      ;
; 0.263  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.010                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 2.365      ; 2.504      ;
; 0.357  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.577      ;
; 0.360  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.580      ;
; 0.372  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.593      ;
; 0.372  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.593      ;
; 0.377  ; RWControl:stateControlBlock|state.000                          ; RWControl:stateControlBlock|data_o[6]                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.598      ;
; 0.380  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.601      ;
; 0.380  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.601      ;
; 0.381  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.602      ;
; 0.386  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.607      ;
; 0.390  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.611      ;
; 0.399  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.619      ;
; 0.399  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.620      ;
; 0.401  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.622      ;
; 0.484  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.704      ;
; 0.485  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.706      ;
; 0.487  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.708      ;
; 0.499  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.720      ;
; 0.504  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.724      ;
; 0.512  ; RWControl:stateControlBlock|state.001                          ; RWControl:stateControlBlock|addr_o[4]                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.733      ;
; 0.513  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.734      ;
; 0.514  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.735      ;
; 0.515  ; RWControl:stateControlBlock|state.010                          ; RWControl:stateControlBlock|addr_o[1]                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.736      ;
; 0.517  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.737      ;
; 0.517  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.738      ;
; 0.518  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.065      ; 0.740      ;
; 0.521  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.742      ;
; 0.523  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.744      ;
; 0.529  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.750      ;
; 0.530  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.750      ;
; 0.555  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.775      ;
; 0.566  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.786      ;
; 0.585  ; RWControl:stateControlBlock|addr_o[1]                          ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 0.484      ; 0.746      ;
; 0.592  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.812      ;
; 0.592  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.812      ;
; 0.614  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.834      ;
; 0.619  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.839      ;
; 0.632  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.853      ;
; 0.652  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.873      ;
; 0.653  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.874      ;
; 0.655  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.876      ;
; 0.656  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.877      ;
; 0.657  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.878      ;
; 0.657  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.878      ;
; 0.664  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.885      ;
; 0.668  ; RWControl:stateControlBlock|addr_o[4]                          ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[5]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 0.484      ; 0.829      ;
; 0.702  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.923      ;
; 0.713  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.934      ;
; 0.715  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.065      ; 0.937      ;
; 0.717  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.937      ;
; 0.736  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 0.956      ;
; 0.740  ; RWControl:stateControlBlock|data_o[6]                          ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[9]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 0.484      ; 0.901      ;
; 0.756  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 0.977      ;
; 0.791  ; RWControl:stateControlBlock|state.010                          ; RWControl:stateControlBlock|state.001                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.012      ;
; 0.791  ; RWControl:stateControlBlock|state.001                          ; RWControl:stateControlBlock|state.010                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.012      ;
; 0.796  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.017      ;
; 0.796  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.017      ;
; 0.797  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.018      ;
; 0.807  ; RWControl:stateControlBlock|state.000                          ; RWControl:stateControlBlock|state.000                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.028      ;
; 0.815  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.065      ; 1.037      ;
; 0.834  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.055      ;
; 0.842  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.063      ;
; 0.843  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.064      ;
; 0.858  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.079      ;
; 0.861  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.082      ;
; 0.863  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 1.083      ;
; 0.864  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.085      ;
; 0.872  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.093      ;
; 0.872  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.093      ;
; 0.882  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.103      ;
; 0.907  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.128      ;
; 0.911  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 1.131      ;
; 0.912  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.133      ;
; 0.916  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[5]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.430      ; 1.503      ;
; 0.916  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.430      ; 1.503      ;
; 0.916  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[9]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.430      ; 1.503      ;
; 0.937  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 1.157      ;
; 0.939  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.160      ;
; 0.942  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 1.162      ;
; 0.948  ; RWControl:stateControlBlock|state.001                          ; RWControl:stateControlBlock|state.001                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.169      ;
; 0.950  ; RWControl:stateControlBlock|state.010                          ; RWControl:stateControlBlock|state.010                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.171      ;
; 0.950  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.171      ;
; 0.952  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.173      ;
; 0.962  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.183      ;
; 0.975  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.196      ;
; 1.000  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.221      ;
; 1.002  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.223      ;
; 1.008  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.063      ; 1.228      ;
; 1.008  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.229      ;
; 1.009  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.230      ;
; 1.010  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.231      ;
; 1.012  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.064      ; 1.233      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_i'                                                                                                                                                         ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.029 ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; 0.000        ; 1.580      ; 1.927      ;
; 0.527  ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; -0.500       ; 1.580      ; 1.983      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff3|q'                                                                                                                                                   ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.013 ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; 0.000        ; 1.712      ; 2.055      ;
; 0.558  ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; -0.500       ; 1.712      ; 2.126      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff9|q'                                                                                                                                                      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.011 ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; 0.000        ; 2.068      ; 2.413      ;
; 0.506  ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; -0.500       ; 2.068      ; 2.430      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff7|q'                                                                                                                                                   ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.006 ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; 0.000        ; 1.225      ; 1.575      ;
; 0.536  ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; -0.500       ; 1.225      ; 1.617      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff0|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.010 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; 0.000        ; 0.794      ; 1.160      ;
; 0.567 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; -0.500       ; 0.794      ; 1.217      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff4|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.011 ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; 0.000        ; 0.794      ; 1.161      ;
; 0.570 ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; -0.500       ; 0.794      ; 1.220      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff10|q'                                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.012 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; 0.000        ; 0.795      ; 1.173      ;
; 0.567 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; -0.500       ; 0.795      ; 1.228      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff6|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.021 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; 0.000        ; 0.794      ; 1.171      ;
; 0.575 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; -0.500       ; 0.794      ; 1.225      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff8|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.024 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; 0.000        ; 0.794      ; 1.174      ;
; 0.577 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; -0.500       ; 0.794      ; 1.227      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff5|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.032 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; 0.000        ; 1.176      ; 1.564      ;
; 0.581 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; -0.500       ; 1.176      ; 1.613      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff2|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.104 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; 0.000        ; 0.794      ; 1.254      ;
; 0.657 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; -0.500       ; 0.794      ; 1.307      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff1|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.111 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; 0.000        ; 0.920      ; 1.387      ;
; 0.638 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; -0.500       ; 0.920      ; 1.414      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.371 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.595      ;
; 0.379 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.599      ;
; 0.477 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.697      ;
; 0.478 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.698      ;
; 0.478 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.698      ;
; 0.478 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.698      ;
; 0.478 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.698      ;
; 0.479 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.699      ;
; 0.479 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.699      ;
; 0.479 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.699      ;
; 0.480 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.700      ;
; 0.485 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.705      ;
; 0.485 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.705      ;
; 0.502 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.722      ;
; 0.502 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.062      ; 0.721      ;
; 0.524 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.744      ;
; 0.525 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.745      ;
; 0.526 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.746      ;
; 0.534 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.754      ;
; 0.637 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.857      ;
; 0.637 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.857      ;
; 0.652 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.872      ;
; 0.654 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.063      ; 0.874      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                            ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.457 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.466      ; 0.600      ;
; 0.470 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.466      ; 0.613      ;
; 0.471 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.466      ; 0.614      ;
; 0.601 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.465      ; 0.743      ;
; 0.601 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.465      ; 0.743      ;
; 0.602 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.465      ; 0.744      ;
; 0.603 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.465      ; 0.745      ;
; 0.761 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.465      ; 0.903      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_i'                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_i ; Rise       ; clk_i                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_i ; Rise       ; div_freq:divFrequenceBlock|mytff:tff0|q ;
; 0.137  ; 0.321        ; 0.184          ; Low Pulse Width  ; clk_i ; Rise       ; div_freq:divFrequenceBlock|mytff:tff0|q ;
; 0.299  ; 0.299        ; 0.000          ; Low Pulse Width  ; clk_i ; Rise       ; divFrequenceBlock|tff0|q|clk            ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; clk_i ; Rise       ; clk_i~input|o                           ;
; 0.460  ; 0.676        ; 0.216          ; High Pulse Width ; clk_i ; Rise       ; div_freq:divFrequenceBlock|mytff:tff0|q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_i ; Rise       ; clk_i~input|i                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_i ; Rise       ; clk_i~input|i                           ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; clk_i ; Rise       ; clk_i~input|o                           ;
; 0.700  ; 0.700        ; 0.000          ; High Pulse Width ; clk_i ; Rise       ; divFrequenceBlock|tff0|q|clk            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff11|q'                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|addr_o[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|addr_o[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|data_o[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|state.000                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|state.001                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|state.010                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[9]   ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[5]   ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[9]   ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001001 ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ;
; 0.343  ; 0.527        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ;
; 0.343  ; 0.527        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ;
; 0.343  ; 0.527        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ;
; 0.343  ; 0.527        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ;
; 0.343  ; 0.527        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ;
; 0.343  ; 0.527        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ;
; 0.343  ; 0.527        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ;
; 0.343  ; 0.527        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx10|d_o|clk                  ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx3|d_o|clk                   ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx4|d_o|clk                   ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx5|d_o|clk                   ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx6|d_o|clk                   ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx7|d_o|clk                   ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx8|d_o|clk                   ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx9|d_o|clk                   ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|inclk[0]     ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o|q                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o|q                    ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|inclk[0]     ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|outclk       ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx3|d_o|clk                   ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx4|d_o|clk                   ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx5|d_o|clk                   ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx6|d_o|clk                   ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx7|d_o|clk                   ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx10|d_o|clk                  ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx8|d_o|clk                   ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx9|d_o|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff0|q'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff1|q ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff1|q ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff1|q ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff1|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff0|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff0|q|q              ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff1|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff10|q'                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff11|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff10|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff10|q|q              ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff11|q|clk            ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff1|q'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff2|q ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff2|q ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff2|q ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff2|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff1|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff1|q|q              ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff2|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff2|q'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff3|q ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff3|q ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff3|q ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff3|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff2|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff2|q|q              ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff3|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff3|q'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff4|q ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff4|q ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff4|q ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff4|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff3|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff3|q|q              ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff4|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff4|q'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff5|q ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff5|q ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff5|q ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff5|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff4|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff4|q|q              ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff5|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff5|q'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff6|q ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff6|q ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff6|q ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff6|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff5|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff5|q|q              ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff6|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff6|q'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff7|q ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff7|q ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff7|q ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff7|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff6|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff6|q|q              ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff7|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff7|q'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff8|q ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff8|q ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff8|q ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff8|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff7|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff7|q|q              ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff8|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff8|q'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff9|q ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff9|q ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff9|q ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff9|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff8|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff8|q|q              ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff9|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff9|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff10|q ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff10|q ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff10|q ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff10|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff9|q|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff9|q|q               ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff10|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; miso_io   ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.791 ; 1.182 ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; miso_io   ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; -0.377 ; -0.757 ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; cs_o      ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 6.164  ; 6.170  ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 8.743  ; 8.875  ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 3.453  ;        ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;        ; 3.488  ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; led[*]    ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 14.424 ; 14.481 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[0]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 12.886 ; 13.111 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[1]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 13.388 ; 13.222 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[2]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 14.424 ; 14.481 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[3]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 14.037 ; 14.068 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[4]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 12.357 ; 12.347 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[5]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 13.543 ; 13.608 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[6]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 12.043 ; 11.877 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[7]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 13.108 ; 13.403 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                        ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; cs_o      ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 5.936 ; 5.941 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 6.725 ; 6.748 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 3.348 ;       ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;       ; 3.380 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; led[*]    ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 7.736 ; 7.755 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[0]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 9.359 ; 9.326 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[1]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 9.103 ; 9.037 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[2]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 9.665 ; 9.671 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[3]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 9.013 ; 8.961 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[4]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 7.736 ; 7.755 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[5]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 8.867 ; 8.988 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[6]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 7.805 ; 7.837 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[7]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 9.405 ; 9.543 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 6.103 ; 6.030 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 5.881 ; 5.808 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 6.092     ; 6.165     ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 5.867     ; 5.940     ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                        ;
+-------------+-----------------+---------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                              ; Note                                           ;
+-------------+-----------------+---------------------------------------------------------+------------------------------------------------+
; 460.62 MHz  ; 460.62 MHz      ; div_freq:divFrequenceBlock|mytff:tff11|q                ;                                                ;
; 1077.59 MHz ; 500.0 MHz       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; -1.171 ; -11.534       ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.268 ; -0.852        ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; 0.072  ; 0.000         ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 0.072  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; 0.074  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; 0.083  ; 0.000         ;
; clk_i                                                        ; 0.100  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; 0.102  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; 0.115  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; 0.138  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; 0.204  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; 0.206  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; 0.217  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; 0.222  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; 0.225  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; -0.290 ; -0.959        ;
; clk_i                                                        ; -0.065 ; -0.065        ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; -0.046 ; -0.046        ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; -0.032 ; -0.032        ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; -0.031 ; -0.031        ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; -0.001 ; -0.001        ;
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; 0.001  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; 0.004  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; 0.009  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; 0.011  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; 0.019  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; 0.082  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; 0.086  ; 0.000         ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 0.338  ; 0.000         ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.499  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; clk_i                                                        ; -3.000 ; -4.000        ;
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; -1.000 ; -64.000       ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; -1.000 ; -48.000       ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -1.000 ; -8.000        ;
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; -1.000 ; -1.000        ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff11|q'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.171 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 2.111      ;
; -1.104 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 2.044      ;
; -1.076 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 2.015      ;
; -1.023 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.962      ;
; -1.022 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.962      ;
; -1.020 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.960      ;
; -1.013 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.953      ;
; -1.013 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.953      ;
; -1.012 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.952      ;
; -1.011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.951      ;
; -1.010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.950      ;
; -0.996 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.936      ;
; -0.994 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.934      ;
; -0.952 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.892      ;
; -0.951 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.891      ;
; -0.937 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.877      ;
; -0.874 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.813      ;
; -0.873 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.812      ;
; -0.872 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.811      ;
; -0.866 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.805      ;
; -0.864 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.804      ;
; -0.863 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.802      ;
; -0.863 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.802      ;
; -0.862 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.802      ;
; -0.858 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.798      ;
; -0.858 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.797      ;
; -0.837 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.776      ;
; -0.831 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.771      ;
; -0.821 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.760      ;
; -0.808 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.748      ;
; -0.796 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.736      ;
; -0.782 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.722      ;
; -0.782 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.722      ;
; -0.771 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.377     ; 1.389      ;
; -0.771 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.711      ;
; -0.769 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.709      ;
; -0.766 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.057     ; 1.704      ;
; -0.760 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.057     ; 1.698      ;
; -0.755 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.694      ;
; -0.752 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.057     ; 1.690      ;
; -0.751 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.057     ; 1.689      ;
; -0.709 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.648      ;
; -0.706 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.645      ;
; -0.705 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.644      ;
; -0.690 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.630      ;
; -0.676 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.616      ;
; -0.670 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.610      ;
; -0.668 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.608      ;
; -0.662 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.602      ;
; -0.659 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.599      ;
; -0.654 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.594      ;
; -0.652 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.591      ;
; -0.650 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.590      ;
; -0.647 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.587      ;
; -0.644 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.584      ;
; -0.635 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.574      ;
; -0.635 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.574      ;
; -0.634 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.573      ;
; -0.633 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.572      ;
; -0.632 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.571      ;
; -0.630 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.570      ;
; -0.625 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.564      ;
; -0.624 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.563      ;
; -0.613 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.553      ;
; -0.612 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.551      ;
; -0.610 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.549      ;
; -0.609 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.549      ;
; -0.605 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.545      ;
; -0.604 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.544      ;
; -0.603 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.543      ;
; -0.599 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.539      ;
; -0.598 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.538      ;
; -0.596 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.535      ;
; -0.595 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.535      ;
; -0.588 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.528      ;
; -0.586 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.526      ;
; -0.585 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.057     ; 1.523      ;
; -0.584 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.523      ;
; -0.584 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.524      ;
; -0.583 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.523      ;
; -0.582 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.522      ;
; -0.581 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.521      ;
; -0.557 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.497      ;
; -0.556 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.495      ;
; -0.530 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.470      ;
; -0.522 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.461      ;
; -0.522 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.461      ;
; -0.522 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.461      ;
; -0.519 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.057     ; 1.457      ;
; -0.514 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.057     ; 1.452      ;
; -0.507 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.446      ;
; -0.501 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.441      ;
; -0.500 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.440      ;
; -0.499 ; RWControl:stateControlBlock|addr_o[1]                          ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.500        ; -0.017     ; 0.977      ;
; -0.496 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.436      ;
; -0.495 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.435      ;
; -0.486 ; RWControl:stateControlBlock|addr_o[1]                          ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.500        ; -0.017     ; 0.964      ;
; -0.486 ; RWControl:stateControlBlock|addr_o[1]                          ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.500        ; -0.017     ; 0.964      ;
; -0.481 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.056     ; 1.420      ;
; -0.481 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.055     ; 1.421      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                            ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.268 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.123      ; 0.886      ;
; -0.142 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.123      ; 0.760      ;
; -0.140 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.123      ; 0.758      ;
; -0.139 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.123      ; 0.757      ;
; -0.139 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.123      ; 0.757      ;
; -0.012 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.123      ; 0.630      ;
; -0.011 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.123      ; 0.629      ;
; -0.001 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.123      ; 0.619      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff5|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.072 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; 0.500        ; 1.020      ; 1.643      ;
; 0.592 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; 1.000        ; 1.020      ; 1.623      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.072 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.868      ;
; 0.073 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.867      ;
; 0.080 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.056     ; 0.859      ;
; 0.083 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.857      ;
; 0.179 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.761      ;
; 0.180 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.760      ;
; 0.193 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.747      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.746      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.746      ;
; 0.199 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.741      ;
; 0.200 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.740      ;
; 0.200 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.740      ;
; 0.200 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.740      ;
; 0.201 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.739      ;
; 0.201 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.739      ;
; 0.201 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.739      ;
; 0.202 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.738      ;
; 0.202 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.738      ;
; 0.202 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.738      ;
; 0.203 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.737      ;
; 0.204 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.736      ;
; 0.221 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.719      ;
; 0.222 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.718      ;
; 0.323 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.617      ;
; 0.327 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.613      ;
; 0.328 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.612      ;
; 0.328 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.612      ;
; 0.328 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.612      ;
; 0.328 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.612      ;
; 0.328 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.612      ;
; 0.329 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.611      ;
; 0.329 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.611      ;
; 0.329 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.611      ;
; 0.329 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.611      ;
; 0.330 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.610      ;
; 0.330 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.610      ;
; 0.330 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.610      ;
; 0.330 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.610      ;
; 0.330 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.610      ;
; 0.330 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.610      ;
; 0.330 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.610      ;
; 0.331 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.609      ;
; 0.331 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.609      ;
; 0.332 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.608      ;
; 0.332 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.608      ;
; 0.332 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.608      ;
; 0.332 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.055     ; 0.608      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff9|q'                                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.074 ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; 0.500        ; 1.807      ; 2.428      ;
; 0.569 ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; 1.000        ; 1.807      ; 2.433      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff3|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.083 ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; 0.500        ; 1.497      ; 2.109      ;
; 0.608 ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; 1.000        ; 1.497      ; 2.084      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_i'                                                                                                                                                        ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.100 ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; 0.500        ; 1.403      ; 1.978      ;
; 0.617 ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; 1.000        ; 1.403      ; 1.961      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff1|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.102 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; 0.500        ; 0.794      ; 1.387      ;
; 0.595 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; 1.000        ; 0.794      ; 1.394      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff7|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.115 ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; 0.500        ; 1.061      ; 1.641      ;
; 0.631 ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; 1.000        ; 1.061      ; 1.625      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff2|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.138 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; 0.500        ; 0.676      ; 1.233      ;
; 0.682 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; 1.000        ; 0.676      ; 1.189      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff10|q'                                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.204 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; 0.500        ; 0.677      ; 1.158      ;
; 0.748 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; 1.000        ; 0.677      ; 1.114      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff8|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.206 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; 0.500        ; 0.676      ; 1.165      ;
; 0.752 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; 1.000        ; 0.676      ; 1.119      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff6|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.217 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; 0.500        ; 0.676      ; 1.154      ;
; 0.761 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; 1.000        ; 0.676      ; 1.110      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff4|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.222 ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; 0.500        ; 0.676      ; 1.149      ;
; 0.773 ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; 1.000        ; 0.676      ; 1.098      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff0|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.225 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; 0.500        ; 0.676      ; 1.146      ;
; 0.772 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; 1.000        ; 0.676      ; 1.099      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff11|q'                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                                 ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.290 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.000                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 2.118      ; 2.172      ;
; -0.252 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.010                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 2.118      ; 2.210      ;
; -0.249 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.001                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 2.118      ; 2.213      ;
; -0.168 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 2.159      ; 2.335      ;
; 0.211  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.000                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 2.118      ; 2.173      ;
; 0.225  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.001                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 2.118      ; 2.187      ;
; 0.265  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.010                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 2.118      ; 2.227      ;
; 0.311  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.511      ;
; 0.319  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.519      ;
; 0.337  ; RWControl:stateControlBlock|state.000                          ; RWControl:stateControlBlock|data_o[6]                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.537      ;
; 0.338  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.538      ;
; 0.339  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.539      ;
; 0.346  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.546      ;
; 0.346  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.546      ;
; 0.347  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.547      ;
; 0.348  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 2.159      ; 2.351      ;
; 0.351  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.551      ;
; 0.355  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.555      ;
; 0.362  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.562      ;
; 0.362  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.562      ;
; 0.365  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.565      ;
; 0.429  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.629      ;
; 0.433  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.633      ;
; 0.439  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.639      ;
; 0.451  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.651      ;
; 0.453  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.653      ;
; 0.460  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.660      ;
; 0.464  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.664      ;
; 0.464  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.664      ;
; 0.471  ; RWControl:stateControlBlock|state.010                          ; RWControl:stateControlBlock|addr_o[1]                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.671      ;
; 0.472  ; RWControl:stateControlBlock|state.001                          ; RWControl:stateControlBlock|addr_o[4]                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.672      ;
; 0.472  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.671      ;
; 0.474  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.673      ;
; 0.479  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.679      ;
; 0.480  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.680      ;
; 0.483  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.683      ;
; 0.492  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.692      ;
; 0.508  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.708      ;
; 0.509  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.708      ;
; 0.525  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.725      ;
; 0.529  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.729      ;
; 0.544  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.744      ;
; 0.547  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.747      ;
; 0.581  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.781      ;
; 0.583  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.782      ;
; 0.584  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.783      ;
; 0.586  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.785      ;
; 0.598  ; RWControl:stateControlBlock|addr_o[1]                          ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 0.418      ; 0.680      ;
; 0.599  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.799      ;
; 0.600  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.800      ;
; 0.600  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.799      ;
; 0.602  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.801      ;
; 0.644  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.844      ;
; 0.644  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.844      ;
; 0.656  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.855      ;
; 0.661  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.057      ; 0.862      ;
; 0.670  ; RWControl:stateControlBlock|addr_o[4]                          ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[5]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 0.418      ; 0.752      ;
; 0.678  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.877      ;
; 0.697  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.897      ;
; 0.711  ; RWControl:stateControlBlock|state.010                          ; RWControl:stateControlBlock|state.001                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.911      ;
; 0.712  ; RWControl:stateControlBlock|state.001                          ; RWControl:stateControlBlock|state.010                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.912      ;
; 0.717  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.916      ;
; 0.723  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.923      ;
; 0.733  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.933      ;
; 0.738  ; RWControl:stateControlBlock|state.000                          ; RWControl:stateControlBlock|state.000                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.938      ;
; 0.738  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.938      ;
; 0.743  ; RWControl:stateControlBlock|data_o[6]                          ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[9]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 0.418      ; 0.825      ;
; 0.755  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.955      ;
; 0.767  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.966      ;
; 0.771  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.971      ;
; 0.782  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.982      ;
; 0.788  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.988      ;
; 0.791  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 0.991      ;
; 0.793  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 0.992      ;
; 0.804  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 1.003      ;
; 0.808  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 1.008      ;
; 0.808  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 1.007      ;
; 0.812  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 1.012      ;
; 0.830  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 1.029      ;
; 0.833  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 1.033      ;
; 0.833  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 1.033      ;
; 0.838  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 1.038      ;
; 0.847  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[5]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.378      ; 1.369      ;
; 0.847  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.378      ; 1.369      ;
; 0.847  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[9]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.378      ; 1.369      ;
; 0.854  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 1.053      ;
; 0.856  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 1.055      ;
; 0.864  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 1.063      ;
; 0.865  ; RWControl:stateControlBlock|state.010                          ; RWControl:stateControlBlock|state.010                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 1.065      ;
; 0.866  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 1.065      ;
; 0.871  ; RWControl:stateControlBlock|state.001                          ; RWControl:stateControlBlock|state.001                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 1.071      ;
; 0.890  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 1.089      ;
; 0.892  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 1.092      ;
; 0.903  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 1.102      ;
; 0.906  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 1.105      ;
; 0.908  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.055      ; 1.107      ;
; 0.912  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.057      ; 1.113      ;
; 0.914  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 1.114      ;
; 0.915  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.056      ; 1.115      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_i'                                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.065 ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; 0.000        ; 1.457      ; 1.736      ;
; 0.476  ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; -0.500       ; 1.457      ; 1.777      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff3|q'                                                                                                                                                    ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.046 ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; 0.000        ; 1.576      ; 1.854      ;
; 0.504  ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; -0.500       ; 1.576      ; 1.904      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff7|q'                                                                                                                                                    ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.032 ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; 0.000        ; 1.121      ; 1.413      ;
; 0.506  ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; -0.500       ; 1.121      ; 1.451      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff9|q'                                                                                                                                                       ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.031 ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; 0.000        ; 1.898      ; 2.191      ;
; 0.481  ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; -0.500       ; 1.898      ; 2.203      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff4|q'                                                                                                                                                    ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.001 ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; 0.000        ; 0.720      ; 1.043      ;
; 0.554  ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; -0.500       ; 0.720      ; 1.098      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff0|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.001 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; 0.000        ; 0.720      ; 1.045      ;
; 0.551 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; -0.500       ; 0.720      ; 1.095      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff10|q'                                                                                                                                                      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.004 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; 0.000        ; 0.721      ; 1.059      ;
; 0.551 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; -0.500       ; 0.721      ; 1.106      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff5|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.009 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; 0.000        ; 1.078      ; 1.411      ;
; 0.554 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; -0.500       ; 1.078      ; 1.456      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff6|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.011 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; 0.000        ; 0.720      ; 1.055      ;
; 0.559 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; -0.500       ; 0.720      ; 1.103      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff8|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.019 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; 0.000        ; 0.720      ; 1.063      ;
; 0.570 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; -0.500       ; 0.720      ; 1.114      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff1|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.082 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; 0.000        ; 0.843      ; 1.249      ;
; 0.604 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; -0.500       ; 0.843      ; 1.271      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff2|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.086 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; 0.000        ; 0.720      ; 1.130      ;
; 0.635 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; -0.500       ; 0.720      ; 1.179      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.338 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.541      ;
; 0.345 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.544      ;
; 0.431 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.633      ;
; 0.434 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.633      ;
; 0.437 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.636      ;
; 0.438 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.637      ;
; 0.462 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.661      ;
; 0.463 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.662      ;
; 0.474 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.674      ;
; 0.482 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.681      ;
; 0.492 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.691      ;
; 0.584 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.783      ;
; 0.586 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.785      ;
; 0.598 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.055      ; 0.797      ;
; 0.601 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.054      ; 0.799      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                            ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.382      ; 0.545      ;
; 0.510 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.382      ; 0.556      ;
; 0.511 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.382      ; 0.557      ;
; 0.624 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.382      ; 0.670      ;
; 0.625 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.382      ; 0.671      ;
; 0.626 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.382      ; 0.672      ;
; 0.627 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.382      ; 0.673      ;
; 0.776 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.382      ; 0.822      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_i'                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_i ; Rise       ; clk_i                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_i ; Rise       ; div_freq:divFrequenceBlock|mytff:tff0|q ;
; 0.152  ; 0.336        ; 0.184          ; Low Pulse Width  ; clk_i ; Rise       ; div_freq:divFrequenceBlock|mytff:tff0|q ;
; 0.312  ; 0.312        ; 0.000          ; Low Pulse Width  ; clk_i ; Rise       ; divFrequenceBlock|tff0|q|clk            ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk_i ; Rise       ; clk_i~input|o                           ;
; 0.447  ; 0.663        ; 0.216          ; High Pulse Width ; clk_i ; Rise       ; div_freq:divFrequenceBlock|mytff:tff0|q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_i ; Rise       ; clk_i~input|i                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_i ; Rise       ; clk_i~input|i                           ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; clk_i ; Rise       ; clk_i~input|o                           ;
; 0.687  ; 0.687        ; 0.000          ; High Pulse Width ; clk_i ; Rise       ; divFrequenceBlock|tff0|q|clk            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff11|q'                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|addr_o[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|addr_o[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|data_o[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|state.000                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|state.001                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|state.010                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[9]   ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001001 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|inclk[0]     ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|outclk       ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx10|d_o|clk                  ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx3|d_o|clk                   ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx4|d_o|clk                   ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx5|d_o|clk                   ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx6|d_o|clk                   ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx7|d_o|clk                   ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx8|d_o|clk                   ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx9|d_o|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o|q                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o|q                    ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx10|d_o|clk                  ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx3|d_o|clk                   ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx4|d_o|clk                   ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx5|d_o|clk                   ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx6|d_o|clk                   ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx7|d_o|clk                   ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx8|d_o|clk                   ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx9|d_o|clk                   ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|inclk[0]     ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|outclk       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff0|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff1|q ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff1|q ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff1|q ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff1|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff0|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff0|q|q              ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff1|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff10|q'                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff11|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff10|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff10|q|q              ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff11|q|clk            ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff1|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff2|q ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff2|q ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff2|q ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff2|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff1|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff1|q|q              ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff2|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff2|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff3|q ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff3|q ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff3|q ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff3|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff2|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff2|q|q              ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff3|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff3|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff4|q ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff4|q ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff4|q ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff4|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff3|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff3|q|q              ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff4|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff4|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff5|q ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff5|q ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff5|q ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff5|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff4|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff4|q|q              ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff5|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff5|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff6|q ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff6|q ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff6|q ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff6|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff5|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff5|q|q              ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff6|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff6|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff7|q ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff7|q ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff7|q ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff7|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff6|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff6|q|q              ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff7|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff7|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff8|q ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff8|q ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff8|q ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff8|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff7|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff7|q|q              ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff8|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff8|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff9|q ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff9|q ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff9|q ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff9|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff8|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff8|q|q              ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff9|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff9|q'                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff10|q ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff10|q ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff10|q ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff10|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff9|q|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff9|q|q               ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff10|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; miso_io   ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.640 ; 0.936 ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; miso_io   ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; -0.274 ; -0.561 ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; cs_o      ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 5.508  ; 5.485  ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 7.868  ; 7.890  ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 3.089  ;        ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;        ; 3.091  ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; led[*]    ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 12.931 ; 12.921 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[0]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 11.583 ; 11.680 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[1]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 11.961 ; 11.851 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[2]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 12.931 ; 12.921 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[3]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 12.571 ; 12.542 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[4]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 10.996 ; 11.036 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[5]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 12.097 ; 12.058 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[6]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 10.723 ; 10.603 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[7]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 11.771 ; 11.840 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                        ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; cs_o      ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 5.291 ; 5.270 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 6.033 ; 6.003 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 2.982 ;       ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;       ; 2.982 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; led[*]    ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 6.879 ; 6.944 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[0]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 8.399 ; 8.348 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[1]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 8.152 ; 8.082 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[2]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 8.666 ; 8.628 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[3]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 8.066 ; 7.970 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[4]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 6.879 ; 6.944 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[5]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 7.929 ; 7.911 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[6]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 6.983 ; 6.956 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[7]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 8.402 ; 8.410 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 5.435 ; 5.360 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 5.239 ; 5.164 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 5.387     ; 5.462     ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 5.189     ; 5.264     ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; -0.346 ; -1.724        ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.149  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; 0.193  ; 0.000         ;
; clk_i                                                        ; 0.221  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; 0.227  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; 0.234  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; 0.245  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; 0.257  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; 0.281  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; 0.331  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; 0.343  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; 0.344  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; 0.344  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; 0.345  ; 0.000         ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 0.417  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; -0.308 ; -0.992        ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; -0.022 ; -0.022        ;
; clk_i                                                        ; -0.021 ; -0.021        ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; -0.007 ; -0.007        ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; -0.003 ; -0.003        ;
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; 0.000  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; 0.001  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; 0.006  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; 0.009  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; 0.014  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; 0.019  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; 0.061  ; 0.000         ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; 0.064  ; 0.000         ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 0.193  ; 0.000         ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.343  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; clk_i                                                        ; -3.000 ; -4.043        ;
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; -1.000 ; -64.000       ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; -1.000 ; -48.000       ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -1.000 ; -8.000        ;
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; -1.000 ; -1.000        ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; -1.000 ; -1.000        ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff11|q'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.346 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 1.294      ;
; -0.340 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.287      ;
; -0.294 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 1.242      ;
; -0.257 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.204      ;
; -0.253 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.202      ;
; -0.251 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.200      ;
; -0.240 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.187      ;
; -0.238 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.185      ;
; -0.238 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.187      ;
; -0.236 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.183      ;
; -0.236 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.185      ;
; -0.234 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.181      ;
; -0.232 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.179      ;
; -0.205 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.152      ;
; -0.201 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.148      ;
; -0.199 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.146      ;
; -0.193 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 1.141      ;
; -0.179 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.126      ;
; -0.177 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.124      ;
; -0.176 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.123      ;
; -0.174 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.121      ;
; -0.156 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.105      ;
; -0.154 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.103      ;
; -0.148 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.253     ; 0.882      ;
; -0.141 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.088      ;
; -0.141 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.088      ;
; -0.134 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 1.082      ;
; -0.133 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.080      ;
; -0.128 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.077      ;
; -0.109 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.058      ;
; -0.107 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.056      ;
; -0.097 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 1.045      ;
; -0.097 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.046      ;
; -0.095 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.044      ;
; -0.094 ; RWControl:stateControlBlock|addr_o[1]                          ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.500        ; 0.028      ; 0.609      ;
; -0.092 ; RWControl:stateControlBlock|addr_o[1]                          ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.500        ; 0.028      ; 0.607      ;
; -0.090 ; RWControl:stateControlBlock|addr_o[1]                          ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.500        ; 0.028      ; 0.605      ;
; -0.089 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.038      ;
; -0.088 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 1.037      ;
; -0.075 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.022      ;
; -0.075 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.022      ;
; -0.075 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 1.023      ;
; -0.074 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.021      ;
; -0.072 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.019      ;
; -0.071 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.018      ;
; -0.070 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.017      ;
; -0.067 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 1.015      ;
; -0.057 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.004      ;
; -0.055 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 1.002      ;
; -0.048 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.996      ;
; -0.043 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.990      ;
; -0.041 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.988      ;
; -0.038 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.985      ;
; -0.037 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.984      ;
; -0.036 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.983      ;
; -0.034 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.982      ;
; -0.029 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 0.978      ;
; -0.021 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.968      ;
; -0.020 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.967      ;
; -0.020 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 0.969      ;
; -0.016 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.963      ;
; -0.016 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.963      ;
; -0.013 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.960      ;
; -0.013 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.960      ;
; -0.013 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.960      ;
; -0.010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.957      ;
; -0.009 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.956      ;
; -0.008 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.955      ;
; -0.008 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.955      ;
; -0.007 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.955      ;
; -0.007 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.954      ;
; -0.005 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.952      ;
; -0.005 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.953      ;
; -0.002 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.950      ;
; 0.000  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 0.949      ;
; 0.008  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.939      ;
; 0.009  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.939      ;
; 0.012  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.935      ;
; 0.012  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.935      ;
; 0.012  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.935      ;
; 0.014  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.933      ;
; 0.014  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.933      ;
; 0.029  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.918      ;
; 0.031  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.916      ;
; 0.038  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.909      ;
; 0.039  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 0.910      ;
; 0.059  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 0.890      ;
; 0.060  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.888      ;
; 0.060  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.888      ;
; 0.060  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.888      ;
; 0.064  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.883      ;
; 0.066  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.881      ;
; 0.072  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.875      ;
; 0.073  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.874      ;
; 0.074  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.874      ;
; 0.077  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.871      ;
; 0.078  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.870      ;
; 0.080  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.038     ; 0.869      ;
; 0.080  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.039     ; 0.868      ;
; 0.081  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; 1.000        ; -0.040     ; 0.866      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                            ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.149 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.199      ; 0.537      ;
; 0.237 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.199      ; 0.449      ;
; 0.239 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.199      ; 0.447      ;
; 0.241 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.199      ; 0.445      ;
; 0.241 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.199      ; 0.445      ;
; 0.299 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.199      ; 0.387      ;
; 0.300 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.199      ; 0.386      ;
; 0.308 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0.500        ; 0.199      ; 0.378      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff9|q'                                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.193 ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; 0.500        ; 1.093      ; 1.512      ;
; 0.695 ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; 1.000        ; 1.093      ; 1.510      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_i'                                                                                                                                                        ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.221 ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; 0.500        ; 0.833      ; 1.204      ;
; 0.722 ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; 1.000        ; 0.833      ; 1.203      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff5|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.227 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; 0.500        ; 0.612      ; 0.997      ;
; 0.730 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; 1.000        ; 0.612      ; 0.994      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff3|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.234 ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; 0.500        ; 0.919      ; 1.297      ;
; 0.746 ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; 1.000        ; 0.919      ; 1.285      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff1|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.245 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; 0.500        ; 0.474      ; 0.841      ;
; 0.739 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; 1.000        ; 0.474      ; 0.847      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff7|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.257 ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; 0.500        ; 0.641      ; 0.996      ;
; 0.760 ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; 1.000        ; 0.641      ; 0.993      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff2|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.281 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; 0.500        ; 0.415      ; 0.746      ;
; 0.795 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; 1.000        ; 0.415      ; 0.732      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff10|q'                                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.331 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; 0.500        ; 0.416      ; 0.687      ;
; 0.844 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; 1.000        ; 0.416      ; 0.674      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff8|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.343 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; 0.500        ; 0.416      ; 0.685      ;
; 0.853 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; 1.000        ; 0.416      ; 0.675      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff4|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.344 ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; 0.500        ; 0.415      ; 0.683      ;
; 0.861 ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; 1.000        ; 0.415      ; 0.666      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff6|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.344 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; 0.500        ; 0.416      ; 0.684      ;
; 0.856 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; 1.000        ; 0.416      ; 0.672      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:divFrequenceBlock|mytff:tff0|q'                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.345 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; 0.500        ; 0.416      ; 0.683      ;
; 0.862 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; 1.000        ; 0.416      ; 0.666      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.417 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.534      ;
; 0.417 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.534      ;
; 0.436 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.515      ;
; 0.437 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.514      ;
; 0.485 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.035     ; 0.467      ;
; 0.490 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.037     ; 0.460      ;
; 0.495 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.456      ;
; 0.498 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.453      ;
; 0.501 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.450      ;
; 0.501 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.450      ;
; 0.502 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.449      ;
; 0.502 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.449      ;
; 0.502 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.449      ;
; 0.502 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.449      ;
; 0.502 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.037     ; 0.448      ;
; 0.502 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.449      ;
; 0.502 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.449      ;
; 0.503 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.448      ;
; 0.504 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.447      ;
; 0.504 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.037     ; 0.446      ;
; 0.504 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.447      ;
; 0.505 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.446      ;
; 0.506 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.445      ;
; 0.573 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.378      ;
; 0.574 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.377      ;
; 0.575 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.376      ;
; 0.575 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.376      ;
; 0.575 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.376      ;
; 0.576 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.375      ;
; 0.576 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.375      ;
; 0.576 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.375      ;
; 0.576 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.375      ;
; 0.577 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.374      ;
; 0.577 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.374      ;
; 0.578 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.373      ;
; 0.578 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.373      ;
; 0.578 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.373      ;
; 0.578 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.373      ;
; 0.578 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.373      ;
; 0.579 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.372      ;
; 0.579 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.372      ;
; 0.579 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.372      ;
; 0.579 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.372      ;
; 0.579 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.372      ;
; 0.579 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.372      ;
; 0.579 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.372      ;
; 0.580 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 1.000        ; -0.036     ; 0.371      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff11|q'                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                                 ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.308 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.000                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 1.378      ; 1.279      ;
; -0.285 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.010                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 1.378      ; 1.302      ;
; -0.280 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.001                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 1.378      ; 1.307      ;
; -0.119 ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 1.448      ; 1.538      ;
; 0.184  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.307      ;
; 0.191  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.314      ;
; 0.196  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.319      ;
; 0.196  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.319      ;
; 0.198  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.321      ;
; 0.200  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.323      ;
; 0.202  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.325      ;
; 0.203  ; RWControl:stateControlBlock|state.000                          ; RWControl:stateControlBlock|data_o[6]                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.037      ; 0.324      ;
; 0.206  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.329      ;
; 0.206  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.329      ;
; 0.209  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.332      ;
; 0.221  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 1.448      ; 1.378      ;
; 0.256  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.379      ;
; 0.256  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.379      ;
; 0.260  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.383      ;
; 0.262  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.385      ;
; 0.263  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.386      ;
; 0.263  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.387      ;
; 0.264  ; RWControl:stateControlBlock|state.010                          ; RWControl:stateControlBlock|addr_o[1]                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.037      ; 0.385      ;
; 0.264  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.387      ;
; 0.265  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.388      ;
; 0.265  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.388      ;
; 0.268  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.392      ;
; 0.269  ; RWControl:stateControlBlock|state.001                          ; RWControl:stateControlBlock|addr_o[4]                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.037      ; 0.390      ;
; 0.270  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.394      ;
; 0.271  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.038      ; 0.393      ;
; 0.274  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.397      ;
; 0.275  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.398      ;
; 0.283  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.406      ;
; 0.301  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.424      ;
; 0.314  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.437      ;
; 0.316  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.439      ;
; 0.327  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.450      ;
; 0.328  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.451      ;
; 0.331  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.001                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 1.378      ; 1.418      ;
; 0.332  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.455      ;
; 0.334  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.457      ;
; 0.337  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.460      ;
; 0.339  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.463      ;
; 0.340  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.464      ;
; 0.342  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.000                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 1.378      ; 1.429      ;
; 0.347  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.470      ;
; 0.350  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.474      ;
; 0.352  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.476      ;
; 0.359  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ; RWControl:stateControlBlock|state.010                          ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 1.378      ; 1.446      ;
; 0.359  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.483      ;
; 0.367  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.490      ;
; 0.367  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.491      ;
; 0.376  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.499      ;
; 0.382  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.038      ; 0.504      ;
; 0.385  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.509      ;
; 0.411  ; RWControl:stateControlBlock|state.010                          ; RWControl:stateControlBlock|state.001                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.037      ; 0.532      ;
; 0.411  ; RWControl:stateControlBlock|state.001                          ; RWControl:stateControlBlock|state.010                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.037      ; 0.532      ;
; 0.413  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.536      ;
; 0.419  ; RWControl:stateControlBlock|state.000                          ; RWControl:stateControlBlock|state.000                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.037      ; 0.540      ;
; 0.419  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.542      ;
; 0.423  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.547      ;
; 0.426  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.550      ;
; 0.427  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.551      ;
; 0.435  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.558      ;
; 0.441  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.564      ;
; 0.441  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.564      ;
; 0.443  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.566      ;
; 0.445  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.569      ;
; 0.445  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.569      ;
; 0.447  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.571      ;
; 0.453  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.576      ;
; 0.465  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.588      ;
; 0.466  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[5]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.254      ; 0.804      ;
; 0.466  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.254      ; 0.804      ;
; 0.466  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[9]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.254      ; 0.804      ;
; 0.473  ; RWControl:stateControlBlock|addr_o[1]                          ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 0.320      ; 0.397      ;
; 0.473  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.596      ;
; 0.484  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.041      ; 0.609      ;
; 0.487  ; RWControl:stateControlBlock|state.001                          ; RWControl:stateControlBlock|state.001                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.037      ; 0.608      ;
; 0.487  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.611      ;
; 0.488  ; RWControl:stateControlBlock|state.010                          ; RWControl:stateControlBlock|state.010                          ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.037      ; 0.609      ;
; 0.490  ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.613      ;
; 0.504  ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.041      ; 0.629      ;
; 0.505  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.629      ;
; 0.507  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.631      ;
; 0.509  ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.632      ;
; 0.509  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.632      ;
; 0.511  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.635      ;
; 0.516  ; RWControl:stateControlBlock|addr_o[4]                          ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[5]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 0.320      ; 0.440      ;
; 0.522  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.646      ;
; 0.524  ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.648      ;
; 0.526  ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.649      ;
; 0.528  ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.651      ;
; 0.544  ; RWControl:stateControlBlock|data_o[6]                          ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[9]   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; -0.500       ; 0.320      ; 0.468      ;
; 0.545  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.669      ;
; 0.549  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.039      ; 0.672      ;
; 0.549  ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q ; 0.000        ; 0.040      ; 0.673      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff3|q'                                                                                                                                                    ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.022 ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; 0.000        ; 0.968      ; 1.135      ;
; 0.512  ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; -0.500       ; 0.968      ; 1.169      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_i'                                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.021 ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; 0.000        ; 0.869      ; 1.057      ;
; 0.502  ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; clk_i       ; -0.500       ; 0.869      ; 1.080      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff7|q'                                                                                                                                                    ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.007 ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; 0.000        ; 0.678      ; 0.860      ;
; 0.512  ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; -0.500       ; 0.678      ; 0.879      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff10|q'                                                                                                                                                       ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.003 ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; 0.000        ; 0.444      ; 0.640      ;
; 0.516  ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff11|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; -0.500       ; 0.444      ; 0.659      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff0|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.000 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; 0.000        ; 0.444      ; 0.633      ;
; 0.521 ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; div_freq:divFrequenceBlock|mytff:tff0|q ; -0.500       ; 0.444      ; 0.654      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff4|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.001 ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; 0.000        ; 0.443      ; 0.633      ;
; 0.524 ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; div_freq:divFrequenceBlock|mytff:tff4|q ; -0.500       ; 0.443      ; 0.656      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff6|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.006 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; 0.000        ; 0.444      ; 0.639      ;
; 0.524 ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff7|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; -0.500       ; 0.444      ; 0.657      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff8|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.009 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; 0.000        ; 0.444      ; 0.642      ;
; 0.524 ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; div_freq:divFrequenceBlock|mytff:tff8|q ; -0.500       ; 0.444      ; 0.657      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff9|q'                                                                                                                                                      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.014 ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; 0.000        ; 1.149      ; 1.352      ;
; 0.530 ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff10|q ; div_freq:divFrequenceBlock|mytff:tff9|q ; -0.500       ; 1.149      ; 1.368      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff5|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.019 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; 0.000        ; 0.648      ; 0.856      ;
; 0.544 ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff6|q ; div_freq:divFrequenceBlock|mytff:tff5|q ; -0.500       ; 0.648      ; 0.881      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff1|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.061 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; 0.000        ; 0.505      ; 0.755      ;
; 0.578 ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; div_freq:divFrequenceBlock|mytff:tff1|q ; -0.500       ; 0.505      ; 0.772      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:divFrequenceBlock|mytff:tff2|q'                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.064 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; 0.000        ; 0.443      ; 0.696      ;
; 0.583 ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff3|q ; div_freq:divFrequenceBlock|mytff:tff2|q ; -0.500       ; 0.443      ; 0.715      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.193 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.318      ;
; 0.253 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.035      ; 0.378      ;
; 0.260 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.035      ; 0.379      ;
; 0.260 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.380      ;
; 0.269 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.035      ; 0.388      ;
; 0.271 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.037      ; 0.392      ;
; 0.275 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.396      ;
; 0.334 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.454      ;
; 0.334 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.454      ;
; 0.334 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.000        ; 0.036      ; 0.455      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                            ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.343 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.370      ; 0.317      ;
; 0.352 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.370      ; 0.326      ;
; 0.353 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.370      ; 0.327      ;
; 0.419 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.369      ; 0.392      ;
; 0.419 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.369      ; 0.392      ;
; 0.420 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.369      ; 0.393      ;
; 0.421 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.369      ; 0.394      ;
; 0.497 ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.500       ; 0.369      ; 0.470      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_i'                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_i ; Rise       ; clk_i                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_i ; Rise       ; div_freq:divFrequenceBlock|mytff:tff0|q ;
; -0.043 ; 0.141        ; 0.184          ; Low Pulse Width  ; clk_i ; Rise       ; div_freq:divFrequenceBlock|mytff:tff0|q ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; clk_i ; Rise       ; clk_i~input|o                           ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_i ; Rise       ; divFrequenceBlock|tff0|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_i ; Rise       ; clk_i~input|i                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_i ; Rise       ; clk_i~input|i                           ;
; 0.643  ; 0.859        ; 0.216          ; High Pulse Width ; clk_i ; Rise       ; div_freq:divFrequenceBlock|mytff:tff0|q ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; clk_i ; Rise       ; divFrequenceBlock|tff0|q|clk            ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; clk_i ; Rise       ; clk_i~input|o                           ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff11|q'                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|addr_o[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|addr_o[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|data_o[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|state.000                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|state.001                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Rise       ; RWControl:stateControlBlock|state.010                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.001111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101011 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_e_o    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[9]   ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[12]  ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[5]   ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|trans_o[9]   ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|cs_o         ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[0]    ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[1]    ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|remain[2]    ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000000 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000001 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000010 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000011 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000100 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000101 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000110 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.000111 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010100 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.010101 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011000 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011001 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011010 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011011 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011100 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011101 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011110 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.011111 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100000 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100001 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100010 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100011 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100100 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100101 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100110 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.100111 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101000 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101001 ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff11|q ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|state.101010 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|clk_o'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff13|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff14|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff15|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff16|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff29|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff30|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff31|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff32|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff33|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff34|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff35|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff36|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff37|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff38|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff39|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff40|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff41|d_o ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff4|d_o  ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff5|d_o  ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff6|d_o  ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff7|d_o  ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff8|d_o  ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff9|d_o  ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff17|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff18|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff19|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff1|d_o  ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff20|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff21|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff22|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff23|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff24|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff25|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff26|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff27|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff28|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff2|d_o  ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff3|d_o  ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff42|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff43|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff44|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff45|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff46|d_o ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff47|d_o ;
; 0.382  ; 0.598        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff0|d_o  ;
; 0.382  ; 0.598        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff10|d_o ;
; 0.382  ; 0.598        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff11|d_o ;
; 0.382  ; 0.598        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; Rise       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dff12|d_o ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spiCom:spiCommunicationBlock|control:controlBlock|complete_o'                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx10|d_o|clk                  ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx3|d_o|clk                   ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx4|d_o|clk                   ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx5|d_o|clk                   ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx6|d_o|clk                   ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx7|d_o|clk                   ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx8|d_o|clk                   ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx9|d_o|clk                   ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|inclk[0]     ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|outclk       ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx10|d_o ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx3|d_o  ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx4|d_o  ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx5|d_o  ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx6|d_o  ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx7|d_o  ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx8|d_o  ;
; 0.431  ; 0.615        ; 0.184          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Fall       ; spiCom:spiCommunicationBlock|receive:receiveBlock|mydff:dffx9|d_o  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o|q                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o|q                    ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|inclk[0]     ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|controlBlock|complete_o~clkctrl|outclk       ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx10|d_o|clk                  ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx3|d_o|clk                   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx4|d_o|clk                   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx5|d_o|clk                   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx6|d_o|clk                   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx7|d_o|clk                   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx8|d_o|clk                   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; Rise       ; spiCommunicationBlock|receiveBlock|dffx9|d_o|clk                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff0|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff1|q ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff1|q ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff1|q ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff1|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff0|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff0|q|q              ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff0|q ; Rise       ; divFrequenceBlock|tff1|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff10|q'                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff11|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff10|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff10|q|q              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff10|q ; Rise       ; divFrequenceBlock|tff11|q|clk            ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff1|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff2|q ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff2|q ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff2|q ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff2|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff1|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff1|q|q              ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff1|q ; Rise       ; divFrequenceBlock|tff2|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff2|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff3|q ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff3|q ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff3|q ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff3|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff2|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff2|q|q              ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff2|q ; Rise       ; divFrequenceBlock|tff3|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff3|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff4|q ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff4|q ;
; 0.370  ; 0.586        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff4|q ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff4|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff3|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff3|q|q              ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff3|q ; Rise       ; divFrequenceBlock|tff4|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff4|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff5|q ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff5|q ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff5|q ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff5|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff4|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff4|q|q              ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff4|q ; Rise       ; divFrequenceBlock|tff5|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff5|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff6|q ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff6|q ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff6|q ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff6|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff5|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff5|q|q              ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff5|q ; Rise       ; divFrequenceBlock|tff6|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff6|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff7|q ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff7|q ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff7|q ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff7|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff6|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff6|q|q              ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff6|q ; Rise       ; divFrequenceBlock|tff7|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff7|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff8|q ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff8|q ;
; 0.349  ; 0.565        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff8|q ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff8|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff7|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff7|q|q              ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff7|q ; Rise       ; divFrequenceBlock|tff8|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff8|q'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff9|q ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff9|q ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff9|q ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff9|q|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff8|q|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff8|q|q              ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff8|q ; Rise       ; divFrequenceBlock|tff9|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:divFrequenceBlock|mytff:tff9|q'                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff10|q ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff10|q ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff10|q|clk            ;
; 0.403  ; 0.619        ; 0.216          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; div_freq:divFrequenceBlock|mytff:tff10|q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff9|q|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff9|q|q               ;
; 0.625  ; 0.625        ; 0.000          ; High Pulse Width ; div_freq:divFrequenceBlock|mytff:tff9|q ; Rise       ; divFrequenceBlock|tff10|q|clk            ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; miso_io   ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.390 ; 0.942 ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; miso_io   ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; -0.157 ; -0.702 ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; cs_o      ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 3.657 ; 3.746 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 5.047 ; 5.295 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 2.051 ;       ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;       ; 2.158 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; led[*]    ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 8.364 ; 8.573 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[0]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 7.467 ; 7.877 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[1]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 7.812 ; 7.844 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[2]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 8.364 ; 8.573 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[3]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 8.129 ; 8.297 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[4]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 7.271 ; 7.167 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[5]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 8.037 ; 8.148 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[6]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 7.024 ; 6.960 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[7]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 7.750 ; 8.134 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                        ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; cs_o      ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 3.524 ; 3.609 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 3.942 ; 4.061 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 1.991 ;       ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;       ; 2.095 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; led[*]    ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 4.598 ; 4.559 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[0]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.520 ; 5.696 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[1]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.397 ; 5.499 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[2]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.720 ; 5.863 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[3]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.341 ; 5.430 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[4]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 4.651 ; 4.559 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[5]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.403 ; 5.591 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[6]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 4.598 ; 4.748 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[7]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.717 ; 5.944 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 3.619 ; 3.618 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 3.492 ; 3.491 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 3.698     ; 3.699     ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q ; 3.568     ; 3.569     ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q ;
+-----------+------------------------------------------+-----------+-----------+------------+------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+---------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                         ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                              ; -1.422  ; -0.366 ; N/A      ; N/A     ; -3.000              ;
;  clk_i                                                        ; 0.011   ; -0.065 ; N/A      ; N/A     ; -3.000              ;
;  div_freq:divFrequenceBlock|mytff:tff0|q                      ; 0.187   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff10|q                     ; 0.166   ; -0.003 ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff11|q                     ; -1.422  ; -0.366 ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff1|q                      ; 0.038   ; 0.061  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff2|q                      ; 0.094   ; 0.064  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff3|q                      ; -0.011  ; -0.046 ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff4|q                      ; 0.184   ; -0.001 ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff5|q                      ; 0.007   ; 0.009  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff6|q                      ; 0.179   ; 0.006  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff7|q                      ; 0.048   ; -0.032 ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff8|q                      ; 0.178   ; 0.009  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff9|q                      ; 0.003   ; -0.031 ; N/A      ; N/A     ; -1.000              ;
;  spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; -0.045  ; 0.193  ; N/A      ; N/A     ; -1.000              ;
;  spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -0.323  ; 0.343  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                               ; -18.377 ; -1.261 ; 0.0      ; 0.0     ; -135.043            ;
;  clk_i                                                        ; 0.000   ; -0.065 ; N/A      ; N/A     ; -4.043              ;
;  div_freq:divFrequenceBlock|mytff:tff0|q                      ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff10|q                     ; 0.000   ; -0.003 ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff11|q                     ; -17.092 ; -1.202 ; N/A      ; N/A     ; -64.000             ;
;  div_freq:divFrequenceBlock|mytff:tff1|q                      ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff2|q                      ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff3|q                      ; -0.011  ; -0.046 ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff4|q                      ; 0.000   ; -0.001 ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff5|q                      ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff6|q                      ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff7|q                      ; 0.000   ; -0.032 ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff8|q                      ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq:divFrequenceBlock|mytff:tff9|q                      ; 0.000   ; -0.031 ; N/A      ; N/A     ; -1.000              ;
;  spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; -0.142  ; 0.000  ; N/A      ; N/A     ; -48.000             ;
;  spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; -1.132  ; 0.000  ; N/A      ; N/A     ; -8.000              ;
+---------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; miso_io   ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; 0.791 ; 1.182 ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+
; miso_io   ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ; -0.157 ; -0.561 ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o ;
+-----------+---------------------------------------------------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+
; cs_o      ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 6.164  ; 6.170  ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 8.743  ; 8.875  ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 3.453  ;        ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;        ; 3.488  ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; led[*]    ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 14.424 ; 14.481 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[0]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 12.886 ; 13.111 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[1]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 13.388 ; 13.222 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[2]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 14.424 ; 14.481 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[3]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 14.037 ; 14.068 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[4]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 12.357 ; 12.347 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[5]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 13.543 ; 13.608 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[6]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 12.043 ; 11.877 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[7]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 13.108 ; 13.403 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
+-----------+--------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                        ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+
; cs_o      ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 3.524 ; 3.609 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; miso_io   ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 3.942 ; 4.061 ; Fall       ; div_freq:divFrequenceBlock|mytff:tff11|q                     ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 1.991 ;       ; Rise       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; clk_o     ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;       ; 2.095 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ;
; led[*]    ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 4.598 ; 4.559 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[0]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.520 ; 5.696 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[1]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.397 ; 5.499 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[2]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.720 ; 5.863 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[3]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.341 ; 5.430 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[4]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 4.651 ; 4.559 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[5]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.403 ; 5.591 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[6]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 4.598 ; 4.748 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
;  led[7]   ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 5.717 ; 5.944 ; Fall       ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ;
+-----------+--------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cs_o          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_o         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; miso_io       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; miso_io                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_i                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cs_o          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; clk_o         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; miso_io       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cs_o          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; clk_o         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; miso_io       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cs_o          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; clk_o         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; miso_io       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; clk_i                                                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; div_freq:divFrequenceBlock|mytff:tff0|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; div_freq:divFrequenceBlock|mytff:tff1|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; div_freq:divFrequenceBlock|mytff:tff2|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; div_freq:divFrequenceBlock|mytff:tff3|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; div_freq:divFrequenceBlock|mytff:tff4|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; div_freq:divFrequenceBlock|mytff:tff5|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; div_freq:divFrequenceBlock|mytff:tff6|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; div_freq:divFrequenceBlock|mytff:tff7|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; div_freq:divFrequenceBlock|mytff:tff8|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; div_freq:divFrequenceBlock|mytff:tff9|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff10|q                     ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 8        ; 0        ; 6        ; 204      ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 3        ; 3        ; 1        ; 1        ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 47       ; 0        ; 0        ; 0        ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0        ; 0        ; 8        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; div_freq:divFrequenceBlock|mytff:tff0|q                      ; clk_i                                                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff1|q                      ; div_freq:divFrequenceBlock|mytff:tff0|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff2|q                      ; div_freq:divFrequenceBlock|mytff:tff1|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff3|q                      ; div_freq:divFrequenceBlock|mytff:tff2|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff4|q                      ; div_freq:divFrequenceBlock|mytff:tff3|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff5|q                      ; div_freq:divFrequenceBlock|mytff:tff4|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff6|q                      ; div_freq:divFrequenceBlock|mytff:tff5|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff7|q                      ; div_freq:divFrequenceBlock|mytff:tff6|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff8|q                      ; div_freq:divFrequenceBlock|mytff:tff7|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff9|q                      ; div_freq:divFrequenceBlock|mytff:tff8|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff10|q                     ; div_freq:divFrequenceBlock|mytff:tff9|q                      ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff10|q                     ; 1        ; 1        ; 0        ; 0        ;
; div_freq:divFrequenceBlock|mytff:tff11|q                     ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 8        ; 0        ; 6        ; 204      ;
; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; div_freq:divFrequenceBlock|mytff:tff11|q                     ; 3        ; 3        ; 1        ; 1        ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; 47       ; 0        ; 0        ; 0        ;
; spiCom:spiCommunicationBlock|control:controlBlock|clk_o      ; spiCom:spiCommunicationBlock|control:controlBlock|complete_o ; 0        ; 0        ; 8        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 74    ; 74   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul 01 02:08:55 2024
Info: Command: quartus_sta adxl -c adxl
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'adxl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name spiCom:spiCommunicationBlock|control:controlBlock|complete_o spiCom:spiCommunicationBlock|control:controlBlock|complete_o
    Info (332105): create_clock -period 1.000 -name spiCom:spiCommunicationBlock|control:controlBlock|clk_o spiCom:spiCommunicationBlock|control:controlBlock|clk_o
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff11|q div_freq:divFrequenceBlock|mytff:tff11|q
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff10|q div_freq:divFrequenceBlock|mytff:tff10|q
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff9|q div_freq:divFrequenceBlock|mytff:tff9|q
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff8|q div_freq:divFrequenceBlock|mytff:tff8|q
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff7|q div_freq:divFrequenceBlock|mytff:tff7|q
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff6|q div_freq:divFrequenceBlock|mytff:tff6|q
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff5|q div_freq:divFrequenceBlock|mytff:tff5|q
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff4|q div_freq:divFrequenceBlock|mytff:tff4|q
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff3|q div_freq:divFrequenceBlock|mytff:tff3|q
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff2|q div_freq:divFrequenceBlock|mytff:tff2|q
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff1|q div_freq:divFrequenceBlock|mytff:tff1|q
    Info (332105): create_clock -period 1.000 -name div_freq:divFrequenceBlock|mytff:tff0|q div_freq:divFrequenceBlock|mytff:tff0|q
    Info (332105): create_clock -period 1.000 -name clk_i clk_i
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.422
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.422       -17.092 div_freq:divFrequenceBlock|mytff:tff11|q 
    Info (332119):    -0.323        -1.132 spiCom:spiCommunicationBlock|control:controlBlock|complete_o 
    Info (332119):    -0.045        -0.142 spiCom:spiCommunicationBlock|control:controlBlock|clk_o 
    Info (332119):    -0.011        -0.011 div_freq:divFrequenceBlock|mytff:tff3|q 
    Info (332119):     0.003         0.000 div_freq:divFrequenceBlock|mytff:tff9|q 
    Info (332119):     0.007         0.000 div_freq:divFrequenceBlock|mytff:tff5|q 
    Info (332119):     0.011         0.000 clk_i 
    Info (332119):     0.038         0.000 div_freq:divFrequenceBlock|mytff:tff1|q 
    Info (332119):     0.048         0.000 div_freq:divFrequenceBlock|mytff:tff7|q 
    Info (332119):     0.094         0.000 div_freq:divFrequenceBlock|mytff:tff2|q 
    Info (332119):     0.166         0.000 div_freq:divFrequenceBlock|mytff:tff10|q 
    Info (332119):     0.178         0.000 div_freq:divFrequenceBlock|mytff:tff8|q 
    Info (332119):     0.179         0.000 div_freq:divFrequenceBlock|mytff:tff6|q 
    Info (332119):     0.184         0.000 div_freq:divFrequenceBlock|mytff:tff4|q 
    Info (332119):     0.187         0.000 div_freq:divFrequenceBlock|mytff:tff0|q 
Info (332146): Worst-case hold slack is -0.366
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.366        -1.202 div_freq:divFrequenceBlock|mytff:tff11|q 
    Info (332119):    -0.029        -0.029 clk_i 
    Info (332119):    -0.013        -0.013 div_freq:divFrequenceBlock|mytff:tff3|q 
    Info (332119):    -0.011        -0.011 div_freq:divFrequenceBlock|mytff:tff9|q 
    Info (332119):    -0.006        -0.006 div_freq:divFrequenceBlock|mytff:tff7|q 
    Info (332119):     0.010         0.000 div_freq:divFrequenceBlock|mytff:tff0|q 
    Info (332119):     0.011         0.000 div_freq:divFrequenceBlock|mytff:tff4|q 
    Info (332119):     0.012         0.000 div_freq:divFrequenceBlock|mytff:tff10|q 
    Info (332119):     0.021         0.000 div_freq:divFrequenceBlock|mytff:tff6|q 
    Info (332119):     0.024         0.000 div_freq:divFrequenceBlock|mytff:tff8|q 
    Info (332119):     0.032         0.000 div_freq:divFrequenceBlock|mytff:tff5|q 
    Info (332119):     0.104         0.000 div_freq:divFrequenceBlock|mytff:tff2|q 
    Info (332119):     0.111         0.000 div_freq:divFrequenceBlock|mytff:tff1|q 
    Info (332119):     0.371         0.000 spiCom:spiCommunicationBlock|control:controlBlock|clk_o 
    Info (332119):     0.457         0.000 spiCom:spiCommunicationBlock|control:controlBlock|complete_o 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -4.000 clk_i 
    Info (332119):    -1.000       -64.000 div_freq:divFrequenceBlock|mytff:tff11|q 
    Info (332119):    -1.000       -48.000 spiCom:spiCommunicationBlock|control:controlBlock|clk_o 
    Info (332119):    -1.000        -8.000 spiCom:spiCommunicationBlock|control:controlBlock|complete_o 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff0|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff10|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff1|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff2|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff3|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff4|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff5|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff6|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff7|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff8|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff9|q 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.171
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.171       -11.534 div_freq:divFrequenceBlock|mytff:tff11|q 
    Info (332119):    -0.268        -0.852 spiCom:spiCommunicationBlock|control:controlBlock|complete_o 
    Info (332119):     0.072         0.000 div_freq:divFrequenceBlock|mytff:tff5|q 
    Info (332119):     0.072         0.000 spiCom:spiCommunicationBlock|control:controlBlock|clk_o 
    Info (332119):     0.074         0.000 div_freq:divFrequenceBlock|mytff:tff9|q 
    Info (332119):     0.083         0.000 div_freq:divFrequenceBlock|mytff:tff3|q 
    Info (332119):     0.100         0.000 clk_i 
    Info (332119):     0.102         0.000 div_freq:divFrequenceBlock|mytff:tff1|q 
    Info (332119):     0.115         0.000 div_freq:divFrequenceBlock|mytff:tff7|q 
    Info (332119):     0.138         0.000 div_freq:divFrequenceBlock|mytff:tff2|q 
    Info (332119):     0.204         0.000 div_freq:divFrequenceBlock|mytff:tff10|q 
    Info (332119):     0.206         0.000 div_freq:divFrequenceBlock|mytff:tff8|q 
    Info (332119):     0.217         0.000 div_freq:divFrequenceBlock|mytff:tff6|q 
    Info (332119):     0.222         0.000 div_freq:divFrequenceBlock|mytff:tff4|q 
    Info (332119):     0.225         0.000 div_freq:divFrequenceBlock|mytff:tff0|q 
Info (332146): Worst-case hold slack is -0.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.290        -0.959 div_freq:divFrequenceBlock|mytff:tff11|q 
    Info (332119):    -0.065        -0.065 clk_i 
    Info (332119):    -0.046        -0.046 div_freq:divFrequenceBlock|mytff:tff3|q 
    Info (332119):    -0.032        -0.032 div_freq:divFrequenceBlock|mytff:tff7|q 
    Info (332119):    -0.031        -0.031 div_freq:divFrequenceBlock|mytff:tff9|q 
    Info (332119):    -0.001        -0.001 div_freq:divFrequenceBlock|mytff:tff4|q 
    Info (332119):     0.001         0.000 div_freq:divFrequenceBlock|mytff:tff0|q 
    Info (332119):     0.004         0.000 div_freq:divFrequenceBlock|mytff:tff10|q 
    Info (332119):     0.009         0.000 div_freq:divFrequenceBlock|mytff:tff5|q 
    Info (332119):     0.011         0.000 div_freq:divFrequenceBlock|mytff:tff6|q 
    Info (332119):     0.019         0.000 div_freq:divFrequenceBlock|mytff:tff8|q 
    Info (332119):     0.082         0.000 div_freq:divFrequenceBlock|mytff:tff1|q 
    Info (332119):     0.086         0.000 div_freq:divFrequenceBlock|mytff:tff2|q 
    Info (332119):     0.338         0.000 spiCom:spiCommunicationBlock|control:controlBlock|clk_o 
    Info (332119):     0.499         0.000 spiCom:spiCommunicationBlock|control:controlBlock|complete_o 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -4.000 clk_i 
    Info (332119):    -1.000       -64.000 div_freq:divFrequenceBlock|mytff:tff11|q 
    Info (332119):    -1.000       -48.000 spiCom:spiCommunicationBlock|control:controlBlock|clk_o 
    Info (332119):    -1.000        -8.000 spiCom:spiCommunicationBlock|control:controlBlock|complete_o 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff0|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff10|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff1|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff2|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff3|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff4|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff5|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff6|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff7|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff8|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff9|q 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.346        -1.724 div_freq:divFrequenceBlock|mytff:tff11|q 
    Info (332119):     0.149         0.000 spiCom:spiCommunicationBlock|control:controlBlock|complete_o 
    Info (332119):     0.193         0.000 div_freq:divFrequenceBlock|mytff:tff9|q 
    Info (332119):     0.221         0.000 clk_i 
    Info (332119):     0.227         0.000 div_freq:divFrequenceBlock|mytff:tff5|q 
    Info (332119):     0.234         0.000 div_freq:divFrequenceBlock|mytff:tff3|q 
    Info (332119):     0.245         0.000 div_freq:divFrequenceBlock|mytff:tff1|q 
    Info (332119):     0.257         0.000 div_freq:divFrequenceBlock|mytff:tff7|q 
    Info (332119):     0.281         0.000 div_freq:divFrequenceBlock|mytff:tff2|q 
    Info (332119):     0.331         0.000 div_freq:divFrequenceBlock|mytff:tff10|q 
    Info (332119):     0.343         0.000 div_freq:divFrequenceBlock|mytff:tff8|q 
    Info (332119):     0.344         0.000 div_freq:divFrequenceBlock|mytff:tff4|q 
    Info (332119):     0.344         0.000 div_freq:divFrequenceBlock|mytff:tff6|q 
    Info (332119):     0.345         0.000 div_freq:divFrequenceBlock|mytff:tff0|q 
    Info (332119):     0.417         0.000 spiCom:spiCommunicationBlock|control:controlBlock|clk_o 
Info (332146): Worst-case hold slack is -0.308
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.308        -0.992 div_freq:divFrequenceBlock|mytff:tff11|q 
    Info (332119):    -0.022        -0.022 div_freq:divFrequenceBlock|mytff:tff3|q 
    Info (332119):    -0.021        -0.021 clk_i 
    Info (332119):    -0.007        -0.007 div_freq:divFrequenceBlock|mytff:tff7|q 
    Info (332119):    -0.003        -0.003 div_freq:divFrequenceBlock|mytff:tff10|q 
    Info (332119):     0.000         0.000 div_freq:divFrequenceBlock|mytff:tff0|q 
    Info (332119):     0.001         0.000 div_freq:divFrequenceBlock|mytff:tff4|q 
    Info (332119):     0.006         0.000 div_freq:divFrequenceBlock|mytff:tff6|q 
    Info (332119):     0.009         0.000 div_freq:divFrequenceBlock|mytff:tff8|q 
    Info (332119):     0.014         0.000 div_freq:divFrequenceBlock|mytff:tff9|q 
    Info (332119):     0.019         0.000 div_freq:divFrequenceBlock|mytff:tff5|q 
    Info (332119):     0.061         0.000 div_freq:divFrequenceBlock|mytff:tff1|q 
    Info (332119):     0.064         0.000 div_freq:divFrequenceBlock|mytff:tff2|q 
    Info (332119):     0.193         0.000 spiCom:spiCommunicationBlock|control:controlBlock|clk_o 
    Info (332119):     0.343         0.000 spiCom:spiCommunicationBlock|control:controlBlock|complete_o 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -4.043 clk_i 
    Info (332119):    -1.000       -64.000 div_freq:divFrequenceBlock|mytff:tff11|q 
    Info (332119):    -1.000       -48.000 spiCom:spiCommunicationBlock|control:controlBlock|clk_o 
    Info (332119):    -1.000        -8.000 spiCom:spiCommunicationBlock|control:controlBlock|complete_o 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff0|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff10|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff1|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff2|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff3|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff4|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff5|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff6|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff7|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff8|q 
    Info (332119):    -1.000        -1.000 div_freq:divFrequenceBlock|mytff:tff9|q 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4626 megabytes
    Info: Processing ended: Mon Jul 01 02:09:01 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


