Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:/Qsys/SPWM/Qsys_EP2C5/ --output-directory=F:/Qsys/SPWM/Qsys_EP2C5/Qsys/ --report-file=bsf:F:/Qsys/SPWM/Qsys_EP2C5/Qsys.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5T144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/SPWM/Qsys_EP2C5/Qsys.qsys
Progress: Loading Qsys_EP2C5/Qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding epcs [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module epcs
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module RAM
Progress: Adding KEY [altera_avalon_pio 13.0.1]
Progress: Parameterizing module KEY
Progress: Adding LCD12864 [LCD12864_1602 1.0]
Progress: Parameterizing module LCD12864
Progress: Adding DDS1 [DDS_IP 6.0]
Progress: Parameterizing module DDS1
Progress: Adding DDS2 [DDS_IP 6.0]
Progress: Parameterizing module DDS2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: Qsys.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/Qsys/SPWM/Qsys_EP2C5/ --output-directory=F:/Qsys/SPWM/Qsys_EP2C5/Qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:F:/Qsys/SPWM/Qsys_EP2C5/Qsys.sopcinfo --report-file=html:F:/Qsys/SPWM/Qsys_EP2C5/Qsys.html --report-file=qip:F:/Qsys/SPWM/Qsys_EP2C5/Qsys/synthesis/Qsys.qip --report-file=cmp:F:/Qsys/SPWM/Qsys_EP2C5/Qsys.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5T144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/SPWM/Qsys_EP2C5/Qsys.qsys --language=VERILOG
Progress: Loading Qsys_EP2C5/Qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding epcs [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module epcs
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module RAM
Progress: Adding KEY [altera_avalon_pio 13.0.1]
Progress: Parameterizing module KEY
Progress: Adding LCD12864 [LCD12864_1602 1.0]
Progress: Parameterizing module LCD12864
Progress: Adding DDS1 [DDS_IP 6.0]
Progress: Parameterizing module DDS1
Progress: Adding DDS2 [DDS_IP 6.0]
Progress: Parameterizing module DDS2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: Qsys.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 41 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 21 modules, 85 connections
Info: merlin_domain_transform: After transform: 42 modules, 226 connections
Info: merlin_router_transform: After transform: 53 modules, 270 connections
Info: reset_adaptation_transform: After transform: 54 modules, 211 connections
Info: merlin_network_to_switch_transform: After transform: 75 modules, 257 connections
Info: merlin_mm_transform: After transform: 75 modules, 257 connections
Info: merlin_interrupt_mapper_transform: After transform: 76 modules, 260 connections
Warning: Qsys: "No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"
Warning: Qsys: "No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"
Warning: Qsys: "No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"
Info: nios2: Starting RTL generation for module 'Qsys_nios2'
Info: nios2:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Qsys_nios2 --dir=C:/Users/qin/AppData/Local/Temp/alt5915_3198961835332451598.dir/0001_nios2_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5915_3198961835332451598.dir/0001_nios2_gen//Qsys_nios2_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2: # 2013.07.29 14:57:55 (*) Starting Nios II generation
Info: nios2: # 2013.07.29 14:57:55 (*)   Checking for plaintext license.
Info: nios2: # 2013.07.29 14:57:56 (*)   Plaintext license not found.
Info: nios2: # 2013.07.29 14:57:56 (*)   No license required to generate encrypted Nios II/e.
Info: nios2: # 2013.07.29 14:57:56 (*)   Elaborating CPU configuration settings
Info: nios2: # 2013.07.29 14:57:56 (*)   Creating all objects for CPU
Info: nios2: # 2013.07.29 14:57:58 (*)   Generating RTL from CPU objects
Info: nios2: # 2013.07.29 14:57:58 (*)   Creating plain-text RTL
Info: nios2: # 2013.07.29 14:58:03 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'Qsys_nios2'
Info: nios2: "Qsys" instantiated altera_nios2_qsys "nios2"
Info: sysid: "Qsys" instantiated altera_avalon_sysid_qsys "sysid"
Info: epcs: Starting RTL generation for module 'Qsys_epcs'
Info: epcs:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=Qsys_epcs --dir=C:/Users/qin/AppData/Local/Temp/alt5915_3198961835332451598.dir/0003_epcs_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5915_3198961835332451598.dir/0003_epcs_gen//Qsys_epcs_component_configuration.pl  --do_build_sim=0  ]
Info: epcs: Done RTL generation for module 'Qsys_epcs'
Info: epcs: "Qsys" instantiated altera_avalon_epcs_flash_controller "epcs"
Info: jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/qin/AppData/Local/Temp/alt5915_3198961835332451598.dir/0004_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5915_3198961835332451598.dir/0004_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'
Info: jtag_uart: "Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: RAM: Starting RTL generation for module 'Qsys_RAM'
Info: RAM:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_RAM --dir=C:/Users/qin/AppData/Local/Temp/alt5915_3198961835332451598.dir/0005_RAM_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5915_3198961835332451598.dir/0005_RAM_gen//Qsys_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'Qsys_RAM'
Info: RAM: "Qsys" instantiated altera_avalon_onchip_memory2 "RAM"
Info: KEY: Starting RTL generation for module 'Qsys_KEY'
Info: KEY:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_KEY --dir=C:/Users/qin/AppData/Local/Temp/alt5915_3198961835332451598.dir/0006_KEY_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5915_3198961835332451598.dir/0006_KEY_gen//Qsys_KEY_component_configuration.pl  --do_build_sim=0  ]
Info: KEY: Done RTL generation for module 'Qsys_KEY'
Info: KEY: "Qsys" instantiated altera_avalon_pio "KEY"
Info: LCD12864: "Qsys" instantiated LCD12864_1602 "LCD12864"
Info: DDS1: "Qsys" instantiated DDS_IP "DDS1"
Info: nios2_instruction_master_translator: "Qsys" instantiated altera_merlin_master_translator "nios2_instruction_master_translator"
Info: nios2_jtag_debug_module_translator: "Qsys" instantiated altera_merlin_slave_translator "nios2_jtag_debug_module_translator"
Info: nios2_instruction_master_translator_avalon_universal_master_0_agent: "Qsys" instantiated altera_merlin_master_agent "nios2_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Qsys" instantiated altera_merlin_slave_agent "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Qsys" instantiated altera_avalon_sc_fifo "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "Qsys" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "Qsys" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "Qsys" instantiated altera_merlin_router "id_router"
Info: id_router_003: "Qsys" instantiated altera_merlin_router "id_router_003"
Info: rst_controller: "Qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "Qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "Qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "Qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "Qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "Qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "Qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file F:/Qsys/SPWM/Qsys_EP2C5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "Qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file F:/Qsys/SPWM/Qsys_EP2C5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: Qsys: Done Qsys" with 27 modules, 95 files, 1838931 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
