---
layout: default
title: 5.5 ãƒ†ã‚¹ãƒˆæ§‹é€ ï¼ˆã‚¹ã‚­ãƒ£ãƒ³ã€JTAGã€BISTï¼‰
---

# 5.5 ãƒ†ã‚¹ãƒˆæ§‹é€ ï¼ˆã‚¹ã‚­ãƒ£ãƒ³ã€JTAGã€BISTï¼‰  
**5.5 Test Structures: Scan, JTAG, and BIST**

SoCãªã©ã®å¤§è¦æ¨¡ICã§ã¯ã€è£½é€ å¾Œã®æ©Ÿèƒ½æ¤œè¨¼ãƒ»ä¸è‰¯æ¤œå‡ºã®ãŸã‚ã«ã€  
**ãƒ†ã‚¹ãƒˆå®¹æ˜“åŒ–è¨­è¨ˆï¼ˆDFT: Design for Testabilityï¼‰** ãŒä¸å¯æ¬ ã§ã™ã€‚  
> In large-scale ICs like SoCs, **Design for Testability (DFT)** is essential for post-fabrication validation and defect detection.

æœ¬ç¯€ã§ã¯ã€**ã‚¹ã‚­ãƒ£ãƒ³æ§‹é€ ãƒ»JTAGãƒ»BIST**ãªã©ã®åŸºæœ¬æ¦‚å¿µã¨å®Ÿè£…æ–¹æ³•ã‚’å­¦ã³ã¾ã™ã€‚  
> This section introduces key concepts and implementations of **scan chains, JTAG, and BIST**.

---

## ğŸ¯ ãƒ†ã‚¹ãƒˆæ§‹é€ ã®ç›®çš„ã¨åˆ†é¡  
**ğŸ¯ Purpose and Classification of Test Structures**

### â–¶ ãªãœãƒ†ã‚¹ãƒˆãŒå¿…è¦ã‹ï¼Ÿï½œWhy is Testing Necessary?

- é…ç·šæ–­ç·šãƒ»ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ•…éšœãƒ»è£½é€ ã°ã‚‰ã¤ãã«ã‚ˆã‚‹**ä¸è‰¯æ¤œå‡º**  
> Detect faults like wire breaks, transistor defects, or process variations  
- **å¤§è¦æ¨¡å›è·¯ã®å†…éƒ¨çŠ¶æ…‹ã‚’è¦³æ¸¬ãƒ»åˆ¶å¾¡**  
> Observe and control internal states of complex circuits not fully observable from I/Os

### â–¶ ä¸»ãªæ‰‹æ³•ã¨åˆ†é¡ï½œMain Test Methods

| ğŸ” æ‰‹æ³• / Method | æ¦‚è¦ / Description |
|------------------|--------------------|
| ğŸ” ã‚¹ã‚­ãƒ£ãƒ³ï¼ˆScanï¼‰ | FFã‚’ç›´åˆ—åŒ–ã—ã¦çŠ¶æ…‹è¦³æ¸¬ã‚’å¯èƒ½ã« |
| ğŸ”Œ JTAG           | æ¨™æº–è¦æ ¼ã®ãƒ†ã‚¹ãƒˆã‚¢ã‚¯ã‚»ã‚¹ãƒãƒ¼ãƒˆ |
| ğŸ§  BIST           | å›è·¯è‡ªèº«ã«ã‚ˆã‚‹è‡ªå·±æ¤œæŸ»æ©Ÿæ§‹     |

---

## ğŸ” ã‚¹ã‚­ãƒ£ãƒ³ãƒã‚§ãƒ¼ãƒ³ã®åŸºç¤  
**ğŸ” Basics of Scan Chains**

### â–¶ æ§‹é€ ã‚¤ãƒ¡ãƒ¼ã‚¸ï¼ˆMermaidå½¢å¼ï¼‰ï½œStructure Image (Mermaid)

[GitHubã§Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã‚’ç¢ºèªã™ã‚‹](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/chapter5_soc_design_flow/5.5_test_structures.md)

```mermaid
flowchart TD
    IN(ğŸ” SCAN IN: SI) --> FF1(DFF 1)
    FF1 --> FF2(DFF 2)
    FF2 --> FF3(DFF 3)
    FF3 --> OUT(ğŸ“¤ SCAN OUT: Q)
```

- **ã‚¹ã‚­ãƒ£ãƒ³ã‚¤ãƒ³ï¼ˆSIï¼‰**ã§FFã«ãƒ‡ãƒ¼ã‚¿å…¥åŠ›  
> Input data via **Scan-In (SI)**
- å›è·¯é§†å‹•å¾Œã«**ã‚¹ã‚­ãƒ£ãƒ³ã‚¢ã‚¦ãƒˆ**ã§çŠ¶æ…‹å–å¾—  
> Observe final states via **Scan-Out**
  
### â–¶ ãƒ¢ãƒ¼ãƒ‰åˆ‡æ›¿ï½œMode Switching

| ğŸ”§ ä¿¡å·å | æ©Ÿèƒ½ / Function |
|-----------|------------------|
| `scan_enable` | é€šå¸¸ï¼ã‚¹ã‚­ãƒ£ãƒ³ãƒ¢ãƒ¼ãƒ‰åˆ‡æ›¿ï¼ˆ0â†’é€šå¸¸, 1â†’ã‚¹ã‚­ãƒ£ãƒ³ï¼‰ |

---

## ğŸ”Œ JTAGï¼ˆIEEE 1149.1ï¼‰  
**ğŸ”Œ JTAG Interface (IEEE 1149.1)**

- æ¨™æº–çš„ãª**ãƒ†ã‚¹ãƒˆã‚¢ã‚¯ã‚»ã‚¹ãƒãƒ¼ãƒˆï¼ˆTAPï¼‰**è¦æ ¼  
> A standard **Test Access Port (TAP)** interface
- TDIâ†’TDOã®**ãƒã‚¦ãƒ³ãƒ€ãƒªã‚¹ã‚­ãƒ£ãƒ³**ã«ã‚ˆã‚Šã€ãƒ”ãƒ³åˆ¶å¾¡ã‚„ãƒ‡ãƒãƒƒã‚°ãŒå¯èƒ½  
> Enables **boundary scan**, debug, and signal control

### â–¶ ä¸»ãªç”¨é€”ï½œUse Cases

| ğŸ› ï¸ ç”¨é€” / Use Case | èª¬æ˜ / Description |
|---------------------|--------------------|
| ğŸ­ è£½é€ ãƒ†ã‚¹ãƒˆ        | æ¥ç¶šï¼çŸ­çµ¡ã®æ¤œå‡º     |
| ğŸ ãƒ‡ãƒãƒƒã‚°          | å†…éƒ¨ä¿¡å·ã®ç¢ºèªãƒ»åˆ¶å¾¡ |
| ğŸ’¾ æ›¸ãè¾¼ã¿          | FPGA/MCUã¸ã®ãƒ—ãƒ­ã‚°ãƒ©ãƒ è»¢é€ï¼ˆä¾‹ï¼šSWDï¼‰ |

---

## ğŸ§  BISTï¼ˆè‡ªå·±æ¤œæŸ»æ©Ÿæ§‹ï¼‰  
**ğŸ§  Built-In Self Test (BIST)**

- å›è·¯å†…ã«**ãƒ†ã‚¹ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ç”Ÿæˆå™¨ï¼ˆPGï¼‰**ã¨**å¿œç­”è©•ä¾¡å™¨ï¼ˆORï¼‰**ã‚’æŒã¤  
> Embeds **Pattern Generator (PG)** and **Output Response Analyzer (ORA)** within the circuit  
- å¤–éƒ¨ãƒ†ã‚¹ãƒˆãƒ™ã‚¯ã‚¿ãªã—ã§è‡ªå·±è¨ºæ–­å¯èƒ½  
> Enables self-testing without external input patterns

### â–¶ å®Ÿè£…ä¾‹ï½œImplementation Examples

| ğŸ“¦ ç¨®é¡ / Type | å¯¾è±¡ / Target      | èª¬æ˜ / Description |
|----------------|--------------------|--------------------|
| MBIST          | ãƒ¡ãƒ¢ãƒªï¼ˆSRAMç­‰ï¼‰   | èª­ã¿æ›¸ãæ¤œæŸ»ãƒ‘ã‚¿ãƒ¼ãƒ³ã®è‡ªå‹•ç”Ÿæˆ |
| LBIST          | ãƒ­ã‚¸ãƒƒã‚¯ãƒ–ãƒ­ãƒƒã‚¯   | ãƒ©ãƒ³ãƒ€ãƒ ãƒ‘ã‚¿ãƒ¼ãƒ³ã«ã‚ˆã‚‹æ©Ÿèƒ½æ¤œè¨¼ |

---

## ğŸ“ DFTæŒ¿å…¥ã®è¨­è¨ˆãƒ•ãƒ­ãƒ¼  
**ğŸ“ Design Flow for DFT Insertion**

```
1. è«–ç†åˆæˆå¾Œã®ãƒãƒƒãƒˆãƒªã‚¹ãƒˆå–å¾—  
2. ã‚¹ã‚­ãƒ£ãƒ³ãƒã‚§ãƒ¼ãƒ³ãƒ»ãƒ†ã‚¹ãƒˆæ§‹é€ æŒ¿å…¥  
3. é…ç½®é…ç·šä¸­ã«ã‚¹ã‚­ãƒ£ãƒ³ã‚’è€ƒæ…®  
4. ãƒ†ã‚¹ãƒˆãƒ™ã‚¯ã‚¿ç”Ÿæˆï¼ˆDFTãƒ„ãƒ¼ãƒ«ã¾ãŸã¯ATEé€£æºï¼‰
```

> ğŸ“Œ ã‚¹ã‚­ãƒ£ãƒ³ã¯**é…ç·šåˆ¶ç´„ã‚„STAã«ã‚‚å½±éŸ¿**ã™ã‚‹ãŸã‚ã€æ—©æœŸè¨ˆç”»ãŒé‡è¦  
> Scan logic affects layout and STA, requiring early design planning

---

## ğŸ“ æ•™è‚²çš„æ¼”ç¿’ä¾‹ï½œEducational Exercises

| ğŸ“ ãƒ†ãƒ¼ãƒ / Theme | ğŸ§ª å†…å®¹ / Description |
|-------------------|------------------------|
| ã‚¹ã‚­ãƒ£ãƒ³æŒ¿å…¥ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ | `scan_enable` ã«ã‚ˆã‚‹FFåˆ‡æ›¿ã‚’å¯è¦–åŒ– |
| JTAGæ³¢å½¢è§£æ                | TDI/TDOã®ä¿¡å·å¤‰åŒ–ã‚’è¦³å¯Ÿ |
| ç°¡æ˜“BISTå›è·¯è¨­è¨ˆ            | ãƒ¡ãƒ¢ãƒªãƒ†ã‚¹ãƒˆã®æ“¬ä¼¼å®Ÿè£…ã¨çµæœæ¯”è¼ƒ |

---

## ğŸ“˜ ã¾ã¨ã‚ã¨æ¬¡ç« ã¸ã®å°å…¥  
**ğŸ“˜ Summary and Next Chapter**

ãƒ†ã‚¹ãƒˆæ§‹é€ ã¯ã€**è£½é€ å¾Œã®å“è³ªä¿è¨¼ãƒ»ä¸è‰¯æ¤œå‡º**ã®ãŸã‚ã®è¦ã§ã™ã€‚  
> Test structures are essential for **quality assurance and defect detection after fabrication**.

æ¬¡ç« ã§ã¯ã€SoCå®Œæˆå¾Œã®**ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆã€ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°ã€æœ€çµ‚æ¤œæŸ»**ãªã©ã€  
è£½å“ã¨ã—ã¦å¸‚å ´ã«å‡ºã‚‹ã¾ã§ã®å·¥ç¨‹ã‚’å­¦ã³ã¾ã™ã€‚  
> The next chapter covers **wafer-level testing, packaging, and final inspection** before product shipment.

ğŸ‘‰ [ç¬¬6ç«  ãƒ†ã‚¹ãƒˆã¨ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ï½œChapter 6: Test and Packaging](../chapter6_test_and_package/README.md)

---

[â† æˆ»ã‚‹ / Back to Chapter 5: SoC Design Flow Top](./README.md)
