<stg><name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %inc1313173_reload_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %inc1313173_reload

]]></Node>
<StgValue><ssdm name="inc1313173_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %.lr.ph55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.lr.ph55:0 %i_30 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph55:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph55:2 %icmp_ln508 = icmp_eq  i7 %i_30, i7 %inc1313173_reload_read

]]></Node>
<StgValue><ssdm name="icmp_ln508"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph55:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph55:4 %i_31 = add i7 %i_30, i7 1

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph55:5 %br_ln508 = br i1 %icmp_ln508, void %.split15, void %._crit_edge56.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="7">
<![CDATA[
.split15:1 %zext_ln509 = zext i7 %i_30

]]></Node>
<StgValue><ssdm name="zext_ln509"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:2 %intersection_addr = getelementptr i4 %intersection, i64 0, i64 %zext_ln509

]]></Node>
<StgValue><ssdm name="intersection_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4">
<![CDATA[
.split15:3 %intersection_load = load i4 %intersection_addr

]]></Node>
<StgValue><ssdm name="intersection_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split15:7 %store_ln510 = store i7 %i_31, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln510"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
._crit_edge56.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:0 %specloopname_ln508 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln508"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4">
<![CDATA[
.split15:3 %intersection_load = load i4 %intersection_addr

]]></Node>
<StgValue><ssdm name="intersection_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="4">
<![CDATA[
.split15:4 %zext_ln509_1 = zext i4 %intersection_load

]]></Node>
<StgValue><ssdm name="zext_ln509_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:5 %curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln509

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="4">
<![CDATA[
.split15:6 %store_ln509 = store i5 %zext_ln509_1, i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="store_ln509"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.split15:8 %br_ln0 = br void %.lr.ph55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="inc1313173_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inc1313173_reload"/></StgValue>
</port>
<port id="36" name="intersection" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="intersection"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="curOptPotentialPlacement" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="curOptPotentialPlacement"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="i" fromId="38" toId="5">
</dataflow>
<dataflow id="41" from="_ssdm_op_Read.ap_auto.i7" to="inc1313173_reload_read" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="inc1313173_reload" to="inc1313173_reload_read" fromId="35" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="store_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="45" from="i" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="46" from="i" to="i_30" fromId="5" toId="9">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specpipeline_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="53" from="StgValue_38" to="specpipeline_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_51" to="specpipeline_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="56" from="p_str" to="specpipeline_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="57" from="i_30" to="icmp_ln508" fromId="9" toId="11">
</dataflow>
<dataflow id="58" from="inc1313173_reload_read" to="icmp_ln508" fromId="6" toId="11">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="59" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty" fromId="61" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_63" to="empty" fromId="63" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_65" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="i_30" to="i_31" fromId="9" toId="13">
</dataflow>
<dataflow id="69" from="StgValue_68" to="i_31" fromId="68" toId="13">
</dataflow>
<dataflow id="70" from="icmp_ln508" to="br_ln508" fromId="11" toId="14">
</dataflow>
<dataflow id="71" from="i_30" to="zext_ln509" fromId="9" toId="15">
</dataflow>
<dataflow id="72" from="intersection" to="intersection_addr" fromId="36" toId="16">
</dataflow>
<dataflow id="73" from="StgValue_65" to="intersection_addr" fromId="65" toId="16">
</dataflow>
<dataflow id="74" from="zext_ln509" to="intersection_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="75" from="intersection_addr" to="intersection_load" fromId="16" toId="17">
</dataflow>
<dataflow id="76" from="i_31" to="store_ln510" fromId="13" toId="18">
</dataflow>
<dataflow id="77" from="i" to="store_ln510" fromId="5" toId="18">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopName" to="specloopname_ln508" fromId="78" toId="19">
</dataflow>
<dataflow id="81" from="empty_27" to="specloopname_ln508" fromId="80" toId="19">
</dataflow>
<dataflow id="82" from="intersection_addr" to="intersection_load" fromId="16" toId="20">
</dataflow>
<dataflow id="83" from="intersection_load" to="zext_ln509_1" fromId="20" toId="21">
</dataflow>
<dataflow id="84" from="curOptPotentialPlacement" to="curOptPotentialPlacement_addr" fromId="37" toId="22">
</dataflow>
<dataflow id="85" from="StgValue_65" to="curOptPotentialPlacement_addr" fromId="65" toId="22">
</dataflow>
<dataflow id="86" from="zext_ln509" to="curOptPotentialPlacement_addr" fromId="15" toId="22">
</dataflow>
<dataflow id="87" from="zext_ln509_1" to="store_ln509" fromId="21" toId="23">
</dataflow>
<dataflow id="88" from="curOptPotentialPlacement_addr" to="store_ln509" fromId="22" toId="23">
</dataflow>
<dataflow id="89" from="icmp_ln508" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
