
*** Running vivado
    with args -log design_1_m02_regslice_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_m02_regslice_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_m02_regslice_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1496.738 ; gain = 0.000 ; free physical = 15840 ; free virtual = 47495
INFO: [Synth 8-638] synthesizing module 'design_1_m02_regslice_0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_m02_regslice_0/synth/design_1_m02_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (2#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-256] done synthesizing module 'design_1_m02_regslice_0' (5#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_m02_regslice_0/synth/design_1_m02_regslice_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1496.738 ; gain = 0.000 ; free physical = 15698 ; free virtual = 47338
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1496.738 ; gain = 0.000 ; free physical = 15641 ; free virtual = 47281
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2119.637 ; gain = 0.000 ; free physical = 12204 ; free virtual = 43836
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 2119.637 ; gain = 622.898 ; free physical = 9855 ; free virtual = 41504
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 2119.637 ; gain = 622.898 ; free physical = 9855 ; free virtual = 41503
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 2119.637 ; gain = 622.898 ; free physical = 9856 ; free virtual = 41504
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 2119.637 ; gain = 622.898 ; free physical = 9826 ; free virtual = 41461
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 2119.637 ; gain = 622.898 ; free physical = 9950 ; free virtual = 41584
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2733.613 ; gain = 1236.875 ; free physical = 5396 ; free virtual = 37030
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2743.629 ; gain = 1246.891 ; free physical = 5390 ; free virtual = 37024
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2753.652 ; gain = 1256.914 ; free physical = 5378 ; free virtual = 37012
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2753.652 ; gain = 1256.914 ; free physical = 5314 ; free virtual = 36948
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2753.652 ; gain = 1256.914 ; free physical = 5315 ; free virtual = 36949
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2753.652 ; gain = 1256.914 ; free physical = 5313 ; free virtual = 36948
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2753.652 ; gain = 1256.914 ; free physical = 5322 ; free virtual = 36956
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2753.652 ; gain = 1256.914 ; free physical = 5325 ; free virtual = 36959
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2753.652 ; gain = 1256.914 ; free physical = 5331 ; free virtual = 36966

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     8|
|2     |LUT3 |     5|
|3     |LUT4 |     5|
|4     |FDRE |   126|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2753.652 ; gain = 1256.914 ; free physical = 5331 ; free virtual = 36966
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 2775.652 ; gain = 1300.289 ; free physical = 4996 ; free virtual = 36631
