#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan  8 15:57:07 2020
# Process ID: 21044
# Current directory: C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6796 C:\Users\dell\Desktop\TPU\TPU_f\demo\DA\prj_MyKcu105_TI\prj_MyKcu105_TI.xpr
# Log file: C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/vivado.log
# Journal file: C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.xpr
INFO: [Project 1-313] Project file moved from 'G:/vivado/FPGAproject/DAC/Source Code/prj_MyKcu105_TI' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.ipdefs/repository_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mySystem.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mySystem_dds_compiler_0_0
mySystem_clk_wiz_0_0
mySystem_jesd204_phy_0
mySystem_jesd204_rx_0
mySystem_xlconstant_0_0
mySystem_xlconstant_0_1
mySystem_dds_compiler_0_1
mySystem_dds_compiler_0_2
mySystem_dds_compiler_0_3
mySystem_xlconcat_0_0

INFO: [Project 1-230] Project 'prj_MyKcu105_TI.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 974.922 ; gain = 174.508
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {mySystem_jesd204_rx_0 mySystem_xlconstant_0_1 mySystem_dds_compiler_0_0 mySystem_clk_wiz_0_0 mySystem_dds_compiler_0_3 mySystem_xlconstant_0_0 mySystem_xlconcat_0_0 mySystem_jesd204_phy_0 mySystem_dds_compiler_0_1 mySystem_dds_compiler_0_2}] -log ip_upgrade.log
Adding component instance block -- user.org:user:leds:1.1 - leds_0
Adding component instance block -- user.org:user:iobufs_ti:2.3 - iobufs_i
Adding component instance block -- xilinx.com:module_ref:Transport_layer_DAC38Rf82_84111:1.0 - Transport_layer_DAC38Rf82_84111_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_2
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_1
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_3
Adding component instance block -- xilinx.com:ip:jesd204_phy:4.0 - jesd204_phy
Adding component instance block -- xilinx.com:ip:jesd204:7.2 - jesd204_tx
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_21
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_23
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_22
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - rx_polarity
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sync_inv
WARNING: [BD 41-1731] Type mismatch between connected pins: /JesdSubSys/iobufs_i/refclk(undef) and /JesdSubSys/jesd204_phy/cpll_refclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /JesdSubSys/iobufs_i/refclk(undef) and /JesdSubSys/jesd204_phy/qpll0_refclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /JesdSubSys/jesd204_phy/txoutclk(clk) and /JesdSubSys/leds_0/in4(undef)
Successfully read diagram <mySystem> from BD file <C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/mySystem.bd>
Upgrading 'C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/mySystem.bd'
INFO: [IP_Flow 19-3422] Upgraded mySystem_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 2 to revision 4
INFO: [IP_Flow 19-3422] Upgraded mySystem_dds_compiler_0_0 (DDS Compiler 6.0) from revision 17 to revision 19
INFO: [IP_Flow 19-3422] Upgraded mySystem_dds_compiler_0_1 (DDS Compiler 6.0) from revision 17 to revision 19
INFO: [IP_Flow 19-3422] Upgraded mySystem_dds_compiler_0_2 (DDS Compiler 6.0) from revision 17 to revision 19
INFO: [IP_Flow 19-3422] Upgraded mySystem_dds_compiler_0_3 (DDS Compiler 6.0) from revision 17 to revision 19
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Sourcing the elaborate.xit file!
Calling update_contents...
Done sourcing the elaborate.xit file!
Sourcing the elaborate_ 7series.xit file!
Skipping.... Not relevent
Done sourcing the elaborate_7series.xit file!
Sourcing the elaborate.xit file!
Done sourcing the elaborate.xit file!
INFO: [IP_Flow 19-3422] Upgraded mySystem_jesd204_phy_0 (JESD204 PHY 4.0) from revision 4 to revision 7
INFO: txoutclk frequency set to: 192000000.000 Hz. Line rate = 7.68 Gbps Ratio = linerate / 40.0
INFO: rxoutclk frequency set to: 192000000.000 Hz. Line rate = 7.68 Gbps Ratio = linerate / 40.0
INFO: txoutclk frequency set to: 192000000.000 Hz. Line rate = 7.68 Gbps Ratio = linerate / 40.0
INFO: rxoutclk frequency set to: 192000000.000 Hz. Line rate = 7.68 Gbps Ratio = linerate / 40.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /JesdSubSys/iobufs_i/refclk(undef) and /JesdSubSys/jesd204_phy_upgraded_ipi/cpll_refclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /JesdSubSys/iobufs_i/refclk(undef) and /JesdSubSys/jesd204_phy_upgraded_ipi/qpll0_refclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /JesdSubSys/leds_0/in4(undef) and /JesdSubSys/jesd204_phy_upgraded_ipi/txoutclk(clk)
Sourcing the elaborate.xit file!
Calling update_contents...
Done sourcing the elaborate.xit file!
INFO: [IP_Flow 19-3422] Upgraded mySystem_jesd204_rx_0 (JESD204 7.2) from revision 4 to revision 7
INFO: [IP_Flow 19-3422] Upgraded mySystem_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 3
INFO: [IP_Flow 19-3422] Upgraded mySystem_xlconstant_0_0 (Constant 1.1) from revision 5 to revision 6
INFO: [IP_Flow 19-3422] Upgraded mySystem_xlconstant_0_1 (Constant 1.1) from revision 5 to revision 6
Wrote  : <C:\Users\dell\Desktop\TPU\TPU_f\demo\DA\prj_MyKcu105_TI\prj_MyKcu105_TI.srcs\sources_1\bd\mySystem\mySystem.bd> 
Wrote  : <C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ui/bd_b0399bfb.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 2183.188 ; gain = 81.031
export_ip_user_files -of_objects [get_ips {mySystem_jesd204_rx_0 mySystem_xlconstant_0_1 mySystem_dds_compiler_0_0 mySystem_clk_wiz_0_0 mySystem_dds_compiler_0_3 mySystem_xlconstant_0_0 mySystem_xlconcat_0_0 mySystem_jesd204_phy_0 mySystem_dds_compiler_0_1 mySystem_dds_compiler_0_2}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/mySystem.bd]
WARNING: [BD 41-927] Following properties on pin /JesdSubSys/leds_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /JesdSubSys/Transport_layer_DAC38Rf82_84111_0/tx_link_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=192000000.000 
WARNING: [BD 41-927] Following properties on pin /JesdSubSys/Transport_layer_DAC38Rf82_84111_0/jesd204_tx_link_data have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PortWidth=64 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/JesdSubSys/leds_0/in1
/JesdSubSys/leds_0/in2
/JesdSubSys/leds_0/in3
/JesdSubSys/leds_0/in5
/JesdSubSys/leds_0/in6
/JesdSubSys/leds_0/in7

Wrote  : <C:\Users\dell\Desktop\TPU\TPU_f\demo\DA\prj_MyKcu105_TI\prj_MyKcu105_TI.srcs\sources_1\bd\mySystem\mySystem.bd> 
VHDL Output written to : C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/synth/mySystem.v
VHDL Output written to : C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/sim/mySystem.v
VHDL Output written to : C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hdl/mySystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/jesd204_phy .
WARNING: [IP_Flow 19-650] IP license key 'jesd204@2017.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'jesd204@2017.10' is enabled with a Design_Linking license.
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/jesd204_tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/iobufs_i .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/rx_polarity .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/sync_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/dds_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/dds_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/dds_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/Transport_layer_DAC38Rf82_84111_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/util_vector_logic_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/util_vector_logic_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/util_vector_logic_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JesdSubSys/util_vector_logic_1 .
Exporting to file C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hw_handoff/mySystem.hwh
Generated Block Design Tcl file C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/hw_handoff/mySystem_bd.tcl
Generated Hardware Definition File C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/synth/mySystem.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2183.188 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/mySystem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/mySystem.bd] -directory C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.ip_user_files -ipstatic_source_dir C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.cache/compile_simlib/modelsim} {questa=C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.cache/compile_simlib/questa} {riviera=C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.cache/compile_simlib/riviera} {activehdl=C:/Users/dell/Desktop/TPU/TPU_f/demo/DA/prj_MyKcu105_TI/prj_MyKcu105_TI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_PHASE.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
regenerate_bd_layout -hierarchy [get_bd_cells JesdSubSys]
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_PHASE.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_PHASE.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
invalid command name "getTransceiverType"
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.TRANSCEIVER failed.invalid command name "getTransceiverType"
invalid command name "getTransceiverType"
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.TRANSCEIVER failed.invalid command name "getTransceiverType"
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_intf.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_DATA.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_PHASE.FREQ_HZ but, float/scientific notation value 192000000.000 is provided. The value is converted to long type(192000000)
invalid command name "getTransceiverType"
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.TRANSCEIVER failed.invalid command name "getTransceiverType"
invalid command name "getTransceiverType"
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.TRANSCEIVER failed.invalid command name "getTransceiverType"
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 17:42:31 2020...
