<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 873.555 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;main.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-140]" key="HLS 214-140" tag="" content="Array stream parameter &apos;in&apos; in function &apos;mlp&apos; may require the &apos;volatile&apos; qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: main.cpp:27" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-140]" key="HLS 214-140" tag="" content="Array stream parameter &apos;out&apos; in function &apos;mlp&apos; may require the &apos;volatile&apos; qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: main.cpp:27" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.945 seconds; current allocated memory: 95.369 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, false&gt;::operator unsigned long long() const&apos; into &apos;axi_transfer(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, int, int)&apos; (main.cpp:11:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(int)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(int)&apos; into &apos;ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed(int)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed&lt;44, 36, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;12, 4, true&gt;::mult ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator*&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1119:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(int)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;($_0)32, ($_0)32, true&gt;::mult operator*&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(int, ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2385)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;12, 4, true&gt;::mult ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator*&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;($_0)32, ($_0)32, true&gt;::mult operator*&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(int, ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2445)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;44, 36, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed&lt;45, 37, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;44, 36, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;44, 36, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;44, 36, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;12, 4, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;12, 4, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;12, 4, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;12, 4, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed&lt;24, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;12, 4, true&gt;::mult ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator*&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1119:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;24, 8, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed&lt;25, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;24, 8, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;24, 8, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;24, 8, true&gt;::plus ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;1, false&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;4, true&gt;::operator++()&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:717:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;4, true&gt;&amp; ap_int_base&lt;4, true&gt;::operator+=&lt;1, false&gt;(ap_int_base&lt;1, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;4, true&gt;::operator++()&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:717:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;4, true&gt;::operator++()&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::to_ap_int_base(bool) const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:853:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::to_ap_int_base(bool) const&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::to_int() const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:869:69)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;4, true&gt;::to_int() const&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::to_int() const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:869:86)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::to_int() const&apos; into &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator int() const&apos; (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1042:71)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed(int)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:56:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed(int)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:62:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator int() const&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:100:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:99:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:95:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;12, 4, true&gt;::mult ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator*&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:95:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:90:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:88:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;12, 4, true&gt;::mult ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator*&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:88:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:84:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:82:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;12, 4, true&gt;::mult ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator*&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:82:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:77:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:75:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;($_0)32, ($_0)32, true&gt;::mult operator*&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(int, ap_fixed_base&lt;12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:75:49)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed&lt;12, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed(int)&apos; into &apos;mlp(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*)&apos; (main.cpp:67:15)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-142]" key="HLS 214-142" tag="VITIS_INTERFACE" content="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port &apos;in&apos; (main.cpp:27:0)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-142.html"/>
	<Message severity="WARNING" prefix="[HLS 214-142]" key="HLS 214-142" tag="VITIS_INTERFACE" content="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port &apos;out&apos; (main.cpp:27:0)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-142.html"/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.ap_uints&apos; into &apos;axi_transfer(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, int, int) (.1)&apos; (main.cpp:13:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.ap_uints&apos; into &apos;axi_transfer(hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, hls::axis&lt;ap_uint&lt;32&gt;, 1ul, 1ul, 1ul&gt;*, int, int) (.1)&apos; (main.cpp:15:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.065 seconds; current allocated memory: 97.883 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.884 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 108.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 122.954 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_55_4&apos; (main.cpp:55) in function &apos;mlp&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_61_6&apos; (main.cpp:61) in function &apos;mlp&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_66_7&apos; (main.cpp:66) in function &apos;mlp&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_74_8&apos; (main.cpp:74) in function &apos;mlp&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;layer2_loop&apos; (main.cpp:80) in function &apos;mlp&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;layer3_loop&apos; (main.cpp:86) in function &apos;mlp&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;layer4_loop&apos; (main.cpp:93) in function &apos;mlp&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;layer4_bias&apos; (main.cpp:98) in function &apos;mlp&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_2&apos; (main.cpp:45) in function &apos;mlp&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;layer2_loop&apos; (main.cpp:80) in function &apos;mlp&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;layer3_loop&apos; (main.cpp:86) in function &apos;mlp&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;layer4_loop&apos; (main.cpp:93) in function &apos;mlp&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_81_9&apos; (main.cpp:81) in function &apos;mlp&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_87_10&apos; (main.cpp:87) in function &apos;mlp&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_94_11&apos; (main.cpp:94) in function &apos;mlp&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_115" tag="" content="Automatically partitioning small array &apos;params&apos; (main.cpp:43) completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;params&apos; (main.cpp:43) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.814 seconds; current allocated memory: 161.433 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_54_3&apos; (main.cpp:54:30) in function &apos;mlp&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_60_5&apos; (main.cpp:60:30) in function &apos;mlp&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;layer1_loop&apos; (main.cpp:73:25) in function &apos;mlp&apos; the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_217" tag="" content="&apos;VITIS_LOOP_36_1&apos; (main.cpp:38:15) in function &apos;mlp&apos; is an infinite loop." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_36_1&apos; (main.cpp:38:15) in function &apos;mlp&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;weights_1.V&apos; (main.cpp:56:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;weights_2.V&apos; (main.cpp:62:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;bias.V&apos; (main.cpp:67:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;buffer_1.V&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;buffer_1.V&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;buffer_1.V&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;buffer_2.V&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.359 seconds; current allocated memory: 182.886 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;mlp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-107]" key="SYN_PORT_NAME_ILLEGAL_593" tag="" content="Renaming port name &apos;mlp/in&apos; to &apos;mlp/in_r&apos; to avoid the conflict with HDL keywords or other object names." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-107]" key="SYN_PORT_NAME_ILLEGAL_593" tag="" content="Renaming port name &apos;mlp/out&apos; to &apos;mlp/out_r&apos; to avoid the conflict with HDL keywords or other object names." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;axi_transfer&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;axi_transfer&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;axi_transfer&apos; (function &apos;axi_transfer&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read on port &apos;in_r&apos; and axis read on port &apos;in_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;axi_transfer&apos; (function &apos;axi_transfer&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read on port &apos;in_r&apos; and axis read on port &apos;in_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;axi_transfer&apos; (function &apos;axi_transfer&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read on port &apos;in_r&apos; and axis read on port &apos;in_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;axi_transfer&apos; (function &apos;axi_transfer&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read on port &apos;in_r&apos; (main.cpp:16) and axis read on port &apos;in_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;axi_transfer&apos; (function &apos;axi_transfer&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read on port &apos;in_r&apos; (main.cpp:19) and axis read on port &apos;in_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;axi_transfer&apos; (function &apos;axi_transfer&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between axis read on port &apos;in_r&apos; (main.cpp:21) and axis read on port &apos;in_r&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 10, Depth = 12, function &apos;axi_transfer&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 183.386 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 183.598 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mlp&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_63) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_62) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_61) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_60) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_59) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_58) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_57) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_56) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_55) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_54) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_53) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_52) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_51) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_50) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_49) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_48) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_47) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_46) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_45) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_44) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_43) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_42) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_41) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_40) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_39) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_38) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_37) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_36) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_35) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_34) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_33) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_32) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_31) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_30) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_29) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_28) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_27) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_26) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_25) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_24) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_23) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_22) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_21) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_20) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_19) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_18) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_17) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_16) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_15) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_14) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_13) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_12) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_11) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_10) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_9) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_8) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_7) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_5) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_3) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_127) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_126) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_125) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_124) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_123) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_122) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_121) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_120) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_119) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_118) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_117) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_116) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_115) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_114) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_113) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_112) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_111) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_110) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_109) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_108) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_107) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_106) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_105) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_104) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_103) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_102) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_101) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_100) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_99) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_98) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_97) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_96) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_95) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_94) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_93) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_92) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_91) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_90) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_89) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_88) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_87) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_86) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_85) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_84) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_83) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_82) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_81) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_80) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_79) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_78) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_77) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_76) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_75) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_74) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_73) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_72) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_71) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_70) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_69) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_68) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_67) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_66) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_65) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_64) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_191) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_190) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_189) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_188) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_187) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_186) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_185) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_184) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_183) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_182) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_181) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_180) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_179) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_178) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_177) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_176) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_175) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_174) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_173) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_172) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_171) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_170) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_169) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_168) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_167) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_166) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_165) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_164) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_163) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_162) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_161) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_160) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_159) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_158) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_157) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_156) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_155) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_154) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_153) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_152) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_151) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_150) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_149) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_148) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_147) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_146) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_145) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_144) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_143) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_142) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_141) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_140) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_139) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_138) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_137) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_136) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_135) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_134) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_133) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_132) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_131) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_130) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_129) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1192_128) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;weights_2_V&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;weights_1_V&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 10, Depth = 13, loop &apos;VITIS_LOOP_45_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_54_3_VITIS_LOOP_55_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 10, Depth = 13, loop &apos;VITIS_LOOP_54_3_VITIS_LOOP_55_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_60_5_VITIS_LOOP_61_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 10, Depth = 13, loop &apos;VITIS_LOOP_60_5_VITIS_LOOP_61_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_66_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 10, Depth = 13, loop &apos;VITIS_LOOP_66_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_74_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 10, Depth = 16, loop &apos;VITIS_LOOP_74_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;layer2_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;weights_1_V_load_18&apos;) on array &apos;weights_1.V&apos;, main.cpp:34 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weights_1_V&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 70, loop &apos;layer2_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;layer3_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;weights_1_V_load_82&apos;) on array &apos;weights_1.V&apos;, main.cpp:34 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weights_1_V&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 70, loop &apos;layer3_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;layer4_loop&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;weights_2_V_load_17&apos;) on array &apos;weights_2.V&apos;, main.cpp:34 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weights_2_V&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 68, loop &apos;layer4_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;layer4_bias&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 10, Depth = 13, loop &apos;layer4_bias&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.554 seconds; current allocated memory: 191.128 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.002 seconds; current allocated memory: 201.859 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;axi_transfer&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;axi_transfer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.982 seconds; current allocated memory: 202.571 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mlp&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mlp/in_r&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mlp/out_r&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;mlp&apos; to &apos;ap_ctrl_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_12s_12s_12s_12_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_12s_12s_20ns_20_4_1&apos;: 192 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mlp&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.9 seconds; current allocated memory: 224.355 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;mlp_weights_1_V_ram (RAM_1WnR)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;mlp_weights_2_V_ram (RAM_1WnR)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;mlp_bias_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;mlp_buffer_1_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;mlp_buffer_4_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 9.33 seconds; current allocated memory: 260.505 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for mlp." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for mlp." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 189.61 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 3 seconds. Elapsed time: 38.983 seconds; current allocated memory: 260.629 MB." resolution=""/>
</Messages>
