 
{
    
    "BENCHMARKS": {
        "dbg": {
            "status": "inactive",
            "top": "dbg",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV/design/dbg/dbg.sv",
            "CLOCK_DATA": {
                "Clock1": "dbg_bus_clk_en",
                "Clock2": "clk",
                "Clock3": "free_clk",
                "Clock4": "clk_override"
            }
        },
        "dmi": {
            "status": "inactive",
            "top": "dmi_wrapper",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV/design/dmi/dmi_wrapper.v",
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "active_clk",
                "Clock3": "clk_override"
            }
        },
        "exu": {
            "status": "inactive",
            "top": "exu",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV/design/exu/exu.sv",
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "active_clk",
                "Clock3": "clk_override"
            }
        },
        "ifu": {
            "status": "inactive",
            "top": "ifu",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV/design/ifu/ifu.sv",
            "CLOCK_DATA": {
                "Clock1": "free_clk",
                "Clock2": "active_clk",
                "Clock3": "clk_override",
                "Clock4": "clk"
            }
        },
        "lsu": {
            "status": "inactive",
            "top": "lsu",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV/design/lsu/lsu.sv",
            "CLOCK_DATA": {
                "Clock1": "free_clk",
                "Clock3": "clk_override",
                "Clock4": "clk"
            }
        },
        "ahb_to_axi4": {
            "status": "inactive",
            "top": "ahb_to_axi4",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV/design/lib/ahb_to_axi4/ahb_to_axi4.sv",
            "CLOCK_DATA": {
                "Clock1": "bus_clk_en",
                "Clock3": "clk_override",
                "Clock4": "clk"
            }
        },
        "axi4_to_ahb": {
            "status": "inactive",
            "top": "axi4_to_ahb",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV/design/lib/axi4_to_ahb/axi4_to_ahb.sv",
            "CLOCK_DATA": {
                "Clock1": "bus_clk_en",
                "Clock3": "clk_override",
                "Clock4": "clk"
            }
        },
        "Core": {
            "status": "inactive",
            "top": "swerv_wrapper",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV/design/Core/swerv_wrapper.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}