Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Nov  7 04:15:29 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/project_3/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1865)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (82)
6. checking no_output_delay (97)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1865)
---------------------------
 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[0] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[10] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[11] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[12] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[13] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[14] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[15] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[16] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[17] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[18] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[19] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[1] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[20] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[21] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[22] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[23] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[24] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[25] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[26] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[27] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[28] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[29] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[2] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[30] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[31] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[3] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[4] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[5] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[6] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[7] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[8] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[9] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_cyc_i (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_stb_i (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[10]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[11]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[5]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[6]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[7]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[8]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[9]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G

 There are 7 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 7 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111100]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111101]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111102]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111103]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111104]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111105]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111106]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 32 register/latch pins with no clock driven by root clock pin: user_fir/sm_tvalid_reg/Q (HIGH)

user_fir/sm_tdata[-1111111080]/G
user_fir/sm_tdata[-1111111081]/G
user_fir/sm_tdata[-1111111082]/G
user_fir/sm_tdata[-1111111083]/G
user_fir/sm_tdata[-1111111084]/G
user_fir/sm_tdata[-1111111085]/G
user_fir/sm_tdata[-1111111086]/G
user_fir/sm_tdata[-1111111087]/G
user_fir/sm_tdata[-1111111088]/G
user_fir/sm_tdata[-1111111089]/G
user_fir/sm_tdata[-1111111090]/G
user_fir/sm_tdata[-1111111091]/G
user_fir/sm_tdata[-1111111092]/G
user_fir/sm_tdata[-1111111093]/G
user_fir/sm_tdata[-1111111094]/G
user_fir/sm_tdata[-1111111095]/G
user_fir/sm_tdata[-1111111096]/G
user_fir/sm_tdata[-1111111097]/G
user_fir/sm_tdata[-1111111098]/G
user_fir/sm_tdata[-1111111099]/G
user_fir/sm_tdata[-1111111100]/G
user_fir/sm_tdata[-1111111101]/G
user_fir/sm_tdata[-1111111102]/G
user_fir/sm_tdata[-1111111103]/G
user_fir/sm_tdata[-1111111104]/G
user_fir/sm_tdata[-1111111105]/G
user_fir/sm_tdata[-1111111106]/G
user_fir/sm_tdata[-1111111107]/G
user_fir/sm_tdata[-1111111108]/G
user_fir/sm_tdata[-1111111109]/G
user_fir/sm_tdata[-1111111110]/G
user_fir/sm_tdata[-1111111111]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

next_state_reg[0]/D
next_state_reg[1]/D
next_state_reg[2]/D
user_fir/addr[-1111111100]/D
user_fir/addr[-1111111101]/D
user_fir/addr[-1111111102]/D
user_fir/addr[-1111111103]/D
user_fir/addr[-1111111104]/D
user_fir/addr[-1111111105]/D
user_fir/addr[-1111111106]/D
user_fir/addr[-1111111107]/D
user_fir/addr[-1111111108]/D
user_fir/addr[-1111111109]/D
user_fir/sm_tdata[-1111111080]/D
user_fir/sm_tdata[-1111111081]/D
user_fir/sm_tdata[-1111111082]/D
user_fir/sm_tdata[-1111111083]/D
user_fir/sm_tdata[-1111111084]/D
user_fir/sm_tdata[-1111111085]/D
user_fir/sm_tdata[-1111111086]/D
user_fir/sm_tdata[-1111111087]/D
user_fir/sm_tdata[-1111111088]/D
user_fir/sm_tdata[-1111111089]/D
user_fir/sm_tdata[-1111111090]/D
user_fir/sm_tdata[-1111111091]/D
user_fir/sm_tdata[-1111111092]/D
user_fir/sm_tdata[-1111111093]/D
user_fir/sm_tdata[-1111111094]/D
user_fir/sm_tdata[-1111111095]/D
user_fir/sm_tdata[-1111111096]/D
user_fir/sm_tdata[-1111111097]/D
user_fir/sm_tdata[-1111111098]/D
user_fir/sm_tdata[-1111111099]/D
user_fir/sm_tdata[-1111111100]/D
user_fir/sm_tdata[-1111111101]/D
user_fir/sm_tdata[-1111111102]/D
user_fir/sm_tdata[-1111111103]/D
user_fir/sm_tdata[-1111111104]/D
user_fir/sm_tdata[-1111111105]/D
user_fir/sm_tdata[-1111111106]/D
user_fir/sm_tdata[-1111111107]/D
user_fir/sm_tdata[-1111111108]/D
user_fir/sm_tdata[-1111111109]/D
user_fir/sm_tdata[-1111111110]/D
user_fir/sm_tdata[-1111111111]/D
user_fir/tap_A[-1111111106]/D
user_fir/tap_A[-1111111107]/D
user_fir/tap_A[-1111111108]/D
user_fir/tap_A[-1111111109]/D
user_fir/tap_Di[-1111111080]/D
user_fir/tap_Di[-1111111081]/D
user_fir/tap_Di[-1111111082]/D
user_fir/tap_Di[-1111111083]/D
user_fir/tap_Di[-1111111084]/D
user_fir/tap_Di[-1111111085]/D
user_fir/tap_Di[-1111111086]/D
user_fir/tap_Di[-1111111087]/D
user_fir/tap_Di[-1111111088]/D
user_fir/tap_Di[-1111111089]/D
user_fir/tap_Di[-1111111090]/D
user_fir/tap_Di[-1111111091]/D
user_fir/tap_Di[-1111111092]/D
user_fir/tap_Di[-1111111093]/D
user_fir/tap_Di[-1111111094]/D
user_fir/tap_Di[-1111111095]/D
user_fir/tap_Di[-1111111096]/D
user_fir/tap_Di[-1111111097]/D
user_fir/tap_Di[-1111111098]/D
user_fir/tap_Di[-1111111099]/D
user_fir/tap_Di[-1111111100]/D
user_fir/tap_Di[-1111111101]/D
user_fir/tap_Di[-1111111102]/D
user_fir/tap_Di[-1111111103]/D
user_fir/tap_Di[-1111111104]/D
user_fir/tap_Di[-1111111105]/D
user_fir/tap_Di[-1111111106]/D
user_fir/tap_Di[-1111111107]/D
user_fir/tap_Di[-1111111108]/D
user_fir/tap_Di[-1111111109]/D
user_fir/tap_Di[-1111111110]/D
user_fir/tap_Di[-1111111111]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (82)
-------------------------------
 There are 82 input ports with no input delay specified. (HIGH)

io_in[16]
io_in[17]
io_in[18]
io_in[19]
io_in[20]
io_in[21]
io_in[22]
io_in[23]
la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[14]
wbs_adr_i[15]
wbs_adr_i[16]
wbs_adr_i[17]
wbs_adr_i[18]
wbs_adr_i[19]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (97)
--------------------------------
 There are 97 ports with no output delay specified. (HIGH)

io_out[0]
io_out[10]
io_out[11]
io_out[12]
io_out[13]
io_out[14]
io_out[15]
io_out[16]
io_out[17]
io_out[18]
io_out[19]
io_out[1]
io_out[20]
io_out[21]
io_out[22]
io_out[23]
io_out[24]
io_out[25]
io_out[26]
io_out[27]
io_out[28]
io_out[29]
io_out[2]
io_out[30]
io_out[31]
io_out[3]
io_out[4]
io_out[5]
io_out[6]
io_out[7]
io_out[8]
io_out[9]
la_data_out[0]
la_data_out[10]
la_data_out[11]
la_data_out[12]
la_data_out[13]
la_data_out[14]
la_data_out[15]
la_data_out[16]
la_data_out[17]
la_data_out[18]
la_data_out[19]
la_data_out[1]
la_data_out[20]
la_data_out[21]
la_data_out[22]
la_data_out[23]
la_data_out[24]
la_data_out[25]
la_data_out[26]
la_data_out[27]
la_data_out[28]
la_data_out[29]
la_data_out[2]
la_data_out[30]
la_data_out[31]
la_data_out[3]
la_data_out[4]
la_data_out[5]
la_data_out[6]
la_data_out[7]
la_data_out[8]
la_data_out[9]
wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.153        0.000                      0                  962        0.070        0.000                      0                  962        8.750        0.000                       0                   423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            5.153        0.000                      0                  962        0.070        0.000                      0                  962        8.750        0.000                       0                   423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 10.453ns (70.904%)  route 4.289ns (29.096%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.154 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.154    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.485 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    17.103    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.410 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    17.410    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.786 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    17.786    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.123 r  user_fir/temp0_inferred__0/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.000    18.123    user_fir/temp0_inferred__0/i__carry__6_n_7
                         FDRE                                         r  user_fir/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[29]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.076    23.276    user_fir/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.736ns  (logic 10.447ns (70.892%)  route 4.289ns (29.108%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.154 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.154    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.485 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    17.103    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.410 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    17.410    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.786 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    17.786    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.117 r  user_fir/temp0_inferred__0/i__carry__6/O[3]
                         net (fo=1, unplaced)         0.000    18.117    user_fir/temp0_inferred__0/i__carry__6_n_5
                         FDRE                                         r  user_fir/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[31]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.076    23.276    user_fir/temp_reg[31]
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                         -18.117    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.661ns  (logic 10.372ns (70.743%)  route 4.289ns (29.257%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.154 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.154    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.485 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    17.103    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.410 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    17.410    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.786 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    17.786    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.042 r  user_fir/temp0_inferred__0/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.000    18.042    user_fir/temp0_inferred__0/i__carry__6_n_6
                         FDRE                                         r  user_fir/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[30]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.076    23.276    user_fir/temp_reg[30]
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                         -18.042    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.637ns  (logic 10.348ns (70.695%)  route 4.289ns (29.305%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.154 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.154    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.485 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    17.103    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.410 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    17.410    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.786 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    17.786    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    18.018 r  user_fir/temp0_inferred__0/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.000    18.018    user_fir/temp0_inferred__0/i__carry__6_n_8
                         FDRE                                         r  user_fir/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[28]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.076    23.276    user_fir/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                         -18.018    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.625ns  (logic 10.336ns (70.671%)  route 4.289ns (29.329%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.368 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    16.986    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.293 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    17.293    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.669 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    17.669    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.006 r  user_fir/temp0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000    18.006    user_fir/temp0_inferred__0/i__carry__5_n_7
                         FDRE                                         r  user_fir/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[25]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.076    23.276    user_fir/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                         -18.006    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.619ns  (logic 10.330ns (70.659%)  route 4.289ns (29.341%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.368 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    16.986    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.293 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    17.293    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.669 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    17.669    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.000 r  user_fir/temp0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.000    18.000    user_fir/temp0_inferred__0/i__carry__5_n_5
                         FDRE                                         r  user_fir/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[27]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.076    23.276    user_fir/temp_reg[27]
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                         -18.000    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.544ns  (logic 10.255ns (70.508%)  route 4.289ns (29.492%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.368 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    16.986    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.293 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    17.293    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.669 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    17.669    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    17.925 r  user_fir/temp0_inferred__0/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.000    17.925    user_fir/temp0_inferred__0/i__carry__5_n_6
                         FDRE                                         r  user_fir/temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[26]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.076    23.276    user_fir/temp_reg[26]
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                         -17.925    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.520ns  (logic 10.231ns (70.459%)  route 4.289ns (29.541%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.368 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    16.986    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.293 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    17.293    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.669 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    17.669    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    17.901 r  user_fir/temp0_inferred__0/i__carry__5/O[0]
                         net (fo=1, unplaced)         0.000    17.901    user_fir/temp0_inferred__0/i__carry__5_n_8
                         FDRE                                         r  user_fir/temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[24]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.076    23.276    user_fir/temp_reg[24]
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                         -17.901    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.395ns  (logic 10.115ns (70.265%)  route 4.280ns (29.735%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.138 r  user_fir/temp1_carry/O[3]
                         net (fo=1, unplaced)         0.618    16.756    user_fir/temp1_carry_n_5
                                                                      r  user_fir/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.063 r  user_fir/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    17.063    user_fir/i__carry__3_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.439 r  user_fir/temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    17.439    user_fir/temp0_inferred__0/i__carry__3_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.776 r  user_fir/temp0_inferred__0/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.000    17.776    user_fir/temp0_inferred__0/i__carry__4_n_7
                         FDRE                                         r  user_fir/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[21]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.076    23.276    user_fir/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                         -17.776    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.389ns  (logic 10.109ns (70.253%)  route 4.280ns (29.747%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.138 r  user_fir/temp1_carry/O[3]
                         net (fo=1, unplaced)         0.618    16.756    user_fir/temp1_carry_n_5
                                                                      r  user_fir/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.063 r  user_fir/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    17.063    user_fir/i__carry__3_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.439 r  user_fir/temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    17.439    user_fir/temp0_inferred__0/i__carry__3_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.770 r  user_fir/temp0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.000    17.770    user_fir/temp0_inferred__0/i__carry__4_n_5
                         FDRE                                         r  user_fir/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[23]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.076    23.276    user_fir/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                  5.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[10]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[10]
                                                                      r  user_fir/temp0_inferred__0/i__carry__1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__1/O[3]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__1_n_5
                         FDRE                                         r  user_fir/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[11]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[12]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[12]
                                                                      r  user_fir/temp0_inferred__0/i__carry__2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__2_n_7
                         FDRE                                         r  user_fir/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[13]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[14]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[14]
                                                                      r  user_fir/temp0_inferred__0/i__carry__2/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__2/O[3]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__2_n_5
                         FDRE                                         r  user_fir/temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[15]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[16]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[16]
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__3/O[1]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__3_n_7
                         FDRE                                         r  user_fir/temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[17]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[18]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[18]
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__3/O[3]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__3_n_5
                         FDRE                                         r  user_fir/temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[19]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[0]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[0]
                                                                      r  user_fir/temp0_inferred__0/i__carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry/O[1]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry_n_7
                         FDRE                                         r  user_fir/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[1]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[20]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[20]
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__4_n_7
                         FDRE                                         r  user_fir/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[21]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[22]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[22]
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__4_n_5
                         FDRE                                         r  user_fir/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[23]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[24]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[24]
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__5_n_7
                         FDRE                                         r  user_fir/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[25]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[26]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[26]
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__5_n_5
                         FDRE                                         r  user_fir/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[27]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056               user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424               user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845               clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               awaddr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               awaddr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               awaddr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               awaddr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               awaddr_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_fir/addr[-1111111107]/G
                            (positive level-sensitive latch)
  Destination:            user_fir/tap_A[-1111111107]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/addr[-1111111107]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/addr[-1111111107]/Q
                         net (fo=1, unplaced)         0.189     0.350    user_fir/addr[4]
                                                                      r  user_fir/tap_A[-1111111107]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.395 r  user_fir/tap_A[-1111111107]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    user_fir/tap_A[-1111111107]_i_1_n_1
                         LDCE                                         r  user_fir/tap_A[-1111111107]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/addr[-1111111108]/G
                            (positive level-sensitive latch)
  Destination:            user_fir/tap_A[-1111111108]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/addr[-1111111108]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/addr[-1111111108]/Q
                         net (fo=1, unplaced)         0.189     0.350    user_fir/addr[3]
                                                                      r  user_fir/tap_A[-1111111108]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.395 r  user_fir/tap_A[-1111111108]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    user_fir/tap_A[-1111111108]_i_1_n_1
                         LDCE                                         r  user_fir/tap_A[-1111111108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/addr[-1111111109]/G
                            (positive level-sensitive latch)
  Destination:            user_fir/tap_A[-1111111109]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/addr[-1111111109]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/addr[-1111111109]/Q
                         net (fo=1, unplaced)         0.189     0.350    user_fir/addr[2]
                                                                      r  user_fir/tap_A[-1111111109]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.395 r  user_fir/tap_A[-1111111109]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    user_fir/tap_A[-1111111109]_i_1_n_1
                         LDCE                                         r  user_fir/tap_A[-1111111109]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/addr[-1111111106]/G
                            (positive level-sensitive latch)
  Destination:            user_fir/tap_A[-1111111106]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.206ns (51.513%)  route 0.194ns (48.487%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/addr[-1111111106]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 f  user_fir/addr[-1111111106]/Q
                         net (fo=2, unplaced)         0.194     0.355    user_fir/addr[5]
                                                                      f  user_fir/tap_A[-1111111106]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.400 r  user_fir/tap_A[-1111111106]_i_1/O
                         net (fo=1, unplaced)         0.000     0.400    user_fir/tap_A[-1111111106]_i_1_n_1
                         LDCE                                         r  user_fir/tap_A[-1111111106]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[31]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111080]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[31]
                                                                      r  wbs_dat_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[31]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    user_fir/D[31]
                         LDCE                                         r  user_fir/tap_Di[-1111111080]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[30]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111081]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[30]
                                                                      r  wbs_dat_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[30]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    user_fir/D[30]
                         LDCE                                         r  user_fir/tap_Di[-1111111081]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[29]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111082]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[29]
                                                                      r  wbs_dat_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[29]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_fir/D[29]
                         LDCE                                         r  user_fir/tap_Di[-1111111082]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[28]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111083]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[28]
                                                                      r  wbs_dat_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[28]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_fir/D[28]
                         LDCE                                         r  user_fir/tap_Di[-1111111083]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[27]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111084]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[27]
                                                                      r  wbs_dat_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[27]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_fir/D[27]
                         LDCE                                         r  user_fir/tap_Di[-1111111084]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[26]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111085]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[26]
                                                                      r  wbs_dat_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[26]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_fir/D[26]
                         LDCE                                         r  user_fir/tap_Di[-1111111085]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[10]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[10]
                                                                      r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[11]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[12]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[12]
                                                                      r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[13]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[13]
                                                                      r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[14]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[14]
                                                                      r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[15]
                                                                      r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[16]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[16]
                                                                      r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[17]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[17]
                                                                      r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[18]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[18]
                                                                      r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_fir/temp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/sm_tdata[-1111111080]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[31]/Q
                         net (fo=2, unplaced)         0.145     1.352    user_fir/temp_reg[31]
                         LDCE                                         r  user_fir/sm_tdata[-1111111080]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/sm_tdata[-1111111081]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[30]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[30]
                         LDCE                                         r  user_fir/sm_tdata[-1111111081]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/sm_tdata[-1111111082]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[29]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[29]
                         LDCE                                         r  user_fir/sm_tdata[-1111111082]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/sm_tdata[-1111111083]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[28]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[28]
                         LDCE                                         r  user_fir/sm_tdata[-1111111083]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/sm_tdata[-1111111084]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[27]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[27]
                         LDCE                                         r  user_fir/sm_tdata[-1111111084]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/sm_tdata[-1111111085]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[26]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[26]
                         LDCE                                         r  user_fir/sm_tdata[-1111111085]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/sm_tdata[-1111111086]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[25]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[25]
                         LDCE                                         r  user_fir/sm_tdata[-1111111086]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/sm_tdata[-1111111087]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[24]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[24]
                         LDCE                                         r  user_fir/sm_tdata[-1111111087]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/sm_tdata[-1111111088]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[23]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[23]
                         LDCE                                         r  user_fir/sm_tdata[-1111111088]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/sm_tdata[-1111111089]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[22]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[22]
                         LDCE                                         r  user_fir/sm_tdata[-1111111089]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay          1146 Endpoints
Min Delay          1146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.004ns  (logic 8.962ns (63.995%)  route 5.042ns (36.005%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.035 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.035    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.366 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.984    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.291 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.291    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.667 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.667    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.004 r  user_fir/temp0_inferred__0/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.000    14.004    user_fir/temp0_inferred__0/i__carry__6_n_7
                         FDRE                                         r  user_fir/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[29]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.998ns  (logic 8.956ns (63.979%)  route 5.042ns (36.021%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.035 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.035    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.366 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.984    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.291 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.291    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.667 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.667    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.998 r  user_fir/temp0_inferred__0/i__carry__6/O[3]
                         net (fo=1, unplaced)         0.000    13.998    user_fir/temp0_inferred__0/i__carry__6_n_5
                         FDRE                                         r  user_fir/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[31]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.923ns  (logic 8.881ns (63.785%)  route 5.042ns (36.215%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.035 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.035    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.366 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.984    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.291 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.291    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.667 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.667    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.923 r  user_fir/temp0_inferred__0/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.000    13.923    user_fir/temp0_inferred__0/i__carry__6_n_6
                         FDRE                                         r  user_fir/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[30]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.899ns  (logic 8.857ns (63.723%)  route 5.042ns (36.277%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.035 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.035    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.366 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.984    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.291 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.291    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.667 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.667    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.899 r  user_fir/temp0_inferred__0/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.000    13.899    user_fir/temp0_inferred__0/i__carry__6_n_8
                         FDRE                                         r  user_fir/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[28]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.887ns  (logic 8.845ns (63.691%)  route 5.042ns (36.309%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.249 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.867    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.174 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.174    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.550 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.550    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.887 r  user_fir/temp0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000    13.887    user_fir/temp0_inferred__0/i__carry__5_n_7
                         FDRE                                         r  user_fir/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[25]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.881ns  (logic 8.839ns (63.675%)  route 5.042ns (36.325%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.249 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.867    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.174 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.174    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.550 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.550    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.881 r  user_fir/temp0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.000    13.881    user_fir/temp0_inferred__0/i__carry__5_n_5
                         FDRE                                         r  user_fir/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[27]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.806ns  (logic 8.764ns (63.478%)  route 5.042ns (36.522%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.249 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.867    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.174 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.174    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.550 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.550    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.806 r  user_fir/temp0_inferred__0/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.000    13.806    user_fir/temp0_inferred__0/i__carry__5_n_6
                         FDRE                                         r  user_fir/temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[26]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.782ns  (logic 8.740ns (63.415%)  route 5.042ns (36.585%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.249 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.867    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.174 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.174    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.550 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.550    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.782 r  user_fir/temp0_inferred__0/i__carry__5/O[0]
                         net (fo=1, unplaced)         0.000    13.782    user_fir/temp0_inferred__0/i__carry__5_n_8
                         FDRE                                         r  user_fir/temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[24]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.657ns  (logic 8.624ns (63.146%)  route 5.033ns (36.854%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.019 r  user_fir/temp1_carry/O[3]
                         net (fo=1, unplaced)         0.618    12.637    user_fir/temp1_carry_n_5
                                                                      r  user_fir/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.944 r  user_fir/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    12.944    user_fir/i__carry__3_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.320 r  user_fir/temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    13.320    user_fir/temp0_inferred__0/i__carry__3_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.657 r  user_fir/temp0_inferred__0/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.000    13.657    user_fir/temp0_inferred__0/i__carry__4_n_7
                         FDRE                                         r  user_fir/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[21]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.651ns  (logic 8.618ns (63.129%)  route 5.033ns (36.871%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.019 r  user_fir/temp1_carry/O[3]
                         net (fo=1, unplaced)         0.618    12.637    user_fir/temp1_carry_n_5
                                                                      r  user_fir/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.944 r  user_fir/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    12.944    user_fir/i__carry__3_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.320 r  user_fir/temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    13.320    user_fir/temp0_inferred__0/i__carry__3_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.651 r  user_fir/temp0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.000    13.651    user_fir/temp0_inferred__0/i__carry__4_n_5
                         FDRE                                         r  user_fir/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111111]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111111]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111111]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[0]
                         FDRE                                         r  register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[0]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111101]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111101]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111101]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[10]
                         FDRE                                         r  register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[10]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111100]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111100]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111100]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[11]
                         FDRE                                         r  register_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[11]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111099]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111099]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111099]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[12]
                         FDRE                                         r  register_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[12]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111098]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111098]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111098]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[13]
                         FDRE                                         r  register_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[13]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111097]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111097]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111097]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[14]
                         FDRE                                         r  register_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[14]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111096]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111096]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111096]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[15]
                         FDRE                                         r  register_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[15]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111095]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111095]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111095]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[16]
                         FDRE                                         r  register_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[16]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111094]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111094]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111094]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[17]
                         FDRE                                         r  register_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[17]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111093]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111093]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111093]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[18]
                         FDRE                                         r  register_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[18]/C





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Nov  7 04:17:29 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/project_3/timing_report.txt -append
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1865)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (82)
6. checking no_output_delay (97)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1865)
---------------------------
 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[0] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[10] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[11] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[12] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[13] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[14] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[15] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[16] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[17] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[18] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[19] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[1] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[20] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[21] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[22] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[23] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[24] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[25] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[26] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[27] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[28] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[29] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[2] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[30] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[31] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[3] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[4] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[5] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[6] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[7] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[8] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_adr_i[9] (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_cyc_i (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 46 register/latch pins with no clock driven by root clock pin: wbs_stb_i (HIGH)

user_fir/addr[-1111111100]/G
user_fir/addr[-1111111101]/G
user_fir/addr[-1111111102]/G
user_fir/addr[-1111111103]/G
user_fir/addr[-1111111104]/G
user_fir/addr[-1111111105]/G
user_fir/addr[-1111111106]/G
user_fir/addr[-1111111107]/G
user_fir/addr[-1111111108]/G
user_fir/addr[-1111111109]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G
user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[10]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[11]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[5]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[6]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[7]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[8]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr_reg[9]/Q (HIGH)

user_fir/tap_Di[-1111111080]/G
user_fir/tap_Di[-1111111081]/G
user_fir/tap_Di[-1111111082]/G
user_fir/tap_Di[-1111111083]/G
user_fir/tap_Di[-1111111084]/G
user_fir/tap_Di[-1111111085]/G
user_fir/tap_Di[-1111111086]/G
user_fir/tap_Di[-1111111087]/G
user_fir/tap_Di[-1111111088]/G
user_fir/tap_Di[-1111111089]/G
user_fir/tap_Di[-1111111090]/G
user_fir/tap_Di[-1111111091]/G
user_fir/tap_Di[-1111111092]/G
user_fir/tap_Di[-1111111093]/G
user_fir/tap_Di[-1111111094]/G
user_fir/tap_Di[-1111111095]/G
user_fir/tap_Di[-1111111096]/G
user_fir/tap_Di[-1111111097]/G
user_fir/tap_Di[-1111111098]/G
user_fir/tap_Di[-1111111099]/G
user_fir/tap_Di[-1111111100]/G
user_fir/tap_Di[-1111111101]/G
user_fir/tap_Di[-1111111102]/G
user_fir/tap_Di[-1111111103]/G
user_fir/tap_Di[-1111111104]/G
user_fir/tap_Di[-1111111105]/G
user_fir/tap_Di[-1111111106]/G
user_fir/tap_Di[-1111111107]/G
user_fir/tap_Di[-1111111108]/G
user_fir/tap_Di[-1111111109]/G
user_fir/tap_Di[-1111111110]/G
user_fir/tap_Di[-1111111111]/G

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G

 There are 7 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 7 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

next_state_reg[0]/G
next_state_reg[1]/G
next_state_reg[2]/G
user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111100]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111101]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111102]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111103]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111104]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111105]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 4 register/latch pins with no clock driven by root clock pin: user_fir/addr[-1111111106]/Q (HIGH)

user_fir/tap_A[-1111111106]/G
user_fir/tap_A[-1111111107]/G
user_fir/tap_A[-1111111108]/G
user_fir/tap_A[-1111111109]/G

 There are 32 register/latch pins with no clock driven by root clock pin: user_fir/sm_tvalid_reg/Q (HIGH)

user_fir/sm_tdata[-1111111080]/G
user_fir/sm_tdata[-1111111081]/G
user_fir/sm_tdata[-1111111082]/G
user_fir/sm_tdata[-1111111083]/G
user_fir/sm_tdata[-1111111084]/G
user_fir/sm_tdata[-1111111085]/G
user_fir/sm_tdata[-1111111086]/G
user_fir/sm_tdata[-1111111087]/G
user_fir/sm_tdata[-1111111088]/G
user_fir/sm_tdata[-1111111089]/G
user_fir/sm_tdata[-1111111090]/G
user_fir/sm_tdata[-1111111091]/G
user_fir/sm_tdata[-1111111092]/G
user_fir/sm_tdata[-1111111093]/G
user_fir/sm_tdata[-1111111094]/G
user_fir/sm_tdata[-1111111095]/G
user_fir/sm_tdata[-1111111096]/G
user_fir/sm_tdata[-1111111097]/G
user_fir/sm_tdata[-1111111098]/G
user_fir/sm_tdata[-1111111099]/G
user_fir/sm_tdata[-1111111100]/G
user_fir/sm_tdata[-1111111101]/G
user_fir/sm_tdata[-1111111102]/G
user_fir/sm_tdata[-1111111103]/G
user_fir/sm_tdata[-1111111104]/G
user_fir/sm_tdata[-1111111105]/G
user_fir/sm_tdata[-1111111106]/G
user_fir/sm_tdata[-1111111107]/G
user_fir/sm_tdata[-1111111108]/G
user_fir/sm_tdata[-1111111109]/G
user_fir/sm_tdata[-1111111110]/G
user_fir/sm_tdata[-1111111111]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

next_state_reg[0]/D
next_state_reg[1]/D
next_state_reg[2]/D
user_fir/addr[-1111111100]/D
user_fir/addr[-1111111101]/D
user_fir/addr[-1111111102]/D
user_fir/addr[-1111111103]/D
user_fir/addr[-1111111104]/D
user_fir/addr[-1111111105]/D
user_fir/addr[-1111111106]/D
user_fir/addr[-1111111107]/D
user_fir/addr[-1111111108]/D
user_fir/addr[-1111111109]/D
user_fir/sm_tdata[-1111111080]/D
user_fir/sm_tdata[-1111111081]/D
user_fir/sm_tdata[-1111111082]/D
user_fir/sm_tdata[-1111111083]/D
user_fir/sm_tdata[-1111111084]/D
user_fir/sm_tdata[-1111111085]/D
user_fir/sm_tdata[-1111111086]/D
user_fir/sm_tdata[-1111111087]/D
user_fir/sm_tdata[-1111111088]/D
user_fir/sm_tdata[-1111111089]/D
user_fir/sm_tdata[-1111111090]/D
user_fir/sm_tdata[-1111111091]/D
user_fir/sm_tdata[-1111111092]/D
user_fir/sm_tdata[-1111111093]/D
user_fir/sm_tdata[-1111111094]/D
user_fir/sm_tdata[-1111111095]/D
user_fir/sm_tdata[-1111111096]/D
user_fir/sm_tdata[-1111111097]/D
user_fir/sm_tdata[-1111111098]/D
user_fir/sm_tdata[-1111111099]/D
user_fir/sm_tdata[-1111111100]/D
user_fir/sm_tdata[-1111111101]/D
user_fir/sm_tdata[-1111111102]/D
user_fir/sm_tdata[-1111111103]/D
user_fir/sm_tdata[-1111111104]/D
user_fir/sm_tdata[-1111111105]/D
user_fir/sm_tdata[-1111111106]/D
user_fir/sm_tdata[-1111111107]/D
user_fir/sm_tdata[-1111111108]/D
user_fir/sm_tdata[-1111111109]/D
user_fir/sm_tdata[-1111111110]/D
user_fir/sm_tdata[-1111111111]/D
user_fir/tap_A[-1111111106]/D
user_fir/tap_A[-1111111107]/D
user_fir/tap_A[-1111111108]/D
user_fir/tap_A[-1111111109]/D
user_fir/tap_Di[-1111111080]/D
user_fir/tap_Di[-1111111081]/D
user_fir/tap_Di[-1111111082]/D
user_fir/tap_Di[-1111111083]/D
user_fir/tap_Di[-1111111084]/D
user_fir/tap_Di[-1111111085]/D
user_fir/tap_Di[-1111111086]/D
user_fir/tap_Di[-1111111087]/D
user_fir/tap_Di[-1111111088]/D
user_fir/tap_Di[-1111111089]/D
user_fir/tap_Di[-1111111090]/D
user_fir/tap_Di[-1111111091]/D
user_fir/tap_Di[-1111111092]/D
user_fir/tap_Di[-1111111093]/D
user_fir/tap_Di[-1111111094]/D
user_fir/tap_Di[-1111111095]/D
user_fir/tap_Di[-1111111096]/D
user_fir/tap_Di[-1111111097]/D
user_fir/tap_Di[-1111111098]/D
user_fir/tap_Di[-1111111099]/D
user_fir/tap_Di[-1111111100]/D
user_fir/tap_Di[-1111111101]/D
user_fir/tap_Di[-1111111102]/D
user_fir/tap_Di[-1111111103]/D
user_fir/tap_Di[-1111111104]/D
user_fir/tap_Di[-1111111105]/D
user_fir/tap_Di[-1111111106]/D
user_fir/tap_Di[-1111111107]/D
user_fir/tap_Di[-1111111108]/D
user_fir/tap_Di[-1111111109]/D
user_fir/tap_Di[-1111111110]/D
user_fir/tap_Di[-1111111111]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (82)
-------------------------------
 There are 82 input ports with no input delay specified. (HIGH)

io_in[16]
io_in[17]
io_in[18]
io_in[19]
io_in[20]
io_in[21]
io_in[22]
io_in[23]
la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[14]
wbs_adr_i[15]
wbs_adr_i[16]
wbs_adr_i[17]
wbs_adr_i[18]
wbs_adr_i[19]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (97)
--------------------------------
 There are 97 ports with no output delay specified. (HIGH)

io_out[0]
io_out[10]
io_out[11]
io_out[12]
io_out[13]
io_out[14]
io_out[15]
io_out[16]
io_out[17]
io_out[18]
io_out[19]
io_out[1]
io_out[20]
io_out[21]
io_out[22]
io_out[23]
io_out[24]
io_out[25]
io_out[26]
io_out[27]
io_out[28]
io_out[29]
io_out[2]
io_out[30]
io_out[31]
io_out[3]
io_out[4]
io_out[5]
io_out[6]
io_out[7]
io_out[8]
io_out[9]
la_data_out[0]
la_data_out[10]
la_data_out[11]
la_data_out[12]
la_data_out[13]
la_data_out[14]
la_data_out[15]
la_data_out[16]
la_data_out[17]
la_data_out[18]
la_data_out[19]
la_data_out[1]
la_data_out[20]
la_data_out[21]
la_data_out[22]
la_data_out[23]
la_data_out[24]
la_data_out[25]
la_data_out[26]
la_data_out[27]
la_data_out[28]
la_data_out[29]
la_data_out[2]
la_data_out[30]
la_data_out[31]
la_data_out[3]
la_data_out[4]
la_data_out[5]
la_data_out[6]
la_data_out[7]
la_data_out[8]
la_data_out[9]
wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.153        0.000                      0                  962        0.070        0.000                      0                  962        6.250        0.000                       0                   423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.153        0.000                      0                  962        0.070        0.000                      0                  962        6.250        0.000                       0                   423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 10.453ns (70.904%)  route 4.289ns (29.096%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.154 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.154    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.485 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    17.103    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.410 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    17.410    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.786 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    17.786    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.123 r  user_fir/temp0_inferred__0/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.000    18.123    user_fir/temp0_inferred__0/i__carry__6_n_7
                         FDRE                                         r  user_fir/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    16.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    17.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    17.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[29]/C
                         clock pessimism              0.248    18.235    
                         clock uncertainty           -0.035    18.200    
                         FDRE (Setup_fdre_C_D)        0.076    18.276    user_fir/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         18.276    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.736ns  (logic 10.447ns (70.892%)  route 4.289ns (29.108%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.154 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.154    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.485 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    17.103    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.410 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    17.410    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.786 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    17.786    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.117 r  user_fir/temp0_inferred__0/i__carry__6/O[3]
                         net (fo=1, unplaced)         0.000    18.117    user_fir/temp0_inferred__0/i__carry__6_n_5
                         FDRE                                         r  user_fir/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    16.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    17.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    17.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[31]/C
                         clock pessimism              0.248    18.235    
                         clock uncertainty           -0.035    18.200    
                         FDRE (Setup_fdre_C_D)        0.076    18.276    user_fir/temp_reg[31]
  -------------------------------------------------------------------
                         required time                         18.276    
                         arrival time                         -18.117    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.661ns  (logic 10.372ns (70.743%)  route 4.289ns (29.257%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.154 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.154    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.485 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    17.103    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.410 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    17.410    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.786 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    17.786    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.042 r  user_fir/temp0_inferred__0/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.000    18.042    user_fir/temp0_inferred__0/i__carry__6_n_6
                         FDRE                                         r  user_fir/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    16.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    17.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    17.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[30]/C
                         clock pessimism              0.248    18.235    
                         clock uncertainty           -0.035    18.200    
                         FDRE (Setup_fdre_C_D)        0.076    18.276    user_fir/temp_reg[30]
  -------------------------------------------------------------------
                         required time                         18.276    
                         arrival time                         -18.042    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.637ns  (logic 10.348ns (70.695%)  route 4.289ns (29.305%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.154 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.154    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.485 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    17.103    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.410 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    17.410    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.786 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    17.786    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    18.018 r  user_fir/temp0_inferred__0/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.000    18.018    user_fir/temp0_inferred__0/i__carry__6_n_8
                         FDRE                                         r  user_fir/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    16.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    17.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    17.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[28]/C
                         clock pessimism              0.248    18.235    
                         clock uncertainty           -0.035    18.200    
                         FDRE (Setup_fdre_C_D)        0.076    18.276    user_fir/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         18.276    
                         arrival time                         -18.018    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.625ns  (logic 10.336ns (70.671%)  route 4.289ns (29.329%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.368 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    16.986    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.293 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    17.293    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.669 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    17.669    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.006 r  user_fir/temp0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000    18.006    user_fir/temp0_inferred__0/i__carry__5_n_7
                         FDRE                                         r  user_fir/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    16.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    17.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    17.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[25]/C
                         clock pessimism              0.248    18.235    
                         clock uncertainty           -0.035    18.200    
                         FDRE (Setup_fdre_C_D)        0.076    18.276    user_fir/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         18.276    
                         arrival time                         -18.006    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.619ns  (logic 10.330ns (70.659%)  route 4.289ns (29.341%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.368 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    16.986    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.293 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    17.293    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.669 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    17.669    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.000 r  user_fir/temp0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.000    18.000    user_fir/temp0_inferred__0/i__carry__5_n_5
                         FDRE                                         r  user_fir/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    16.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    17.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    17.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[27]/C
                         clock pessimism              0.248    18.235    
                         clock uncertainty           -0.035    18.200    
                         FDRE (Setup_fdre_C_D)        0.076    18.276    user_fir/temp_reg[27]
  -------------------------------------------------------------------
                         required time                         18.276    
                         arrival time                         -18.000    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.544ns  (logic 10.255ns (70.508%)  route 4.289ns (29.492%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.368 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    16.986    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.293 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    17.293    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.669 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    17.669    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    17.925 r  user_fir/temp0_inferred__0/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.000    17.925    user_fir/temp0_inferred__0/i__carry__5_n_6
                         FDRE                                         r  user_fir/temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    16.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    17.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    17.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[26]/C
                         clock pessimism              0.248    18.235    
                         clock uncertainty           -0.035    18.200    
                         FDRE (Setup_fdre_C_D)        0.076    18.276    user_fir/temp_reg[26]
  -------------------------------------------------------------------
                         required time                         18.276    
                         arrival time                         -17.925    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.520ns  (logic 10.231ns (70.459%)  route 4.289ns (29.541%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.037    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.368 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    16.986    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.293 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    17.293    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.669 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    17.669    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    17.901 r  user_fir/temp0_inferred__0/i__carry__5/O[0]
                         net (fo=1, unplaced)         0.000    17.901    user_fir/temp0_inferred__0/i__carry__5_n_8
                         FDRE                                         r  user_fir/temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    16.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    17.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    17.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[24]/C
                         clock pessimism              0.248    18.235    
                         clock uncertainty           -0.035    18.200    
                         FDRE (Setup_fdre_C_D)        0.076    18.276    user_fir/temp_reg[24]
  -------------------------------------------------------------------
                         required time                         18.276    
                         arrival time                         -17.901    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.395ns  (logic 10.115ns (70.265%)  route 4.280ns (29.735%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.138 r  user_fir/temp1_carry/O[3]
                         net (fo=1, unplaced)         0.618    16.756    user_fir/temp1_carry_n_5
                                                                      r  user_fir/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.063 r  user_fir/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    17.063    user_fir/i__carry__3_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.439 r  user_fir/temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    17.439    user_fir/temp0_inferred__0/i__carry__3_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.776 r  user_fir/temp0_inferred__0/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.000    17.776    user_fir/temp0_inferred__0/i__carry__4_n_7
                         FDRE                                         r  user_fir/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    16.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    17.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    17.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[21]/C
                         clock pessimism              0.248    18.235    
                         clock uncertainty           -0.035    18.200    
                         FDRE (Setup_fdre_C_D)        0.076    18.276    user_fir/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         18.276    
                         arrival time                         -17.776    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 user_fir/j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.389ns  (logic 10.109ns (70.253%)  route 4.280ns (29.747%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 17.988 - 15.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    user_fir/j_cnt_reg[4]
                                                                      r  user_fir/mul2_carry_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  user_fir/mul2_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    user_fir/mul2_carry_i_10_n_1
                                                                      r  user_fir/mul2_carry_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  user_fir/mul2_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    user_fir/mul2_carry_i_9_n_1
                                                                      r  user_fir/mul2_carry__0_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  user_fir/mul2_carry__0_i_5/O[1]
                         net (fo=2, unplaced)         0.622     6.608    user_fir/mul2_carry__0_i_5_n_7
                                                                      r  user_fir/mul2_carry__0_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.332     6.940 r  user_fir/mul2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.000     6.940    user_fir/mul2_carry__0_i_1_n_1
                                                                      r  user_fir/mul2_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     7.447 r  user_fir/mul2_carry__0/CO[1]
                         net (fo=32, unplaced)        0.383     7.830    user_fir/mul2
                                                                      r  user_fir/temp1__0_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.332     8.162 r  user_fir/temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.962    user_fir/mul[16]
                                                                      r  user_fir/temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.998 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.053    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.571 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    15.371    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.495 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.495    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.138 r  user_fir/temp1_carry/O[3]
                         net (fo=1, unplaced)         0.618    16.756    user_fir/temp1_carry_n_5
                                                                      r  user_fir/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    17.063 r  user_fir/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    17.063    user_fir/i__carry__3_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.439 r  user_fir/temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    17.439    user_fir/temp0_inferred__0/i__carry__3_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.770 r  user_fir/temp0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.000    17.770    user_fir/temp0_inferred__0/i__carry__4_n_5
                         FDRE                                         r  user_fir/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    16.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    17.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439    17.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[23]/C
                         clock pessimism              0.248    18.235    
                         clock uncertainty           -0.035    18.200    
                         FDRE (Setup_fdre_C_D)        0.076    18.276    user_fir/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         18.276    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                  0.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[10]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[10]
                                                                      r  user_fir/temp0_inferred__0/i__carry__1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__1/O[3]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__1_n_5
                         FDRE                                         r  user_fir/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[11]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[12]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[12]
                                                                      r  user_fir/temp0_inferred__0/i__carry__2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__2_n_7
                         FDRE                                         r  user_fir/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[13]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[14]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[14]
                                                                      r  user_fir/temp0_inferred__0/i__carry__2/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__2/O[3]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__2_n_5
                         FDRE                                         r  user_fir/temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[15]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[16]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[16]
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__3/O[1]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__3_n_7
                         FDRE                                         r  user_fir/temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[17]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[18]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[18]
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__3/O[3]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__3_n_5
                         FDRE                                         r  user_fir/temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[19]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[0]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[0]
                                                                      r  user_fir/temp0_inferred__0/i__carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry/O[1]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry_n_7
                         FDRE                                         r  user_fir/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[1]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[20]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[20]
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__4_n_7
                         FDRE                                         r  user_fir/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[21]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[22]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[22]
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__4_n_5
                         FDRE                                         r  user_fir/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[23]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[24]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[24]
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__5_n_7
                         FDRE                                         r  user_fir/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[25]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 user_fir/temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[26]/Q
                         net (fo=3, unplaced)         0.089     1.295    user_fir/temp_reg[26]
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.387 r  user_fir/temp0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.000     1.387    user_fir/temp0_inferred__0/i__carry__5_n_5
                         FDRE                                         r  user_fir/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[27]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.113     1.318    user_fir/temp_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056               user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424               user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.000      12.845               clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               awaddr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               awaddr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               awaddr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               awaddr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               awaddr_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250                data_RAM/RAM_reg_0_15_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.978ns (60.609%)  route 2.585ns (39.391%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      r  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     3.005    user_fir/wbs_adr_i[27]
                                                                      r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.129 r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.929    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.564 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.564    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_fir/addr[-1111111107]/G
                            (positive level-sensitive latch)
  Destination:            user_fir/tap_A[-1111111107]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/addr[-1111111107]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/addr[-1111111107]/Q
                         net (fo=1, unplaced)         0.189     0.350    user_fir/addr[4]
                                                                      r  user_fir/tap_A[-1111111107]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.395 r  user_fir/tap_A[-1111111107]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    user_fir/tap_A[-1111111107]_i_1_n_1
                         LDCE                                         r  user_fir/tap_A[-1111111107]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/addr[-1111111108]/G
                            (positive level-sensitive latch)
  Destination:            user_fir/tap_A[-1111111108]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/addr[-1111111108]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/addr[-1111111108]/Q
                         net (fo=1, unplaced)         0.189     0.350    user_fir/addr[3]
                                                                      r  user_fir/tap_A[-1111111108]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.395 r  user_fir/tap_A[-1111111108]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    user_fir/tap_A[-1111111108]_i_1_n_1
                         LDCE                                         r  user_fir/tap_A[-1111111108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/addr[-1111111109]/G
                            (positive level-sensitive latch)
  Destination:            user_fir/tap_A[-1111111109]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.206ns (52.117%)  route 0.189ns (47.883%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/addr[-1111111109]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/addr[-1111111109]/Q
                         net (fo=1, unplaced)         0.189     0.350    user_fir/addr[2]
                                                                      r  user_fir/tap_A[-1111111109]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.395 r  user_fir/tap_A[-1111111109]_i_1/O
                         net (fo=1, unplaced)         0.000     0.395    user_fir/tap_A[-1111111109]_i_1_n_1
                         LDCE                                         r  user_fir/tap_A[-1111111109]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/addr[-1111111106]/G
                            (positive level-sensitive latch)
  Destination:            user_fir/tap_A[-1111111106]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.206ns (51.513%)  route 0.194ns (48.487%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/addr[-1111111106]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 f  user_fir/addr[-1111111106]/Q
                         net (fo=2, unplaced)         0.194     0.355    user_fir/addr[5]
                                                                      f  user_fir/tap_A[-1111111106]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.400 r  user_fir/tap_A[-1111111106]_i_1/O
                         net (fo=1, unplaced)         0.000     0.400    user_fir/tap_A[-1111111106]_i_1_n_1
                         LDCE                                         r  user_fir/tap_A[-1111111106]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[31]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111080]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[31]
                                                                      r  wbs_dat_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[31]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    user_fir/D[31]
                         LDCE                                         r  user_fir/tap_Di[-1111111080]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[30]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111081]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[30]
                                                                      r  wbs_dat_i_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[30]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    user_fir/D[30]
                         LDCE                                         r  user_fir/tap_Di[-1111111081]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[29]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111082]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[29] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[29]
                                                                      r  wbs_dat_i_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[29]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_fir/D[29]
                         LDCE                                         r  user_fir/tap_Di[-1111111082]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[28]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111083]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[28]
                                                                      r  wbs_dat_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[28]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_fir/D[28]
                         LDCE                                         r  user_fir/tap_Di[-1111111083]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[27]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111084]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[27]
                                                                      r  wbs_dat_i_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[27]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_fir/D[27]
                         LDCE                                         r  user_fir/tap_Di[-1111111084]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[26]
                            (input port)
  Destination:            user_fir/tap_Di[-1111111085]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[26]
                                                                      r  wbs_dat_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[26]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    user_fir/D[26]
                         LDCE                                         r  user_fir/tap_Di[-1111111085]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[10]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[10]
                                                                      r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[11]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[12]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[12]
                                                                      r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[13]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[13]
                                                                      r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[14]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[14]
                                                                      r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[15]
                                                                      r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[16]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[16]
                                                                      r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[17]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[17]
                                                                      r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[18]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/DOBDO[18]
                                                                      r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.558    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.192 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000    10.192    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_fir/temp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/sm_tdata[-1111111080]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[31]/Q
                         net (fo=2, unplaced)         0.145     1.352    user_fir/temp_reg[31]
                         LDCE                                         r  user_fir/sm_tdata[-1111111080]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/sm_tdata[-1111111081]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[30]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[30]
                         LDCE                                         r  user_fir/sm_tdata[-1111111081]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/sm_tdata[-1111111082]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[29]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[29]
                         LDCE                                         r  user_fir/sm_tdata[-1111111082]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/sm_tdata[-1111111083]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[28]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[28]
                         LDCE                                         r  user_fir/sm_tdata[-1111111083]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/sm_tdata[-1111111084]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[27]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[27]
                         LDCE                                         r  user_fir/sm_tdata[-1111111084]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/sm_tdata[-1111111085]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[26]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[26]
                         LDCE                                         r  user_fir/sm_tdata[-1111111085]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/sm_tdata[-1111111086]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[25]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[25]
                         LDCE                                         r  user_fir/sm_tdata[-1111111086]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/sm_tdata[-1111111087]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[24]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[24]
                         LDCE                                         r  user_fir/sm_tdata[-1111111087]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/sm_tdata[-1111111088]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[23]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[23]
                         LDCE                                         r  user_fir/sm_tdata[-1111111088]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            user_fir/sm_tdata[-1111111089]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/temp_reg[22]/Q
                         net (fo=3, unplaced)         0.148     1.355    user_fir/temp_reg[22]
                         LDCE                                         r  user_fir/sm_tdata[-1111111089]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay          1146 Endpoints
Min Delay          1146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.004ns  (logic 8.962ns (63.995%)  route 5.042ns (36.005%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.035 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.035    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.366 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.984    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.291 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.291    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.667 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.667    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.004 r  user_fir/temp0_inferred__0/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.000    14.004    user_fir/temp0_inferred__0/i__carry__6_n_7
                         FDRE                                         r  user_fir/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[29]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.998ns  (logic 8.956ns (63.979%)  route 5.042ns (36.021%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.035 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.035    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.366 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.984    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.291 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.291    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.667 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.667    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.998 r  user_fir/temp0_inferred__0/i__carry__6/O[3]
                         net (fo=1, unplaced)         0.000    13.998    user_fir/temp0_inferred__0/i__carry__6_n_5
                         FDRE                                         r  user_fir/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[31]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.923ns  (logic 8.881ns (63.785%)  route 5.042ns (36.215%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.035 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.035    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.366 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.984    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.291 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.291    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.667 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.667    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.923 r  user_fir/temp0_inferred__0/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.000    13.923    user_fir/temp0_inferred__0/i__carry__6_n_6
                         FDRE                                         r  user_fir/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[30]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.899ns  (logic 8.857ns (63.723%)  route 5.042ns (36.277%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.035 r  user_fir/temp1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.035    user_fir/temp1_carry__0_n_1
                                                                      r  user_fir/temp1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.366 r  user_fir/temp1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.984    user_fir/temp1_carry__1_n_5
                                                                      r  user_fir/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.291 r  user_fir/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.291    user_fir/i__carry__5_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.667 r  user_fir/temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.667    user_fir/temp0_inferred__0/i__carry__5_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.899 r  user_fir/temp0_inferred__0/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.000    13.899    user_fir/temp0_inferred__0/i__carry__6_n_8
                         FDRE                                         r  user_fir/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[28]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.887ns  (logic 8.845ns (63.691%)  route 5.042ns (36.309%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.249 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.867    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.174 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.174    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.550 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.550    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.887 r  user_fir/temp0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000    13.887    user_fir/temp0_inferred__0/i__carry__5_n_7
                         FDRE                                         r  user_fir/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[25]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.881ns  (logic 8.839ns (63.675%)  route 5.042ns (36.325%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.249 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.867    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.174 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.174    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.550 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.550    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.881 r  user_fir/temp0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.000    13.881    user_fir/temp0_inferred__0/i__carry__5_n_5
                         FDRE                                         r  user_fir/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[27]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.806ns  (logic 8.764ns (63.478%)  route 5.042ns (36.522%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.249 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.867    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.174 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.174    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.550 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.550    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.806 r  user_fir/temp0_inferred__0/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.000    13.806    user_fir/temp0_inferred__0/i__carry__5_n_6
                         FDRE                                         r  user_fir/temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[26]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.782ns  (logic 8.740ns (63.415%)  route 5.042ns (36.585%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.909 r  user_fir/temp1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.918    user_fir/temp1_carry_n_1
                                                                      r  user_fir/temp1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.249 r  user_fir/temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.867    user_fir/temp1_carry__0_n_5
                                                                      r  user_fir/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.174 r  user_fir/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.174    user_fir/i__carry__4_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.550 r  user_fir/temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.550    user_fir/temp0_inferred__0/i__carry__4_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.782 r  user_fir/temp0_inferred__0/i__carry__5/O[0]
                         net (fo=1, unplaced)         0.000    13.782    user_fir/temp0_inferred__0/i__carry__5_n_8
                         FDRE                                         r  user_fir/temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[24]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.657ns  (logic 8.624ns (63.146%)  route 5.033ns (36.854%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.019 r  user_fir/temp1_carry/O[3]
                         net (fo=1, unplaced)         0.618    12.637    user_fir/temp1_carry_n_5
                                                                      r  user_fir/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.944 r  user_fir/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    12.944    user_fir/i__carry__3_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.320 r  user_fir/temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    13.320    user_fir/temp0_inferred__0/i__carry__3_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.657 r  user_fir/temp0_inferred__0/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.000    13.657    user_fir/temp0_inferred__0/i__carry__4_n_7
                         FDRE                                         r  user_fir/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[21]/C

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            user_fir/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.651ns  (logic 8.618ns (63.129%)  route 5.033ns (36.871%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[23]
                                                                      f  user_fir/RAM_reg_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_fir/RAM_reg_i_16/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/RAM_reg_i_16_n_1
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.479 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=40, unplaced)        0.979     3.458    user_fir/wbs_adr_i[27]
                                                                      f  user_fir/n_0_44_BUFG_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.582 f  user_fir/n_0_44_BUFG_inst_i_1/O
                         net (fo=34, unplaced)        0.522     4.104    tap_RAM/n_0_44_BUFG_inst_n_1
                                                                      f  tap_RAM/temp1_i_16/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.228 r  tap_RAM/temp1_i_16/O
                         net (fo=2, unplaced)         0.800     5.028    user_fir/tap_Do[16]
                                                                      r  user_fir/temp1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.879 r  user_fir/temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.934    user_fir/temp1__0_n_107
                                                                      r  user_fir/temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  user_fir/temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.252    user_fir/temp1__1_n_106
                                                                      r  user_fir/temp1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.376 r  user_fir/temp1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.376    user_fir/temp1_carry_i_3_n_1
                                                                      r  user_fir/temp1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.019 r  user_fir/temp1_carry/O[3]
                         net (fo=1, unplaced)         0.618    12.637    user_fir/temp1_carry_n_5
                                                                      r  user_fir/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.944 r  user_fir/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    12.944    user_fir/i__carry__3_i_1_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.320 r  user_fir/temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    13.320    user_fir/temp0_inferred__0/i__carry__3_n_1
                                                                      r  user_fir/temp0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.651 r  user_fir/temp0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.000    13.651    user_fir/temp0_inferred__0/i__carry__4_n_5
                         FDRE                                         r  user_fir/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/temp_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111111]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111111]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111111]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[0]
                         FDRE                                         r  register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[0]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111101]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111101]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111101]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[10]
                         FDRE                                         r  register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[10]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111100]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111100]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111100]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[11]
                         FDRE                                         r  register_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[11]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111099]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111099]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111099]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[12]
                         FDRE                                         r  register_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[12]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111098]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111098]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111098]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[13]
                         FDRE                                         r  register_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[13]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111097]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111097]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111097]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[14]
                         FDRE                                         r  register_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[14]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111096]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111096]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111096]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[15]
                         FDRE                                         r  register_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[15]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111095]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111095]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111095]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[16]
                         FDRE                                         r  register_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[16]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111094]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111094]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111094]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[17]
                         FDRE                                         r  register_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[17]/C

Slack:                    inf
  Source:                 user_fir/sm_tdata[-1111111093]/G
                            (positive level-sensitive latch)
  Destination:            register_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.161ns (52.614%)  route 0.145ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  user_fir/sm_tdata[-1111111093]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  user_fir/sm_tdata[-1111111093]/Q
                         net (fo=2, unplaced)         0.145     0.306    sm_tdata[18]
                         FDRE                                         r  register_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=422, unplaced)       0.259     1.443    clk_BUFG
                         FDRE                                         r  register_reg[18]/C





