#ifndef __HI_BBP_LTEDRX_H__
#define __HI_BBP_LTEDRX_H__ 
#define HI_BBP_LTEDRX_CLK_MSR_FRAC_OFFSET (0x10)
#define HI_BBP_LTEDRX_CLK_MSR_INTE_OFFSET (0x14)
#define HI_BBP_LTEDRX_SFRM_FRAML_OFFSET (0x18)
#define HI_BBP_LTEDRX_WAKEUP_32K_CNT_OFFSET (0x1C)
#define HI_BBP_LTEDRX_SWITCH_32K_CNT_OFFSET (0x20)
#define HI_BBP_LTEDRX_SLEEP_START_OFFSET (0x28)
#define HI_BBP_LTEDRX_SWITCH_FORCE_START_OFFSET (0x2C)
#define HI_BBP_LTEDRX_ARM_SLEEP_INT_MSK_OFFSET (0x40)
#define HI_BBP_LTEDRX_ARM_SLEEP_INT_CLEAR_OFFSET (0x44)
#define HI_BBP_LTEDRX_ARM_SLEEP_INT_ALM_OFFSET (0x48)
#define HI_BBP_LTEDRX_HIFI_INT_SEL_OFFSET (0x50)
#define HI_BBP_LTEDRX_HIFI_INT_MSK_OFFSET (0x54)
#define HI_BBP_LTEDRX_HIFI_INT_CLEAR_OFFSET (0x58)
#define HI_BBP_LTEDRX_HIFI_INT_ALM_OFFSET (0x5C)
#define HI_BBP_LTEDRX_LTE_SYS_TIMER_OFFSET (0x70)
#define HI_BBP_LTEDRX_LTE_3412_TIMER_OFFSET (0x74)
#define HI_BBP_LTEDRX_LTE_VPLMN_TIMER_OFFSET (0x78)
#define HI_BBP_LTEDRX_LTE_TSRHC_TIMER_OFFSET (0x7C)
#define HI_BBP_LTEDRX_LTE_TA_TIMER_OFFSET (0x80)
#define HI_BBP_LTEDRX_LTE_DEEPS_TIMER_OFFSET (0x84)
#define HI_BBP_LTEDRX_LTE_PS32K_TIMER_OFFSET (0x88)
#define HI_BBP_LTEDRX_LTE_PS32KBASE_TIMER_OFFSET (0x8C)
#define HI_BBP_LTEDRX_LTE_PS32K_BASE_MODE_OFFSET (0x90)
#define HI_BBP_LTEDRX_DRX_TIMER_EN_OFFSET (0x94)
#define HI_BBP_LTEDRX_DRX_TIMER_10MS_OFFSET (0x98)
#define HI_BBP_LTEDRX_DRX_TIMER_MIN_OFFSET (0x9C)
#define HI_BBP_LTEDRX_DRX_TIMER_HOUR_OFFSET (0xA0)
#define HI_BBP_LTEDRX_ARM_TIMER_INT_MSK_OFFSET (0xB0)
#define HI_BBP_LTEDRX_ARM_TIMER_INT_CLEAR_OFFSET (0xB4)
#define HI_BBP_LTEDRX_ARM_TIMER_INT_ALM_OFFSET (0xB8)
#define HI_BBP_LTEDRX_DRX_CFG1_OFFSET (0x100)
#define HI_BBP_LTEDRX_DRX_CFG2_OFFSET (0x104)
#define HI_BBP_LTEDRX_DRX_CFG3_OFFSET (0x108)
#define HI_BBP_LTEDRX_DRX_CFG4_OFFSET (0x10C)
#define HI_BBP_LTEDRX_CLK_SWITCH_STATE_OFFSET (0x200)
#define HI_BBP_LTEDRX_AWAKE_TYPE_OFFSET (0x204)
#define HI_BBP_LTEDRX_DRX_SFN_ACC_OFFSET (0x208)
#define HI_BBP_LTEDRX_SLP_TIME_CUR_OFFSET (0x20C)
#define HI_BBP_LTEDRX_ARM_INT_STATE_OFFSET (0x220)
#define HI_BBP_LTEDRX_HIFI_INT_STATE_OFFSET (0x230)
#define HI_BBP_LTEDRX_LTE_SYS_CUR_TIMER_OFFSET (0x300)
#define HI_BBP_LTEDRX_LTE_3412_CUR_TIMER_OFFSET (0x304)
#define HI_BBP_LTEDRX_LTE_VPLMN_CUR_TIMER_OFFSET (0x308)
#define HI_BBP_LTEDRX_LTE_TSRHC_CUR_TIMER_OFFSET (0x30C)
#define HI_BBP_LTEDRX_LTE_TA_CUR_TIMER_OFFSET (0x310)
#define HI_BBP_LTEDRX_LTE_DEEPS_CUR_TIMER_OFFSET (0x314)
#define HI_BBP_LTEDRX_LTE_PS32K_CUR_TIMER_OFFSET (0x318)
#define HI_BBP_LTEDRX_LTE_PS32KBASE_CUR_TIMER_OFFSET (0x31C)
#define HI_BBP_LTEDRX_ARM_TIMER_INT_STATE_OFFSET (0x340)
#define HI_BBP_LTEDRX_DBG_TIMING_PRE1_OFFSET (0x400)
#define HI_BBP_LTEDRX_DBG_TIMING_PRE2_OFFSET (0x404)
#define HI_BBP_LTEDRX_DBG_TIMING_POST1_OFFSET (0x408)
#define HI_BBP_LTEDRX_DBG_TIMING_POST2_OFFSET (0x40C)
#endif
