
*** Running vivado
    with args -log design_1_myproject_axi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myproject_axi_0_0.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_myproject_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_myproject_axi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41542 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2095.914 ; gain = 212.551 ; free physical = 67176 ; free virtual = 143907
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_0' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc225' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:80]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_2_1' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/46d7/hdl/floating_point_v7_1_rfs.vhd:94422' bound to instance 'U0' of component 'floating_point_v7_1_9' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' (11#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_2_1' (12#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (13#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (14#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (15#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (15#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (15#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (15#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:636]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc225' (16#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_1_proc225.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_3u_config14_s' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/zeropad2d_cl_array_array_ap_ufixed_3u_config14_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/zeropad2d_cl_array_array_ap_ufixed_3u_config14_s.v:87]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_3u_config14_s' (17#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/zeropad2d_cl_array_array_ap_ufixed_3u_config14_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config4_s' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:291]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 864 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 864 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom.dat' is read successfully [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom' (18#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4' (19#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 864 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V_rom' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 864 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V_rom.dat' is read successfully [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V_rom' (20#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V' (21#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_3u_config4_s' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_ufixed_3u_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_ufixed_3u_config4_s.v:128]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core' (22#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb' (23#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_3u_config4_s' (24#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_ufixed_3u_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_325_14_1_1' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_mux_325_14_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_325_14_1_1' (25#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_mux_325_14_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:3786]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config4_s' (26#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_fixed_32u_config15_s' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_32u_config15_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_32u_config15_s.v:527]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_fixed_32u_config15_s' (27#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_32u_config15_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config7_s' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:494]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 9216 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 9216 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom.dat' is read successfully [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom' (28#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2' (29#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 9216 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V_rom' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 9216 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V_rom.dat' is read successfully [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V_rom' (30#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V' (31#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_32u_config7_s' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_fixed_32u_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_fixed_32u_config7_s.v:1056]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core' (32#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi' (33#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_32u_config7_s' (34#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_fixed_32u_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_2889_8_1_1' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_mux_2889_8_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 8 - type: integer 
	Parameter din65_WIDTH bound to: 8 - type: integer 
	Parameter din66_WIDTH bound to: 8 - type: integer 
	Parameter din67_WIDTH bound to: 8 - type: integer 
	Parameter din68_WIDTH bound to: 8 - type: integer 
	Parameter din69_WIDTH bound to: 8 - type: integer 
	Parameter din70_WIDTH bound to: 8 - type: integer 
	Parameter din71_WIDTH bound to: 8 - type: integer 
	Parameter din72_WIDTH bound to: 8 - type: integer 
	Parameter din73_WIDTH bound to: 8 - type: integer 
	Parameter din74_WIDTH bound to: 8 - type: integer 
	Parameter din75_WIDTH bound to: 8 - type: integer 
	Parameter din76_WIDTH bound to: 8 - type: integer 
	Parameter din77_WIDTH bound to: 8 - type: integer 
	Parameter din78_WIDTH bound to: 8 - type: integer 
	Parameter din79_WIDTH bound to: 8 - type: integer 
	Parameter din80_WIDTH bound to: 8 - type: integer 
	Parameter din81_WIDTH bound to: 8 - type: integer 
	Parameter din82_WIDTH bound to: 8 - type: integer 
	Parameter din83_WIDTH bound to: 8 - type: integer 
	Parameter din84_WIDTH bound to: 8 - type: integer 
	Parameter din85_WIDTH bound to: 8 - type: integer 
	Parameter din86_WIDTH bound to: 8 - type: integer 
	Parameter din87_WIDTH bound to: 8 - type: integer 
	Parameter din88_WIDTH bound to: 8 - type: integer 
	Parameter din89_WIDTH bound to: 8 - type: integer 
	Parameter din90_WIDTH bound to: 8 - type: integer 
	Parameter din91_WIDTH bound to: 8 - type: integer 
	Parameter din92_WIDTH bound to: 8 - type: integer 
	Parameter din93_WIDTH bound to: 8 - type: integer 
	Parameter din94_WIDTH bound to: 8 - type: integer 
	Parameter din95_WIDTH bound to: 8 - type: integer 
	Parameter din96_WIDTH bound to: 8 - type: integer 
	Parameter din97_WIDTH bound to: 8 - type: integer 
	Parameter din98_WIDTH bound to: 8 - type: integer 
	Parameter din99_WIDTH bound to: 8 - type: integer 
	Parameter din100_WIDTH bound to: 8 - type: integer 
	Parameter din101_WIDTH bound to: 8 - type: integer 
	Parameter din102_WIDTH bound to: 8 - type: integer 
	Parameter din103_WIDTH bound to: 8 - type: integer 
	Parameter din104_WIDTH bound to: 8 - type: integer 
	Parameter din105_WIDTH bound to: 8 - type: integer 
	Parameter din106_WIDTH bound to: 8 - type: integer 
	Parameter din107_WIDTH bound to: 8 - type: integer 
	Parameter din108_WIDTH bound to: 8 - type: integer 
	Parameter din109_WIDTH bound to: 8 - type: integer 
	Parameter din110_WIDTH bound to: 8 - type: integer 
	Parameter din111_WIDTH bound to: 8 - type: integer 
	Parameter din112_WIDTH bound to: 8 - type: integer 
	Parameter din113_WIDTH bound to: 8 - type: integer 
	Parameter din114_WIDTH bound to: 8 - type: integer 
	Parameter din115_WIDTH bound to: 8 - type: integer 
	Parameter din116_WIDTH bound to: 8 - type: integer 
	Parameter din117_WIDTH bound to: 8 - type: integer 
	Parameter din118_WIDTH bound to: 8 - type: integer 
	Parameter din119_WIDTH bound to: 8 - type: integer 
	Parameter din120_WIDTH bound to: 8 - type: integer 
	Parameter din121_WIDTH bound to: 8 - type: integer 
	Parameter din122_WIDTH bound to: 8 - type: integer 
	Parameter din123_WIDTH bound to: 8 - type: integer 
	Parameter din124_WIDTH bound to: 8 - type: integer 
	Parameter din125_WIDTH bound to: 8 - type: integer 
	Parameter din126_WIDTH bound to: 8 - type: integer 
	Parameter din127_WIDTH bound to: 8 - type: integer 
	Parameter din128_WIDTH bound to: 8 - type: integer 
	Parameter din129_WIDTH bound to: 8 - type: integer 
	Parameter din130_WIDTH bound to: 8 - type: integer 
	Parameter din131_WIDTH bound to: 8 - type: integer 
	Parameter din132_WIDTH bound to: 8 - type: integer 
	Parameter din133_WIDTH bound to: 8 - type: integer 
	Parameter din134_WIDTH bound to: 8 - type: integer 
	Parameter din135_WIDTH bound to: 8 - type: integer 
	Parameter din136_WIDTH bound to: 8 - type: integer 
	Parameter din137_WIDTH bound to: 8 - type: integer 
	Parameter din138_WIDTH bound to: 8 - type: integer 
	Parameter din139_WIDTH bound to: 8 - type: integer 
	Parameter din140_WIDTH bound to: 8 - type: integer 
	Parameter din141_WIDTH bound to: 8 - type: integer 
	Parameter din142_WIDTH bound to: 8 - type: integer 
	Parameter din143_WIDTH bound to: 8 - type: integer 
	Parameter din144_WIDTH bound to: 8 - type: integer 
	Parameter din145_WIDTH bound to: 8 - type: integer 
	Parameter din146_WIDTH bound to: 8 - type: integer 
	Parameter din147_WIDTH bound to: 8 - type: integer 
	Parameter din148_WIDTH bound to: 8 - type: integer 
	Parameter din149_WIDTH bound to: 8 - type: integer 
	Parameter din150_WIDTH bound to: 8 - type: integer 
	Parameter din151_WIDTH bound to: 8 - type: integer 
	Parameter din152_WIDTH bound to: 8 - type: integer 
	Parameter din153_WIDTH bound to: 8 - type: integer 
	Parameter din154_WIDTH bound to: 8 - type: integer 
	Parameter din155_WIDTH bound to: 8 - type: integer 
	Parameter din156_WIDTH bound to: 8 - type: integer 
	Parameter din157_WIDTH bound to: 8 - type: integer 
	Parameter din158_WIDTH bound to: 8 - type: integer 
	Parameter din159_WIDTH bound to: 8 - type: integer 
	Parameter din160_WIDTH bound to: 8 - type: integer 
	Parameter din161_WIDTH bound to: 8 - type: integer 
	Parameter din162_WIDTH bound to: 8 - type: integer 
	Parameter din163_WIDTH bound to: 8 - type: integer 
	Parameter din164_WIDTH bound to: 8 - type: integer 
	Parameter din165_WIDTH bound to: 8 - type: integer 
	Parameter din166_WIDTH bound to: 8 - type: integer 
	Parameter din167_WIDTH bound to: 8 - type: integer 
	Parameter din168_WIDTH bound to: 8 - type: integer 
	Parameter din169_WIDTH bound to: 8 - type: integer 
	Parameter din170_WIDTH bound to: 8 - type: integer 
	Parameter din171_WIDTH bound to: 8 - type: integer 
	Parameter din172_WIDTH bound to: 8 - type: integer 
	Parameter din173_WIDTH bound to: 8 - type: integer 
	Parameter din174_WIDTH bound to: 8 - type: integer 
	Parameter din175_WIDTH bound to: 8 - type: integer 
	Parameter din176_WIDTH bound to: 8 - type: integer 
	Parameter din177_WIDTH bound to: 8 - type: integer 
	Parameter din178_WIDTH bound to: 8 - type: integer 
	Parameter din179_WIDTH bound to: 8 - type: integer 
	Parameter din180_WIDTH bound to: 8 - type: integer 
	Parameter din181_WIDTH bound to: 8 - type: integer 
	Parameter din182_WIDTH bound to: 8 - type: integer 
	Parameter din183_WIDTH bound to: 8 - type: integer 
	Parameter din184_WIDTH bound to: 8 - type: integer 
	Parameter din185_WIDTH bound to: 8 - type: integer 
	Parameter din186_WIDTH bound to: 8 - type: integer 
	Parameter din187_WIDTH bound to: 8 - type: integer 
	Parameter din188_WIDTH bound to: 8 - type: integer 
	Parameter din189_WIDTH bound to: 8 - type: integer 
	Parameter din190_WIDTH bound to: 8 - type: integer 
	Parameter din191_WIDTH bound to: 8 - type: integer 
	Parameter din192_WIDTH bound to: 8 - type: integer 
	Parameter din193_WIDTH bound to: 8 - type: integer 
	Parameter din194_WIDTH bound to: 8 - type: integer 
	Parameter din195_WIDTH bound to: 8 - type: integer 
	Parameter din196_WIDTH bound to: 8 - type: integer 
	Parameter din197_WIDTH bound to: 8 - type: integer 
	Parameter din198_WIDTH bound to: 8 - type: integer 
	Parameter din199_WIDTH bound to: 8 - type: integer 
	Parameter din200_WIDTH bound to: 8 - type: integer 
	Parameter din201_WIDTH bound to: 8 - type: integer 
	Parameter din202_WIDTH bound to: 8 - type: integer 
	Parameter din203_WIDTH bound to: 8 - type: integer 
	Parameter din204_WIDTH bound to: 8 - type: integer 
	Parameter din205_WIDTH bound to: 8 - type: integer 
	Parameter din206_WIDTH bound to: 8 - type: integer 
	Parameter din207_WIDTH bound to: 8 - type: integer 
	Parameter din208_WIDTH bound to: 8 - type: integer 
	Parameter din209_WIDTH bound to: 8 - type: integer 
	Parameter din210_WIDTH bound to: 8 - type: integer 
	Parameter din211_WIDTH bound to: 8 - type: integer 
	Parameter din212_WIDTH bound to: 8 - type: integer 
	Parameter din213_WIDTH bound to: 8 - type: integer 
	Parameter din214_WIDTH bound to: 8 - type: integer 
	Parameter din215_WIDTH bound to: 8 - type: integer 
	Parameter din216_WIDTH bound to: 8 - type: integer 
	Parameter din217_WIDTH bound to: 8 - type: integer 
	Parameter din218_WIDTH bound to: 8 - type: integer 
	Parameter din219_WIDTH bound to: 8 - type: integer 
	Parameter din220_WIDTH bound to: 8 - type: integer 
	Parameter din221_WIDTH bound to: 8 - type: integer 
	Parameter din222_WIDTH bound to: 8 - type: integer 
	Parameter din223_WIDTH bound to: 8 - type: integer 
	Parameter din224_WIDTH bound to: 8 - type: integer 
	Parameter din225_WIDTH bound to: 8 - type: integer 
	Parameter din226_WIDTH bound to: 8 - type: integer 
	Parameter din227_WIDTH bound to: 8 - type: integer 
	Parameter din228_WIDTH bound to: 8 - type: integer 
	Parameter din229_WIDTH bound to: 8 - type: integer 
	Parameter din230_WIDTH bound to: 8 - type: integer 
	Parameter din231_WIDTH bound to: 8 - type: integer 
	Parameter din232_WIDTH bound to: 8 - type: integer 
	Parameter din233_WIDTH bound to: 8 - type: integer 
	Parameter din234_WIDTH bound to: 8 - type: integer 
	Parameter din235_WIDTH bound to: 8 - type: integer 
	Parameter din236_WIDTH bound to: 8 - type: integer 
	Parameter din237_WIDTH bound to: 8 - type: integer 
	Parameter din238_WIDTH bound to: 8 - type: integer 
	Parameter din239_WIDTH bound to: 8 - type: integer 
	Parameter din240_WIDTH bound to: 8 - type: integer 
	Parameter din241_WIDTH bound to: 8 - type: integer 
	Parameter din242_WIDTH bound to: 8 - type: integer 
	Parameter din243_WIDTH bound to: 8 - type: integer 
	Parameter din244_WIDTH bound to: 8 - type: integer 
	Parameter din245_WIDTH bound to: 8 - type: integer 
	Parameter din246_WIDTH bound to: 8 - type: integer 
	Parameter din247_WIDTH bound to: 8 - type: integer 
	Parameter din248_WIDTH bound to: 8 - type: integer 
	Parameter din249_WIDTH bound to: 8 - type: integer 
	Parameter din250_WIDTH bound to: 8 - type: integer 
	Parameter din251_WIDTH bound to: 8 - type: integer 
	Parameter din252_WIDTH bound to: 8 - type: integer 
	Parameter din253_WIDTH bound to: 8 - type: integer 
	Parameter din254_WIDTH bound to: 8 - type: integer 
	Parameter din255_WIDTH bound to: 8 - type: integer 
	Parameter din256_WIDTH bound to: 8 - type: integer 
	Parameter din257_WIDTH bound to: 8 - type: integer 
	Parameter din258_WIDTH bound to: 8 - type: integer 
	Parameter din259_WIDTH bound to: 8 - type: integer 
	Parameter din260_WIDTH bound to: 8 - type: integer 
	Parameter din261_WIDTH bound to: 8 - type: integer 
	Parameter din262_WIDTH bound to: 8 - type: integer 
	Parameter din263_WIDTH bound to: 8 - type: integer 
	Parameter din264_WIDTH bound to: 8 - type: integer 
	Parameter din265_WIDTH bound to: 8 - type: integer 
	Parameter din266_WIDTH bound to: 8 - type: integer 
	Parameter din267_WIDTH bound to: 8 - type: integer 
	Parameter din268_WIDTH bound to: 8 - type: integer 
	Parameter din269_WIDTH bound to: 8 - type: integer 
	Parameter din270_WIDTH bound to: 8 - type: integer 
	Parameter din271_WIDTH bound to: 8 - type: integer 
	Parameter din272_WIDTH bound to: 8 - type: integer 
	Parameter din273_WIDTH bound to: 8 - type: integer 
	Parameter din274_WIDTH bound to: 8 - type: integer 
	Parameter din275_WIDTH bound to: 8 - type: integer 
	Parameter din276_WIDTH bound to: 8 - type: integer 
	Parameter din277_WIDTH bound to: 8 - type: integer 
	Parameter din278_WIDTH bound to: 8 - type: integer 
	Parameter din279_WIDTH bound to: 8 - type: integer 
	Parameter din280_WIDTH bound to: 8 - type: integer 
	Parameter din281_WIDTH bound to: 8 - type: integer 
	Parameter din282_WIDTH bound to: 8 - type: integer 
	Parameter din283_WIDTH bound to: 8 - type: integer 
	Parameter din284_WIDTH bound to: 8 - type: integer 
	Parameter din285_WIDTH bound to: 8 - type: integer 
	Parameter din286_WIDTH bound to: 8 - type: integer 
	Parameter din287_WIDTH bound to: 8 - type: integer 
	Parameter din288_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_2889_8_1_1' (35#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_mux_2889_8_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:6276]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config7_s' (36#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_fixed_32u_config16_s' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_32u_config16_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_32u_config16_s.v:527]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_fixed_32u_config16_s' (37#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_32u_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config10_s' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config10_s.v:494]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 9216 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V_rom' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 9216 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V_rom.dat' is read successfully [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V_rom' (38#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V' (39#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_32u_config10_s' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_fixed_32u_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_fixed_32u_config10_s.v:1056]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_32u_config10_s' (40#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/shift_line_buffer_array_ap_fixed_32u_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config10_s' (41#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/conv_2d_cl_array_array_ap_fixed_32u_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_state4 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s.v:332]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:4151]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 20480 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 20480 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom.dat' is read successfully [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom' (42#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V' (43#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20480 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 20480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv.v:19]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram' (44#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv' (45#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv.v:37]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_204811_8_1_1' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_mux_204811_8_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 8 - type: integer 
	Parameter din65_WIDTH bound to: 8 - type: integer 
	Parameter din66_WIDTH bound to: 8 - type: integer 
	Parameter din67_WIDTH bound to: 8 - type: integer 
	Parameter din68_WIDTH bound to: 8 - type: integer 
	Parameter din69_WIDTH bound to: 8 - type: integer 
	Parameter din70_WIDTH bound to: 8 - type: integer 
	Parameter din71_WIDTH bound to: 8 - type: integer 
	Parameter din72_WIDTH bound to: 8 - type: integer 
	Parameter din73_WIDTH bound to: 8 - type: integer 
	Parameter din74_WIDTH bound to: 8 - type: integer 
	Parameter din75_WIDTH bound to: 8 - type: integer 
	Parameter din76_WIDTH bound to: 8 - type: integer 
	Parameter din77_WIDTH bound to: 8 - type: integer 
	Parameter din78_WIDTH bound to: 8 - type: integer 
	Parameter din79_WIDTH bound to: 8 - type: integer 
	Parameter din80_WIDTH bound to: 8 - type: integer 
	Parameter din81_WIDTH bound to: 8 - type: integer 
	Parameter din82_WIDTH bound to: 8 - type: integer 
	Parameter din83_WIDTH bound to: 8 - type: integer 
	Parameter din84_WIDTH bound to: 8 - type: integer 
	Parameter din85_WIDTH bound to: 8 - type: integer 
	Parameter din86_WIDTH bound to: 8 - type: integer 
	Parameter din87_WIDTH bound to: 8 - type: integer 
	Parameter din88_WIDTH bound to: 8 - type: integer 
	Parameter din89_WIDTH bound to: 8 - type: integer 
	Parameter din90_WIDTH bound to: 8 - type: integer 
	Parameter din91_WIDTH bound to: 8 - type: integer 
	Parameter din92_WIDTH bound to: 8 - type: integer 
	Parameter din93_WIDTH bound to: 8 - type: integer 
	Parameter din94_WIDTH bound to: 8 - type: integer 
	Parameter din95_WIDTH bound to: 8 - type: integer 
	Parameter din96_WIDTH bound to: 8 - type: integer 
	Parameter din97_WIDTH bound to: 8 - type: integer 
	Parameter din98_WIDTH bound to: 8 - type: integer 
	Parameter din99_WIDTH bound to: 8 - type: integer 
	Parameter din100_WIDTH bound to: 8 - type: integer 
	Parameter din101_WIDTH bound to: 8 - type: integer 
	Parameter din102_WIDTH bound to: 8 - type: integer 
	Parameter din103_WIDTH bound to: 8 - type: integer 
	Parameter din104_WIDTH bound to: 8 - type: integer 
	Parameter din105_WIDTH bound to: 8 - type: integer 
	Parameter din106_WIDTH bound to: 8 - type: integer 
	Parameter din107_WIDTH bound to: 8 - type: integer 
	Parameter din108_WIDTH bound to: 8 - type: integer 
	Parameter din109_WIDTH bound to: 8 - type: integer 
	Parameter din110_WIDTH bound to: 8 - type: integer 
	Parameter din111_WIDTH bound to: 8 - type: integer 
	Parameter din112_WIDTH bound to: 8 - type: integer 
	Parameter din113_WIDTH bound to: 8 - type: integer 
	Parameter din114_WIDTH bound to: 8 - type: integer 
	Parameter din115_WIDTH bound to: 8 - type: integer 
	Parameter din116_WIDTH bound to: 8 - type: integer 
	Parameter din117_WIDTH bound to: 8 - type: integer 
	Parameter din118_WIDTH bound to: 8 - type: integer 
	Parameter din119_WIDTH bound to: 8 - type: integer 
	Parameter din120_WIDTH bound to: 8 - type: integer 
	Parameter din121_WIDTH bound to: 8 - type: integer 
	Parameter din122_WIDTH bound to: 8 - type: integer 
	Parameter din123_WIDTH bound to: 8 - type: integer 
	Parameter din124_WIDTH bound to: 8 - type: integer 
	Parameter din125_WIDTH bound to: 8 - type: integer 
	Parameter din126_WIDTH bound to: 8 - type: integer 
	Parameter din127_WIDTH bound to: 8 - type: integer 
	Parameter din128_WIDTH bound to: 8 - type: integer 
	Parameter din129_WIDTH bound to: 8 - type: integer 
	Parameter din130_WIDTH bound to: 8 - type: integer 
	Parameter din131_WIDTH bound to: 8 - type: integer 
	Parameter din132_WIDTH bound to: 8 - type: integer 
	Parameter din133_WIDTH bound to: 8 - type: integer 
	Parameter din134_WIDTH bound to: 8 - type: integer 
	Parameter din135_WIDTH bound to: 8 - type: integer 
	Parameter din136_WIDTH bound to: 8 - type: integer 
	Parameter din137_WIDTH bound to: 8 - type: integer 
	Parameter din138_WIDTH bound to: 8 - type: integer 
	Parameter din139_WIDTH bound to: 8 - type: integer 
	Parameter din140_WIDTH bound to: 8 - type: integer 
	Parameter din141_WIDTH bound to: 8 - type: integer 
	Parameter din142_WIDTH bound to: 8 - type: integer 
	Parameter din143_WIDTH bound to: 8 - type: integer 
	Parameter din144_WIDTH bound to: 8 - type: integer 
	Parameter din145_WIDTH bound to: 8 - type: integer 
	Parameter din146_WIDTH bound to: 8 - type: integer 
	Parameter din147_WIDTH bound to: 8 - type: integer 
	Parameter din148_WIDTH bound to: 8 - type: integer 
	Parameter din149_WIDTH bound to: 8 - type: integer 
	Parameter din150_WIDTH bound to: 8 - type: integer 
	Parameter din151_WIDTH bound to: 8 - type: integer 
	Parameter din152_WIDTH bound to: 8 - type: integer 
	Parameter din153_WIDTH bound to: 8 - type: integer 
	Parameter din154_WIDTH bound to: 8 - type: integer 
	Parameter din155_WIDTH bound to: 8 - type: integer 
	Parameter din156_WIDTH bound to: 8 - type: integer 
	Parameter din157_WIDTH bound to: 8 - type: integer 
	Parameter din158_WIDTH bound to: 8 - type: integer 
	Parameter din159_WIDTH bound to: 8 - type: integer 
	Parameter din160_WIDTH bound to: 8 - type: integer 
	Parameter din161_WIDTH bound to: 8 - type: integer 
	Parameter din162_WIDTH bound to: 8 - type: integer 
	Parameter din163_WIDTH bound to: 8 - type: integer 
	Parameter din164_WIDTH bound to: 8 - type: integer 
	Parameter din165_WIDTH bound to: 8 - type: integer 
	Parameter din166_WIDTH bound to: 8 - type: integer 
	Parameter din167_WIDTH bound to: 8 - type: integer 
	Parameter din168_WIDTH bound to: 8 - type: integer 
	Parameter din169_WIDTH bound to: 8 - type: integer 
	Parameter din170_WIDTH bound to: 8 - type: integer 
	Parameter din171_WIDTH bound to: 8 - type: integer 
	Parameter din172_WIDTH bound to: 8 - type: integer 
	Parameter din173_WIDTH bound to: 8 - type: integer 
	Parameter din174_WIDTH bound to: 8 - type: integer 
	Parameter din175_WIDTH bound to: 8 - type: integer 
	Parameter din176_WIDTH bound to: 8 - type: integer 
	Parameter din177_WIDTH bound to: 8 - type: integer 
	Parameter din178_WIDTH bound to: 8 - type: integer 
	Parameter din179_WIDTH bound to: 8 - type: integer 
	Parameter din180_WIDTH bound to: 8 - type: integer 
	Parameter din181_WIDTH bound to: 8 - type: integer 
	Parameter din182_WIDTH bound to: 8 - type: integer 
	Parameter din183_WIDTH bound to: 8 - type: integer 
	Parameter din184_WIDTH bound to: 8 - type: integer 
	Parameter din185_WIDTH bound to: 8 - type: integer 
	Parameter din186_WIDTH bound to: 8 - type: integer 
	Parameter din187_WIDTH bound to: 8 - type: integer 
	Parameter din188_WIDTH bound to: 8 - type: integer 
	Parameter din189_WIDTH bound to: 8 - type: integer 
	Parameter din190_WIDTH bound to: 8 - type: integer 
	Parameter din191_WIDTH bound to: 8 - type: integer 
	Parameter din192_WIDTH bound to: 8 - type: integer 
	Parameter din193_WIDTH bound to: 8 - type: integer 
	Parameter din194_WIDTH bound to: 8 - type: integer 
	Parameter din195_WIDTH bound to: 8 - type: integer 
	Parameter din196_WIDTH bound to: 8 - type: integer 
	Parameter din197_WIDTH bound to: 8 - type: integer 
	Parameter din198_WIDTH bound to: 8 - type: integer 
	Parameter din199_WIDTH bound to: 8 - type: integer 
	Parameter din200_WIDTH bound to: 8 - type: integer 
	Parameter din201_WIDTH bound to: 8 - type: integer 
	Parameter din202_WIDTH bound to: 8 - type: integer 
	Parameter din203_WIDTH bound to: 8 - type: integer 
	Parameter din204_WIDTH bound to: 8 - type: integer 
	Parameter din205_WIDTH bound to: 8 - type: integer 
	Parameter din206_WIDTH bound to: 8 - type: integer 
	Parameter din207_WIDTH bound to: 8 - type: integer 
	Parameter din208_WIDTH bound to: 8 - type: integer 
	Parameter din209_WIDTH bound to: 8 - type: integer 
	Parameter din210_WIDTH bound to: 8 - type: integer 
	Parameter din211_WIDTH bound to: 8 - type: integer 
	Parameter din212_WIDTH bound to: 8 - type: integer 
	Parameter din213_WIDTH bound to: 8 - type: integer 
	Parameter din214_WIDTH bound to: 8 - type: integer 
	Parameter din215_WIDTH bound to: 8 - type: integer 
	Parameter din216_WIDTH bound to: 8 - type: integer 
	Parameter din217_WIDTH bound to: 8 - type: integer 
	Parameter din218_WIDTH bound to: 8 - type: integer 
	Parameter din219_WIDTH bound to: 8 - type: integer 
	Parameter din220_WIDTH bound to: 8 - type: integer 
	Parameter din221_WIDTH bound to: 8 - type: integer 
	Parameter din222_WIDTH bound to: 8 - type: integer 
	Parameter din223_WIDTH bound to: 8 - type: integer 
	Parameter din224_WIDTH bound to: 8 - type: integer 
	Parameter din225_WIDTH bound to: 8 - type: integer 
	Parameter din226_WIDTH bound to: 8 - type: integer 
	Parameter din227_WIDTH bound to: 8 - type: integer 
	Parameter din228_WIDTH bound to: 8 - type: integer 
	Parameter din229_WIDTH bound to: 8 - type: integer 
	Parameter din230_WIDTH bound to: 8 - type: integer 
	Parameter din231_WIDTH bound to: 8 - type: integer 
	Parameter din232_WIDTH bound to: 8 - type: integer 
	Parameter din233_WIDTH bound to: 8 - type: integer 
	Parameter din234_WIDTH bound to: 8 - type: integer 
	Parameter din235_WIDTH bound to: 8 - type: integer 
	Parameter din236_WIDTH bound to: 8 - type: integer 
	Parameter din237_WIDTH bound to: 8 - type: integer 
	Parameter din238_WIDTH bound to: 8 - type: integer 
	Parameter din239_WIDTH bound to: 8 - type: integer 
	Parameter din240_WIDTH bound to: 8 - type: integer 
	Parameter din241_WIDTH bound to: 8 - type: integer 
	Parameter din242_WIDTH bound to: 8 - type: integer 
	Parameter din243_WIDTH bound to: 8 - type: integer 
	Parameter din244_WIDTH bound to: 8 - type: integer 
	Parameter din245_WIDTH bound to: 8 - type: integer 
	Parameter din246_WIDTH bound to: 8 - type: integer 
	Parameter din247_WIDTH bound to: 8 - type: integer 
	Parameter din248_WIDTH bound to: 8 - type: integer 
	Parameter din249_WIDTH bound to: 8 - type: integer 
	Parameter din250_WIDTH bound to: 8 - type: integer 
	Parameter din251_WIDTH bound to: 8 - type: integer 
	Parameter din252_WIDTH bound to: 8 - type: integer 
	Parameter din253_WIDTH bound to: 8 - type: integer 
	Parameter din254_WIDTH bound to: 8 - type: integer 
	Parameter din255_WIDTH bound to: 8 - type: integer 
	Parameter din256_WIDTH bound to: 8 - type: integer 
	Parameter din257_WIDTH bound to: 8 - type: integer 
	Parameter din258_WIDTH bound to: 8 - type: integer 
	Parameter din259_WIDTH bound to: 8 - type: integer 
	Parameter din260_WIDTH bound to: 8 - type: integer 
	Parameter din261_WIDTH bound to: 8 - type: integer 
	Parameter din262_WIDTH bound to: 8 - type: integer 
	Parameter din263_WIDTH bound to: 8 - type: integer 
	Parameter din264_WIDTH bound to: 8 - type: integer 
	Parameter din265_WIDTH bound to: 8 - type: integer 
	Parameter din266_WIDTH bound to: 8 - type: integer 
	Parameter din267_WIDTH bound to: 8 - type: integer 
	Parameter din268_WIDTH bound to: 8 - type: integer 
	Parameter din269_WIDTH bound to: 8 - type: integer 
	Parameter din270_WIDTH bound to: 8 - type: integer 
	Parameter din271_WIDTH bound to: 8 - type: integer 
	Parameter din272_WIDTH bound to: 8 - type: integer 
	Parameter din273_WIDTH bound to: 8 - type: integer 
	Parameter din274_WIDTH bound to: 8 - type: integer 
	Parameter din275_WIDTH bound to: 8 - type: integer 
	Parameter din276_WIDTH bound to: 8 - type: integer 
	Parameter din277_WIDTH bound to: 8 - type: integer 
	Parameter din278_WIDTH bound to: 8 - type: integer 
	Parameter din279_WIDTH bound to: 8 - type: integer 
	Parameter din280_WIDTH bound to: 8 - type: integer 
	Parameter din281_WIDTH bound to: 8 - type: integer 
	Parameter din282_WIDTH bound to: 8 - type: integer 
	Parameter din283_WIDTH bound to: 8 - type: integer 
	Parameter din284_WIDTH bound to: 8 - type: integer 
	Parameter din285_WIDTH bound to: 8 - type: integer 
	Parameter din286_WIDTH bound to: 8 - type: integer 
	Parameter din287_WIDTH bound to: 8 - type: integer 
	Parameter din288_WIDTH bound to: 8 - type: integer 
	Parameter din289_WIDTH bound to: 8 - type: integer 
	Parameter din290_WIDTH bound to: 8 - type: integer 
	Parameter din291_WIDTH bound to: 8 - type: integer 
	Parameter din292_WIDTH bound to: 8 - type: integer 
	Parameter din293_WIDTH bound to: 8 - type: integer 
	Parameter din294_WIDTH bound to: 8 - type: integer 
	Parameter din295_WIDTH bound to: 8 - type: integer 
	Parameter din296_WIDTH bound to: 8 - type: integer 
	Parameter din297_WIDTH bound to: 8 - type: integer 
	Parameter din298_WIDTH bound to: 8 - type: integer 
	Parameter din299_WIDTH bound to: 8 - type: integer 
	Parameter din300_WIDTH bound to: 8 - type: integer 
	Parameter din301_WIDTH bound to: 8 - type: integer 
	Parameter din302_WIDTH bound to: 8 - type: integer 
	Parameter din303_WIDTH bound to: 8 - type: integer 
	Parameter din304_WIDTH bound to: 8 - type: integer 
	Parameter din305_WIDTH bound to: 8 - type: integer 
	Parameter din306_WIDTH bound to: 8 - type: integer 
	Parameter din307_WIDTH bound to: 8 - type: integer 
	Parameter din308_WIDTH bound to: 8 - type: integer 
	Parameter din309_WIDTH bound to: 8 - type: integer 
	Parameter din310_WIDTH bound to: 8 - type: integer 
	Parameter din311_WIDTH bound to: 8 - type: integer 
	Parameter din312_WIDTH bound to: 8 - type: integer 
	Parameter din313_WIDTH bound to: 8 - type: integer 
	Parameter din314_WIDTH bound to: 8 - type: integer 
	Parameter din315_WIDTH bound to: 8 - type: integer 
	Parameter din316_WIDTH bound to: 8 - type: integer 
	Parameter din317_WIDTH bound to: 8 - type: integer 
	Parameter din318_WIDTH bound to: 8 - type: integer 
	Parameter din319_WIDTH bound to: 8 - type: integer 
	Parameter din320_WIDTH bound to: 8 - type: integer 
	Parameter din321_WIDTH bound to: 8 - type: integer 
	Parameter din322_WIDTH bound to: 8 - type: integer 
	Parameter din323_WIDTH bound to: 8 - type: integer 
	Parameter din324_WIDTH bound to: 8 - type: integer 
	Parameter din325_WIDTH bound to: 8 - type: integer 
	Parameter din326_WIDTH bound to: 8 - type: integer 
	Parameter din327_WIDTH bound to: 8 - type: integer 
	Parameter din328_WIDTH bound to: 8 - type: integer 
	Parameter din329_WIDTH bound to: 8 - type: integer 
	Parameter din330_WIDTH bound to: 8 - type: integer 
	Parameter din331_WIDTH bound to: 8 - type: integer 
	Parameter din332_WIDTH bound to: 8 - type: integer 
	Parameter din333_WIDTH bound to: 8 - type: integer 
	Parameter din334_WIDTH bound to: 8 - type: integer 
	Parameter din335_WIDTH bound to: 8 - type: integer 
	Parameter din336_WIDTH bound to: 8 - type: integer 
	Parameter din337_WIDTH bound to: 8 - type: integer 
	Parameter din338_WIDTH bound to: 8 - type: integer 
	Parameter din339_WIDTH bound to: 8 - type: integer 
	Parameter din340_WIDTH bound to: 8 - type: integer 
	Parameter din341_WIDTH bound to: 8 - type: integer 
	Parameter din342_WIDTH bound to: 8 - type: integer 
	Parameter din343_WIDTH bound to: 8 - type: integer 
	Parameter din344_WIDTH bound to: 8 - type: integer 
	Parameter din345_WIDTH bound to: 8 - type: integer 
	Parameter din346_WIDTH bound to: 8 - type: integer 
	Parameter din347_WIDTH bound to: 8 - type: integer 
	Parameter din348_WIDTH bound to: 8 - type: integer 
	Parameter din349_WIDTH bound to: 8 - type: integer 
	Parameter din350_WIDTH bound to: 8 - type: integer 
	Parameter din351_WIDTH bound to: 8 - type: integer 
	Parameter din352_WIDTH bound to: 8 - type: integer 
	Parameter din353_WIDTH bound to: 8 - type: integer 
	Parameter din354_WIDTH bound to: 8 - type: integer 
	Parameter din355_WIDTH bound to: 8 - type: integer 
	Parameter din356_WIDTH bound to: 8 - type: integer 
	Parameter din357_WIDTH bound to: 8 - type: integer 
	Parameter din358_WIDTH bound to: 8 - type: integer 
	Parameter din359_WIDTH bound to: 8 - type: integer 
	Parameter din360_WIDTH bound to: 8 - type: integer 
	Parameter din361_WIDTH bound to: 8 - type: integer 
	Parameter din362_WIDTH bound to: 8 - type: integer 
	Parameter din363_WIDTH bound to: 8 - type: integer 
	Parameter din364_WIDTH bound to: 8 - type: integer 
	Parameter din365_WIDTH bound to: 8 - type: integer 
	Parameter din366_WIDTH bound to: 8 - type: integer 
	Parameter din367_WIDTH bound to: 8 - type: integer 
	Parameter din368_WIDTH bound to: 8 - type: integer 
	Parameter din369_WIDTH bound to: 8 - type: integer 
	Parameter din370_WIDTH bound to: 8 - type: integer 
	Parameter din371_WIDTH bound to: 8 - type: integer 
	Parameter din372_WIDTH bound to: 8 - type: integer 
	Parameter din373_WIDTH bound to: 8 - type: integer 
	Parameter din374_WIDTH bound to: 8 - type: integer 
	Parameter din375_WIDTH bound to: 8 - type: integer 
	Parameter din376_WIDTH bound to: 8 - type: integer 
	Parameter din377_WIDTH bound to: 8 - type: integer 
	Parameter din378_WIDTH bound to: 8 - type: integer 
	Parameter din379_WIDTH bound to: 8 - type: integer 
	Parameter din380_WIDTH bound to: 8 - type: integer 
	Parameter din381_WIDTH bound to: 8 - type: integer 
	Parameter din382_WIDTH bound to: 8 - type: integer 
	Parameter din383_WIDTH bound to: 8 - type: integer 
	Parameter din384_WIDTH bound to: 8 - type: integer 
	Parameter din385_WIDTH bound to: 8 - type: integer 
	Parameter din386_WIDTH bound to: 8 - type: integer 
	Parameter din387_WIDTH bound to: 8 - type: integer 
	Parameter din388_WIDTH bound to: 8 - type: integer 
	Parameter din389_WIDTH bound to: 8 - type: integer 
	Parameter din390_WIDTH bound to: 8 - type: integer 
	Parameter din391_WIDTH bound to: 8 - type: integer 
	Parameter din392_WIDTH bound to: 8 - type: integer 
	Parameter din393_WIDTH bound to: 8 - type: integer 
	Parameter din394_WIDTH bound to: 8 - type: integer 
	Parameter din395_WIDTH bound to: 8 - type: integer 
	Parameter din396_WIDTH bound to: 8 - type: integer 
	Parameter din397_WIDTH bound to: 8 - type: integer 
	Parameter din398_WIDTH bound to: 8 - type: integer 
	Parameter din399_WIDTH bound to: 8 - type: integer 
	Parameter din400_WIDTH bound to: 8 - type: integer 
	Parameter din401_WIDTH bound to: 8 - type: integer 
	Parameter din402_WIDTH bound to: 8 - type: integer 
	Parameter din403_WIDTH bound to: 8 - type: integer 
	Parameter din404_WIDTH bound to: 8 - type: integer 
	Parameter din405_WIDTH bound to: 8 - type: integer 
	Parameter din406_WIDTH bound to: 8 - type: integer 
	Parameter din407_WIDTH bound to: 8 - type: integer 
	Parameter din408_WIDTH bound to: 8 - type: integer 
	Parameter din409_WIDTH bound to: 8 - type: integer 
	Parameter din410_WIDTH bound to: 8 - type: integer 
	Parameter din411_WIDTH bound to: 8 - type: integer 
	Parameter din412_WIDTH bound to: 8 - type: integer 
	Parameter din413_WIDTH bound to: 8 - type: integer 
	Parameter din414_WIDTH bound to: 8 - type: integer 
	Parameter din415_WIDTH bound to: 8 - type: integer 
	Parameter din416_WIDTH bound to: 8 - type: integer 
	Parameter din417_WIDTH bound to: 8 - type: integer 
	Parameter din418_WIDTH bound to: 8 - type: integer 
	Parameter din419_WIDTH bound to: 8 - type: integer 
	Parameter din420_WIDTH bound to: 8 - type: integer 
	Parameter din421_WIDTH bound to: 8 - type: integer 
	Parameter din422_WIDTH bound to: 8 - type: integer 
	Parameter din423_WIDTH bound to: 8 - type: integer 
	Parameter din424_WIDTH bound to: 8 - type: integer 
	Parameter din425_WIDTH bound to: 8 - type: integer 
	Parameter din426_WIDTH bound to: 8 - type: integer 
	Parameter din427_WIDTH bound to: 8 - type: integer 
	Parameter din428_WIDTH bound to: 8 - type: integer 
	Parameter din429_WIDTH bound to: 8 - type: integer 
	Parameter din430_WIDTH bound to: 8 - type: integer 
	Parameter din431_WIDTH bound to: 8 - type: integer 
	Parameter din432_WIDTH bound to: 8 - type: integer 
	Parameter din433_WIDTH bound to: 8 - type: integer 
	Parameter din434_WIDTH bound to: 8 - type: integer 
	Parameter din435_WIDTH bound to: 8 - type: integer 
	Parameter din436_WIDTH bound to: 8 - type: integer 
	Parameter din437_WIDTH bound to: 8 - type: integer 
	Parameter din438_WIDTH bound to: 8 - type: integer 
	Parameter din439_WIDTH bound to: 8 - type: integer 
	Parameter din440_WIDTH bound to: 8 - type: integer 
	Parameter din441_WIDTH bound to: 8 - type: integer 
	Parameter din442_WIDTH bound to: 8 - type: integer 
	Parameter din443_WIDTH bound to: 8 - type: integer 
	Parameter din444_WIDTH bound to: 8 - type: integer 
	Parameter din445_WIDTH bound to: 8 - type: integer 
	Parameter din446_WIDTH bound to: 8 - type: integer 
	Parameter din447_WIDTH bound to: 8 - type: integer 
	Parameter din448_WIDTH bound to: 8 - type: integer 
	Parameter din449_WIDTH bound to: 8 - type: integer 
	Parameter din450_WIDTH bound to: 8 - type: integer 
	Parameter din451_WIDTH bound to: 8 - type: integer 
	Parameter din452_WIDTH bound to: 8 - type: integer 
	Parameter din453_WIDTH bound to: 8 - type: integer 
	Parameter din454_WIDTH bound to: 8 - type: integer 
	Parameter din455_WIDTH bound to: 8 - type: integer 
	Parameter din456_WIDTH bound to: 8 - type: integer 
	Parameter din457_WIDTH bound to: 8 - type: integer 
	Parameter din458_WIDTH bound to: 8 - type: integer 
	Parameter din459_WIDTH bound to: 8 - type: integer 
	Parameter din460_WIDTH bound to: 8 - type: integer 
	Parameter din461_WIDTH bound to: 8 - type: integer 
	Parameter din462_WIDTH bound to: 8 - type: integer 
	Parameter din463_WIDTH bound to: 8 - type: integer 
	Parameter din464_WIDTH bound to: 8 - type: integer 
	Parameter din465_WIDTH bound to: 8 - type: integer 
	Parameter din466_WIDTH bound to: 8 - type: integer 
	Parameter din467_WIDTH bound to: 8 - type: integer 
	Parameter din468_WIDTH bound to: 8 - type: integer 
	Parameter din469_WIDTH bound to: 8 - type: integer 
	Parameter din470_WIDTH bound to: 8 - type: integer 
	Parameter din471_WIDTH bound to: 8 - type: integer 
	Parameter din472_WIDTH bound to: 8 - type: integer 
	Parameter din473_WIDTH bound to: 8 - type: integer 
	Parameter din474_WIDTH bound to: 8 - type: integer 
	Parameter din475_WIDTH bound to: 8 - type: integer 
	Parameter din476_WIDTH bound to: 8 - type: integer 
	Parameter din477_WIDTH bound to: 8 - type: integer 
	Parameter din478_WIDTH bound to: 8 - type: integer 
	Parameter din479_WIDTH bound to: 8 - type: integer 
	Parameter din480_WIDTH bound to: 8 - type: integer 
	Parameter din481_WIDTH bound to: 8 - type: integer 
	Parameter din482_WIDTH bound to: 8 - type: integer 
	Parameter din483_WIDTH bound to: 8 - type: integer 
	Parameter din484_WIDTH bound to: 8 - type: integer 
	Parameter din485_WIDTH bound to: 8 - type: integer 
	Parameter din486_WIDTH bound to: 8 - type: integer 
	Parameter din487_WIDTH bound to: 8 - type: integer 
	Parameter din488_WIDTH bound to: 8 - type: integer 
	Parameter din489_WIDTH bound to: 8 - type: integer 
	Parameter din490_WIDTH bound to: 8 - type: integer 
	Parameter din491_WIDTH bound to: 8 - type: integer 
	Parameter din492_WIDTH bound to: 8 - type: integer 
	Parameter din493_WIDTH bound to: 8 - type: integer 
	Parameter din494_WIDTH bound to: 8 - type: integer 
	Parameter din495_WIDTH bound to: 8 - type: integer 
	Parameter din496_WIDTH bound to: 8 - type: integer 
	Parameter din497_WIDTH bound to: 8 - type: integer 
	Parameter din498_WIDTH bound to: 8 - type: integer 
	Parameter din499_WIDTH bound to: 8 - type: integer 
	Parameter din500_WIDTH bound to: 8 - type: integer 
	Parameter din501_WIDTH bound to: 8 - type: integer 
	Parameter din502_WIDTH bound to: 8 - type: integer 
	Parameter din503_WIDTH bound to: 8 - type: integer 
	Parameter din504_WIDTH bound to: 8 - type: integer 
	Parameter din505_WIDTH bound to: 8 - type: integer 
	Parameter din506_WIDTH bound to: 8 - type: integer 
	Parameter din507_WIDTH bound to: 8 - type: integer 
	Parameter din508_WIDTH bound to: 8 - type: integer 
	Parameter din509_WIDTH bound to: 8 - type: integer 
	Parameter din510_WIDTH bound to: 8 - type: integer 
	Parameter din511_WIDTH bound to: 8 - type: integer 
	Parameter din512_WIDTH bound to: 8 - type: integer 
	Parameter din513_WIDTH bound to: 8 - type: integer 
	Parameter din514_WIDTH bound to: 8 - type: integer 
	Parameter din515_WIDTH bound to: 8 - type: integer 
	Parameter din516_WIDTH bound to: 8 - type: integer 
	Parameter din517_WIDTH bound to: 8 - type: integer 
	Parameter din518_WIDTH bound to: 8 - type: integer 
	Parameter din519_WIDTH bound to: 8 - type: integer 
	Parameter din520_WIDTH bound to: 8 - type: integer 
	Parameter din521_WIDTH bound to: 8 - type: integer 
	Parameter din522_WIDTH bound to: 8 - type: integer 
	Parameter din523_WIDTH bound to: 8 - type: integer 
	Parameter din524_WIDTH bound to: 8 - type: integer 
	Parameter din525_WIDTH bound to: 8 - type: integer 
	Parameter din526_WIDTH bound to: 8 - type: integer 
	Parameter din527_WIDTH bound to: 8 - type: integer 
	Parameter din528_WIDTH bound to: 8 - type: integer 
	Parameter din529_WIDTH bound to: 8 - type: integer 
	Parameter din530_WIDTH bound to: 8 - type: integer 
	Parameter din531_WIDTH bound to: 8 - type: integer 
	Parameter din532_WIDTH bound to: 8 - type: integer 
	Parameter din533_WIDTH bound to: 8 - type: integer 
	Parameter din534_WIDTH bound to: 8 - type: integer 
	Parameter din535_WIDTH bound to: 8 - type: integer 
	Parameter din536_WIDTH bound to: 8 - type: integer 
	Parameter din537_WIDTH bound to: 8 - type: integer 
	Parameter din538_WIDTH bound to: 8 - type: integer 
	Parameter din539_WIDTH bound to: 8 - type: integer 
	Parameter din540_WIDTH bound to: 8 - type: integer 
	Parameter din541_WIDTH bound to: 8 - type: integer 
	Parameter din542_WIDTH bound to: 8 - type: integer 
	Parameter din543_WIDTH bound to: 8 - type: integer 
	Parameter din544_WIDTH bound to: 8 - type: integer 
	Parameter din545_WIDTH bound to: 8 - type: integer 
	Parameter din546_WIDTH bound to: 8 - type: integer 
	Parameter din547_WIDTH bound to: 8 - type: integer 
	Parameter din548_WIDTH bound to: 8 - type: integer 
	Parameter din549_WIDTH bound to: 8 - type: integer 
	Parameter din550_WIDTH bound to: 8 - type: integer 
	Parameter din551_WIDTH bound to: 8 - type: integer 
	Parameter din552_WIDTH bound to: 8 - type: integer 
	Parameter din553_WIDTH bound to: 8 - type: integer 
	Parameter din554_WIDTH bound to: 8 - type: integer 
	Parameter din555_WIDTH bound to: 8 - type: integer 
	Parameter din556_WIDTH bound to: 8 - type: integer 
	Parameter din557_WIDTH bound to: 8 - type: integer 
	Parameter din558_WIDTH bound to: 8 - type: integer 
	Parameter din559_WIDTH bound to: 8 - type: integer 
	Parameter din560_WIDTH bound to: 8 - type: integer 
	Parameter din561_WIDTH bound to: 8 - type: integer 
	Parameter din562_WIDTH bound to: 8 - type: integer 
	Parameter din563_WIDTH bound to: 8 - type: integer 
	Parameter din564_WIDTH bound to: 8 - type: integer 
	Parameter din565_WIDTH bound to: 8 - type: integer 
	Parameter din566_WIDTH bound to: 8 - type: integer 
	Parameter din567_WIDTH bound to: 8 - type: integer 
	Parameter din568_WIDTH bound to: 8 - type: integer 
	Parameter din569_WIDTH bound to: 8 - type: integer 
	Parameter din570_WIDTH bound to: 8 - type: integer 
	Parameter din571_WIDTH bound to: 8 - type: integer 
	Parameter din572_WIDTH bound to: 8 - type: integer 
	Parameter din573_WIDTH bound to: 8 - type: integer 
	Parameter din574_WIDTH bound to: 8 - type: integer 
	Parameter din575_WIDTH bound to: 8 - type: integer 
	Parameter din576_WIDTH bound to: 8 - type: integer 
	Parameter din577_WIDTH bound to: 8 - type: integer 
	Parameter din578_WIDTH bound to: 8 - type: integer 
	Parameter din579_WIDTH bound to: 8 - type: integer 
	Parameter din580_WIDTH bound to: 8 - type: integer 
	Parameter din581_WIDTH bound to: 8 - type: integer 
	Parameter din582_WIDTH bound to: 8 - type: integer 
	Parameter din583_WIDTH bound to: 8 - type: integer 
	Parameter din584_WIDTH bound to: 8 - type: integer 
	Parameter din585_WIDTH bound to: 8 - type: integer 
	Parameter din586_WIDTH bound to: 8 - type: integer 
	Parameter din587_WIDTH bound to: 8 - type: integer 
	Parameter din588_WIDTH bound to: 8 - type: integer 
	Parameter din589_WIDTH bound to: 8 - type: integer 
	Parameter din590_WIDTH bound to: 8 - type: integer 
	Parameter din591_WIDTH bound to: 8 - type: integer 
	Parameter din592_WIDTH bound to: 8 - type: integer 
	Parameter din593_WIDTH bound to: 8 - type: integer 
	Parameter din594_WIDTH bound to: 8 - type: integer 
	Parameter din595_WIDTH bound to: 8 - type: integer 
	Parameter din596_WIDTH bound to: 8 - type: integer 
	Parameter din597_WIDTH bound to: 8 - type: integer 
	Parameter din598_WIDTH bound to: 8 - type: integer 
	Parameter din599_WIDTH bound to: 8 - type: integer 
	Parameter din600_WIDTH bound to: 8 - type: integer 
	Parameter din601_WIDTH bound to: 8 - type: integer 
	Parameter din602_WIDTH bound to: 8 - type: integer 
	Parameter din603_WIDTH bound to: 8 - type: integer 
	Parameter din604_WIDTH bound to: 8 - type: integer 
	Parameter din605_WIDTH bound to: 8 - type: integer 
	Parameter din606_WIDTH bound to: 8 - type: integer 
	Parameter din607_WIDTH bound to: 8 - type: integer 
	Parameter din608_WIDTH bound to: 8 - type: integer 
	Parameter din609_WIDTH bound to: 8 - type: integer 
	Parameter din610_WIDTH bound to: 8 - type: integer 
	Parameter din611_WIDTH bound to: 8 - type: integer 
	Parameter din612_WIDTH bound to: 8 - type: integer 
	Parameter din613_WIDTH bound to: 8 - type: integer 
	Parameter din614_WIDTH bound to: 8 - type: integer 
	Parameter din615_WIDTH bound to: 8 - type: integer 
	Parameter din616_WIDTH bound to: 8 - type: integer 
	Parameter din617_WIDTH bound to: 8 - type: integer 
	Parameter din618_WIDTH bound to: 8 - type: integer 
	Parameter din619_WIDTH bound to: 8 - type: integer 
	Parameter din620_WIDTH bound to: 8 - type: integer 
	Parameter din621_WIDTH bound to: 8 - type: integer 
	Parameter din622_WIDTH bound to: 8 - type: integer 
	Parameter din623_WIDTH bound to: 8 - type: integer 
	Parameter din624_WIDTH bound to: 8 - type: integer 
	Parameter din625_WIDTH bound to: 8 - type: integer 
	Parameter din626_WIDTH bound to: 8 - type: integer 
	Parameter din627_WIDTH bound to: 8 - type: integer 
	Parameter din628_WIDTH bound to: 8 - type: integer 
	Parameter din629_WIDTH bound to: 8 - type: integer 
	Parameter din630_WIDTH bound to: 8 - type: integer 
	Parameter din631_WIDTH bound to: 8 - type: integer 
	Parameter din632_WIDTH bound to: 8 - type: integer 
	Parameter din633_WIDTH bound to: 8 - type: integer 
	Parameter din634_WIDTH bound to: 8 - type: integer 
	Parameter din635_WIDTH bound to: 8 - type: integer 
	Parameter din636_WIDTH bound to: 8 - type: integer 
	Parameter din637_WIDTH bound to: 8 - type: integer 
	Parameter din638_WIDTH bound to: 8 - type: integer 
	Parameter din639_WIDTH bound to: 8 - type: integer 
	Parameter din640_WIDTH bound to: 8 - type: integer 
	Parameter din641_WIDTH bound to: 8 - type: integer 
	Parameter din642_WIDTH bound to: 8 - type: integer 
	Parameter din643_WIDTH bound to: 8 - type: integer 
	Parameter din644_WIDTH bound to: 8 - type: integer 
	Parameter din645_WIDTH bound to: 8 - type: integer 
	Parameter din646_WIDTH bound to: 8 - type: integer 
	Parameter din647_WIDTH bound to: 8 - type: integer 
	Parameter din648_WIDTH bound to: 8 - type: integer 
	Parameter din649_WIDTH bound to: 8 - type: integer 
	Parameter din650_WIDTH bound to: 8 - type: integer 
	Parameter din651_WIDTH bound to: 8 - type: integer 
	Parameter din652_WIDTH bound to: 8 - type: integer 
	Parameter din653_WIDTH bound to: 8 - type: integer 
	Parameter din654_WIDTH bound to: 8 - type: integer 
	Parameter din655_WIDTH bound to: 8 - type: integer 
	Parameter din656_WIDTH bound to: 8 - type: integer 
	Parameter din657_WIDTH bound to: 8 - type: integer 
	Parameter din658_WIDTH bound to: 8 - type: integer 
	Parameter din659_WIDTH bound to: 8 - type: integer 
	Parameter din660_WIDTH bound to: 8 - type: integer 
	Parameter din661_WIDTH bound to: 8 - type: integer 
	Parameter din662_WIDTH bound to: 8 - type: integer 
	Parameter din663_WIDTH bound to: 8 - type: integer 
	Parameter din664_WIDTH bound to: 8 - type: integer 
	Parameter din665_WIDTH bound to: 8 - type: integer 
	Parameter din666_WIDTH bound to: 8 - type: integer 
	Parameter din667_WIDTH bound to: 8 - type: integer 
	Parameter din668_WIDTH bound to: 8 - type: integer 
	Parameter din669_WIDTH bound to: 8 - type: integer 
	Parameter din670_WIDTH bound to: 8 - type: integer 
	Parameter din671_WIDTH bound to: 8 - type: integer 
	Parameter din672_WIDTH bound to: 8 - type: integer 
	Parameter din673_WIDTH bound to: 8 - type: integer 
	Parameter din674_WIDTH bound to: 8 - type: integer 
	Parameter din675_WIDTH bound to: 8 - type: integer 
	Parameter din676_WIDTH bound to: 8 - type: integer 
	Parameter din677_WIDTH bound to: 8 - type: integer 
	Parameter din678_WIDTH bound to: 8 - type: integer 
	Parameter din679_WIDTH bound to: 8 - type: integer 
	Parameter din680_WIDTH bound to: 8 - type: integer 
	Parameter din681_WIDTH bound to: 8 - type: integer 
	Parameter din682_WIDTH bound to: 8 - type: integer 
	Parameter din683_WIDTH bound to: 8 - type: integer 
	Parameter din684_WIDTH bound to: 8 - type: integer 
	Parameter din685_WIDTH bound to: 8 - type: integer 
	Parameter din686_WIDTH bound to: 8 - type: integer 
	Parameter din687_WIDTH bound to: 8 - type: integer 
	Parameter din688_WIDTH bound to: 8 - type: integer 
	Parameter din689_WIDTH bound to: 8 - type: integer 
	Parameter din690_WIDTH bound to: 8 - type: integer 
	Parameter din691_WIDTH bound to: 8 - type: integer 
	Parameter din692_WIDTH bound to: 8 - type: integer 
	Parameter din693_WIDTH bound to: 8 - type: integer 
	Parameter din694_WIDTH bound to: 8 - type: integer 
	Parameter din695_WIDTH bound to: 8 - type: integer 
	Parameter din696_WIDTH bound to: 8 - type: integer 
	Parameter din697_WIDTH bound to: 8 - type: integer 
	Parameter din698_WIDTH bound to: 8 - type: integer 
	Parameter din699_WIDTH bound to: 8 - type: integer 
	Parameter din700_WIDTH bound to: 8 - type: integer 
	Parameter din701_WIDTH bound to: 8 - type: integer 
	Parameter din702_WIDTH bound to: 8 - type: integer 
	Parameter din703_WIDTH bound to: 8 - type: integer 
	Parameter din704_WIDTH bound to: 8 - type: integer 
	Parameter din705_WIDTH bound to: 8 - type: integer 
	Parameter din706_WIDTH bound to: 8 - type: integer 
	Parameter din707_WIDTH bound to: 8 - type: integer 
	Parameter din708_WIDTH bound to: 8 - type: integer 
	Parameter din709_WIDTH bound to: 8 - type: integer 
	Parameter din710_WIDTH bound to: 8 - type: integer 
	Parameter din711_WIDTH bound to: 8 - type: integer 
	Parameter din712_WIDTH bound to: 8 - type: integer 
	Parameter din713_WIDTH bound to: 8 - type: integer 
	Parameter din714_WIDTH bound to: 8 - type: integer 
	Parameter din715_WIDTH bound to: 8 - type: integer 
	Parameter din716_WIDTH bound to: 8 - type: integer 
	Parameter din717_WIDTH bound to: 8 - type: integer 
	Parameter din718_WIDTH bound to: 8 - type: integer 
	Parameter din719_WIDTH bound to: 8 - type: integer 
	Parameter din720_WIDTH bound to: 8 - type: integer 
	Parameter din721_WIDTH bound to: 8 - type: integer 
	Parameter din722_WIDTH bound to: 8 - type: integer 
	Parameter din723_WIDTH bound to: 8 - type: integer 
	Parameter din724_WIDTH bound to: 8 - type: integer 
	Parameter din725_WIDTH bound to: 8 - type: integer 
	Parameter din726_WIDTH bound to: 8 - type: integer 
	Parameter din727_WIDTH bound to: 8 - type: integer 
	Parameter din728_WIDTH bound to: 8 - type: integer 
	Parameter din729_WIDTH bound to: 8 - type: integer 
	Parameter din730_WIDTH bound to: 8 - type: integer 
	Parameter din731_WIDTH bound to: 8 - type: integer 
	Parameter din732_WIDTH bound to: 8 - type: integer 
	Parameter din733_WIDTH bound to: 8 - type: integer 
	Parameter din734_WIDTH bound to: 8 - type: integer 
	Parameter din735_WIDTH bound to: 8 - type: integer 
	Parameter din736_WIDTH bound to: 8 - type: integer 
	Parameter din737_WIDTH bound to: 8 - type: integer 
	Parameter din738_WIDTH bound to: 8 - type: integer 
	Parameter din739_WIDTH bound to: 8 - type: integer 
	Parameter din740_WIDTH bound to: 8 - type: integer 
	Parameter din741_WIDTH bound to: 8 - type: integer 
	Parameter din742_WIDTH bound to: 8 - type: integer 
	Parameter din743_WIDTH bound to: 8 - type: integer 
	Parameter din744_WIDTH bound to: 8 - type: integer 
	Parameter din745_WIDTH bound to: 8 - type: integer 
	Parameter din746_WIDTH bound to: 8 - type: integer 
	Parameter din747_WIDTH bound to: 8 - type: integer 
	Parameter din748_WIDTH bound to: 8 - type: integer 
	Parameter din749_WIDTH bound to: 8 - type: integer 
	Parameter din750_WIDTH bound to: 8 - type: integer 
	Parameter din751_WIDTH bound to: 8 - type: integer 
	Parameter din752_WIDTH bound to: 8 - type: integer 
	Parameter din753_WIDTH bound to: 8 - type: integer 
	Parameter din754_WIDTH bound to: 8 - type: integer 
	Parameter din755_WIDTH bound to: 8 - type: integer 
	Parameter din756_WIDTH bound to: 8 - type: integer 
	Parameter din757_WIDTH bound to: 8 - type: integer 
	Parameter din758_WIDTH bound to: 8 - type: integer 
	Parameter din759_WIDTH bound to: 8 - type: integer 
	Parameter din760_WIDTH bound to: 8 - type: integer 
	Parameter din761_WIDTH bound to: 8 - type: integer 
	Parameter din762_WIDTH bound to: 8 - type: integer 
	Parameter din763_WIDTH bound to: 8 - type: integer 
	Parameter din764_WIDTH bound to: 8 - type: integer 
	Parameter din765_WIDTH bound to: 8 - type: integer 
	Parameter din766_WIDTH bound to: 8 - type: integer 
	Parameter din767_WIDTH bound to: 8 - type: integer 
	Parameter din768_WIDTH bound to: 8 - type: integer 
	Parameter din769_WIDTH bound to: 8 - type: integer 
	Parameter din770_WIDTH bound to: 8 - type: integer 
	Parameter din771_WIDTH bound to: 8 - type: integer 
	Parameter din772_WIDTH bound to: 8 - type: integer 
	Parameter din773_WIDTH bound to: 8 - type: integer 
	Parameter din774_WIDTH bound to: 8 - type: integer 
	Parameter din775_WIDTH bound to: 8 - type: integer 
	Parameter din776_WIDTH bound to: 8 - type: integer 
	Parameter din777_WIDTH bound to: 8 - type: integer 
	Parameter din778_WIDTH bound to: 8 - type: integer 
	Parameter din779_WIDTH bound to: 8 - type: integer 
	Parameter din780_WIDTH bound to: 8 - type: integer 
	Parameter din781_WIDTH bound to: 8 - type: integer 
	Parameter din782_WIDTH bound to: 8 - type: integer 
	Parameter din783_WIDTH bound to: 8 - type: integer 
	Parameter din784_WIDTH bound to: 8 - type: integer 
	Parameter din785_WIDTH bound to: 8 - type: integer 
	Parameter din786_WIDTH bound to: 8 - type: integer 
	Parameter din787_WIDTH bound to: 8 - type: integer 
	Parameter din788_WIDTH bound to: 8 - type: integer 
	Parameter din789_WIDTH bound to: 8 - type: integer 
	Parameter din790_WIDTH bound to: 8 - type: integer 
	Parameter din791_WIDTH bound to: 8 - type: integer 
	Parameter din792_WIDTH bound to: 8 - type: integer 
	Parameter din793_WIDTH bound to: 8 - type: integer 
	Parameter din794_WIDTH bound to: 8 - type: integer 
	Parameter din795_WIDTH bound to: 8 - type: integer 
	Parameter din796_WIDTH bound to: 8 - type: integer 
	Parameter din797_WIDTH bound to: 8 - type: integer 
	Parameter din798_WIDTH bound to: 8 - type: integer 
	Parameter din799_WIDTH bound to: 8 - type: integer 
	Parameter din800_WIDTH bound to: 8 - type: integer 
	Parameter din801_WIDTH bound to: 8 - type: integer 
	Parameter din802_WIDTH bound to: 8 - type: integer 
	Parameter din803_WIDTH bound to: 8 - type: integer 
	Parameter din804_WIDTH bound to: 8 - type: integer 
	Parameter din805_WIDTH bound to: 8 - type: integer 
	Parameter din806_WIDTH bound to: 8 - type: integer 
	Parameter din807_WIDTH bound to: 8 - type: integer 
	Parameter din808_WIDTH bound to: 8 - type: integer 
	Parameter din809_WIDTH bound to: 8 - type: integer 
	Parameter din810_WIDTH bound to: 8 - type: integer 
	Parameter din811_WIDTH bound to: 8 - type: integer 
	Parameter din812_WIDTH bound to: 8 - type: integer 
	Parameter din813_WIDTH bound to: 8 - type: integer 
	Parameter din814_WIDTH bound to: 8 - type: integer 
	Parameter din815_WIDTH bound to: 8 - type: integer 
	Parameter din816_WIDTH bound to: 8 - type: integer 
	Parameter din817_WIDTH bound to: 8 - type: integer 
	Parameter din818_WIDTH bound to: 8 - type: integer 
	Parameter din819_WIDTH bound to: 8 - type: integer 
	Parameter din820_WIDTH bound to: 8 - type: integer 
	Parameter din821_WIDTH bound to: 8 - type: integer 
	Parameter din822_WIDTH bound to: 8 - type: integer 
	Parameter din823_WIDTH bound to: 8 - type: integer 
	Parameter din824_WIDTH bound to: 8 - type: integer 
	Parameter din825_WIDTH bound to: 8 - type: integer 
	Parameter din826_WIDTH bound to: 8 - type: integer 
	Parameter din827_WIDTH bound to: 8 - type: integer 
	Parameter din828_WIDTH bound to: 8 - type: integer 
	Parameter din829_WIDTH bound to: 8 - type: integer 
	Parameter din830_WIDTH bound to: 8 - type: integer 
	Parameter din831_WIDTH bound to: 8 - type: integer 
	Parameter din832_WIDTH bound to: 8 - type: integer 
	Parameter din833_WIDTH bound to: 8 - type: integer 
	Parameter din834_WIDTH bound to: 8 - type: integer 
	Parameter din835_WIDTH bound to: 8 - type: integer 
	Parameter din836_WIDTH bound to: 8 - type: integer 
	Parameter din837_WIDTH bound to: 8 - type: integer 
	Parameter din838_WIDTH bound to: 8 - type: integer 
	Parameter din839_WIDTH bound to: 8 - type: integer 
	Parameter din840_WIDTH bound to: 8 - type: integer 
	Parameter din841_WIDTH bound to: 8 - type: integer 
	Parameter din842_WIDTH bound to: 8 - type: integer 
	Parameter din843_WIDTH bound to: 8 - type: integer 
	Parameter din844_WIDTH bound to: 8 - type: integer 
	Parameter din845_WIDTH bound to: 8 - type: integer 
	Parameter din846_WIDTH bound to: 8 - type: integer 
	Parameter din847_WIDTH bound to: 8 - type: integer 
	Parameter din848_WIDTH bound to: 8 - type: integer 
	Parameter din849_WIDTH bound to: 8 - type: integer 
	Parameter din850_WIDTH bound to: 8 - type: integer 
	Parameter din851_WIDTH bound to: 8 - type: integer 
	Parameter din852_WIDTH bound to: 8 - type: integer 
	Parameter din853_WIDTH bound to: 8 - type: integer 
	Parameter din854_WIDTH bound to: 8 - type: integer 
	Parameter din855_WIDTH bound to: 8 - type: integer 
	Parameter din856_WIDTH bound to: 8 - type: integer 
	Parameter din857_WIDTH bound to: 8 - type: integer 
	Parameter din858_WIDTH bound to: 8 - type: integer 
	Parameter din859_WIDTH bound to: 8 - type: integer 
	Parameter din860_WIDTH bound to: 8 - type: integer 
	Parameter din861_WIDTH bound to: 8 - type: integer 
	Parameter din862_WIDTH bound to: 8 - type: integer 
	Parameter din863_WIDTH bound to: 8 - type: integer 
	Parameter din864_WIDTH bound to: 8 - type: integer 
	Parameter din865_WIDTH bound to: 8 - type: integer 
	Parameter din866_WIDTH bound to: 8 - type: integer 
	Parameter din867_WIDTH bound to: 8 - type: integer 
	Parameter din868_WIDTH bound to: 8 - type: integer 
	Parameter din869_WIDTH bound to: 8 - type: integer 
	Parameter din870_WIDTH bound to: 8 - type: integer 
	Parameter din871_WIDTH bound to: 8 - type: integer 
	Parameter din872_WIDTH bound to: 8 - type: integer 
	Parameter din873_WIDTH bound to: 8 - type: integer 
	Parameter din874_WIDTH bound to: 8 - type: integer 
	Parameter din875_WIDTH bound to: 8 - type: integer 
	Parameter din876_WIDTH bound to: 8 - type: integer 
	Parameter din877_WIDTH bound to: 8 - type: integer 
	Parameter din878_WIDTH bound to: 8 - type: integer 
	Parameter din879_WIDTH bound to: 8 - type: integer 
	Parameter din880_WIDTH bound to: 8 - type: integer 
	Parameter din881_WIDTH bound to: 8 - type: integer 
	Parameter din882_WIDTH bound to: 8 - type: integer 
	Parameter din883_WIDTH bound to: 8 - type: integer 
	Parameter din884_WIDTH bound to: 8 - type: integer 
	Parameter din885_WIDTH bound to: 8 - type: integer 
	Parameter din886_WIDTH bound to: 8 - type: integer 
	Parameter din887_WIDTH bound to: 8 - type: integer 
	Parameter din888_WIDTH bound to: 8 - type: integer 
	Parameter din889_WIDTH bound to: 8 - type: integer 
	Parameter din890_WIDTH bound to: 8 - type: integer 
	Parameter din891_WIDTH bound to: 8 - type: integer 
	Parameter din892_WIDTH bound to: 8 - type: integer 
	Parameter din893_WIDTH bound to: 8 - type: integer 
	Parameter din894_WIDTH bound to: 8 - type: integer 
	Parameter din895_WIDTH bound to: 8 - type: integer 
	Parameter din896_WIDTH bound to: 8 - type: integer 
	Parameter din897_WIDTH bound to: 8 - type: integer 
	Parameter din898_WIDTH bound to: 8 - type: integer 
	Parameter din899_WIDTH bound to: 8 - type: integer 
	Parameter din900_WIDTH bound to: 8 - type: integer 
	Parameter din901_WIDTH bound to: 8 - type: integer 
	Parameter din902_WIDTH bound to: 8 - type: integer 
	Parameter din903_WIDTH bound to: 8 - type: integer 
	Parameter din904_WIDTH bound to: 8 - type: integer 
	Parameter din905_WIDTH bound to: 8 - type: integer 
	Parameter din906_WIDTH bound to: 8 - type: integer 
	Parameter din907_WIDTH bound to: 8 - type: integer 
	Parameter din908_WIDTH bound to: 8 - type: integer 
	Parameter din909_WIDTH bound to: 8 - type: integer 
	Parameter din910_WIDTH bound to: 8 - type: integer 
	Parameter din911_WIDTH bound to: 8 - type: integer 
	Parameter din912_WIDTH bound to: 8 - type: integer 
	Parameter din913_WIDTH bound to: 8 - type: integer 
	Parameter din914_WIDTH bound to: 8 - type: integer 
	Parameter din915_WIDTH bound to: 8 - type: integer 
	Parameter din916_WIDTH bound to: 8 - type: integer 
	Parameter din917_WIDTH bound to: 8 - type: integer 
	Parameter din918_WIDTH bound to: 8 - type: integer 
	Parameter din919_WIDTH bound to: 8 - type: integer 
	Parameter din920_WIDTH bound to: 8 - type: integer 
	Parameter din921_WIDTH bound to: 8 - type: integer 
	Parameter din922_WIDTH bound to: 8 - type: integer 
	Parameter din923_WIDTH bound to: 8 - type: integer 
	Parameter din924_WIDTH bound to: 8 - type: integer 
	Parameter din925_WIDTH bound to: 8 - type: integer 
	Parameter din926_WIDTH bound to: 8 - type: integer 
	Parameter din927_WIDTH bound to: 8 - type: integer 
	Parameter din928_WIDTH bound to: 8 - type: integer 
	Parameter din929_WIDTH bound to: 8 - type: integer 
	Parameter din930_WIDTH bound to: 8 - type: integer 
	Parameter din931_WIDTH bound to: 8 - type: integer 
	Parameter din932_WIDTH bound to: 8 - type: integer 
	Parameter din933_WIDTH bound to: 8 - type: integer 
	Parameter din934_WIDTH bound to: 8 - type: integer 
	Parameter din935_WIDTH bound to: 8 - type: integer 
	Parameter din936_WIDTH bound to: 8 - type: integer 
	Parameter din937_WIDTH bound to: 8 - type: integer 
	Parameter din938_WIDTH bound to: 8 - type: integer 
	Parameter din939_WIDTH bound to: 8 - type: integer 
	Parameter din940_WIDTH bound to: 8 - type: integer 
	Parameter din941_WIDTH bound to: 8 - type: integer 
	Parameter din942_WIDTH bound to: 8 - type: integer 
	Parameter din943_WIDTH bound to: 8 - type: integer 
	Parameter din944_WIDTH bound to: 8 - type: integer 
	Parameter din945_WIDTH bound to: 8 - type: integer 
	Parameter din946_WIDTH bound to: 8 - type: integer 
	Parameter din947_WIDTH bound to: 8 - type: integer 
	Parameter din948_WIDTH bound to: 8 - type: integer 
	Parameter din949_WIDTH bound to: 8 - type: integer 
	Parameter din950_WIDTH bound to: 8 - type: integer 
	Parameter din951_WIDTH bound to: 8 - type: integer 
	Parameter din952_WIDTH bound to: 8 - type: integer 
	Parameter din953_WIDTH bound to: 8 - type: integer 
	Parameter din954_WIDTH bound to: 8 - type: integer 
	Parameter din955_WIDTH bound to: 8 - type: integer 
	Parameter din956_WIDTH bound to: 8 - type: integer 
	Parameter din957_WIDTH bound to: 8 - type: integer 
	Parameter din958_WIDTH bound to: 8 - type: integer 
	Parameter din959_WIDTH bound to: 8 - type: integer 
	Parameter din960_WIDTH bound to: 8 - type: integer 
	Parameter din961_WIDTH bound to: 8 - type: integer 
	Parameter din962_WIDTH bound to: 8 - type: integer 
	Parameter din963_WIDTH bound to: 8 - type: integer 
	Parameter din964_WIDTH bound to: 8 - type: integer 
	Parameter din965_WIDTH bound to: 8 - type: integer 
	Parameter din966_WIDTH bound to: 8 - type: integer 
	Parameter din967_WIDTH bound to: 8 - type: integer 
	Parameter din968_WIDTH bound to: 8 - type: integer 
	Parameter din969_WIDTH bound to: 8 - type: integer 
	Parameter din970_WIDTH bound to: 8 - type: integer 
	Parameter din971_WIDTH bound to: 8 - type: integer 
	Parameter din972_WIDTH bound to: 8 - type: integer 
	Parameter din973_WIDTH bound to: 8 - type: integer 
	Parameter din974_WIDTH bound to: 8 - type: integer 
	Parameter din975_WIDTH bound to: 8 - type: integer 
	Parameter din976_WIDTH bound to: 8 - type: integer 
	Parameter din977_WIDTH bound to: 8 - type: integer 
	Parameter din978_WIDTH bound to: 8 - type: integer 
	Parameter din979_WIDTH bound to: 8 - type: integer 
	Parameter din980_WIDTH bound to: 8 - type: integer 
	Parameter din981_WIDTH bound to: 8 - type: integer 
	Parameter din982_WIDTH bound to: 8 - type: integer 
	Parameter din983_WIDTH bound to: 8 - type: integer 
	Parameter din984_WIDTH bound to: 8 - type: integer 
	Parameter din985_WIDTH bound to: 8 - type: integer 
	Parameter din986_WIDTH bound to: 8 - type: integer 
	Parameter din987_WIDTH bound to: 8 - type: integer 
	Parameter din988_WIDTH bound to: 8 - type: integer 
	Parameter din989_WIDTH bound to: 8 - type: integer 
	Parameter din990_WIDTH bound to: 8 - type: integer 
	Parameter din991_WIDTH bound to: 8 - type: integer 
	Parameter din992_WIDTH bound to: 8 - type: integer 
	Parameter din993_WIDTH bound to: 8 - type: integer 
	Parameter din994_WIDTH bound to: 8 - type: integer 
	Parameter din995_WIDTH bound to: 8 - type: integer 
	Parameter din996_WIDTH bound to: 8 - type: integer 
	Parameter din997_WIDTH bound to: 8 - type: integer 
	Parameter din998_WIDTH bound to: 8 - type: integer 
	Parameter din999_WIDTH bound to: 8 - type: integer 
	Parameter din1000_WIDTH bound to: 8 - type: integer 
	Parameter din1001_WIDTH bound to: 8 - type: integer 
	Parameter din1002_WIDTH bound to: 8 - type: integer 
	Parameter din1003_WIDTH bound to: 8 - type: integer 
	Parameter din1004_WIDTH bound to: 8 - type: integer 
	Parameter din1005_WIDTH bound to: 8 - type: integer 
	Parameter din1006_WIDTH bound to: 8 - type: integer 
	Parameter din1007_WIDTH bound to: 8 - type: integer 
	Parameter din1008_WIDTH bound to: 8 - type: integer 
	Parameter din1009_WIDTH bound to: 8 - type: integer 
	Parameter din1010_WIDTH bound to: 8 - type: integer 
	Parameter din1011_WIDTH bound to: 8 - type: integer 
	Parameter din1012_WIDTH bound to: 8 - type: integer 
	Parameter din1013_WIDTH bound to: 8 - type: integer 
	Parameter din1014_WIDTH bound to: 8 - type: integer 
	Parameter din1015_WIDTH bound to: 8 - type: integer 
	Parameter din1016_WIDTH bound to: 8 - type: integer 
	Parameter din1017_WIDTH bound to: 8 - type: integer 
	Parameter din1018_WIDTH bound to: 8 - type: integer 
	Parameter din1019_WIDTH bound to: 8 - type: integer 
	Parameter din1020_WIDTH bound to: 8 - type: integer 
	Parameter din1021_WIDTH bound to: 8 - type: integer 
	Parameter din1022_WIDTH bound to: 8 - type: integer 
	Parameter din1023_WIDTH bound to: 8 - type: integer 
	Parameter din1024_WIDTH bound to: 8 - type: integer 
	Parameter din1025_WIDTH bound to: 8 - type: integer 
	Parameter din1026_WIDTH bound to: 8 - type: integer 
	Parameter din1027_WIDTH bound to: 8 - type: integer 
	Parameter din1028_WIDTH bound to: 8 - type: integer 
	Parameter din1029_WIDTH bound to: 8 - type: integer 
	Parameter din1030_WIDTH bound to: 8 - type: integer 
	Parameter din1031_WIDTH bound to: 8 - type: integer 
	Parameter din1032_WIDTH bound to: 8 - type: integer 
	Parameter din1033_WIDTH bound to: 8 - type: integer 
	Parameter din1034_WIDTH bound to: 8 - type: integer 
	Parameter din1035_WIDTH bound to: 8 - type: integer 
	Parameter din1036_WIDTH bound to: 8 - type: integer 
	Parameter din1037_WIDTH bound to: 8 - type: integer 
	Parameter din1038_WIDTH bound to: 8 - type: integer 
	Parameter din1039_WIDTH bound to: 8 - type: integer 
	Parameter din1040_WIDTH bound to: 8 - type: integer 
	Parameter din1041_WIDTH bound to: 8 - type: integer 
	Parameter din1042_WIDTH bound to: 8 - type: integer 
	Parameter din1043_WIDTH bound to: 8 - type: integer 
	Parameter din1044_WIDTH bound to: 8 - type: integer 
	Parameter din1045_WIDTH bound to: 8 - type: integer 
	Parameter din1046_WIDTH bound to: 8 - type: integer 
	Parameter din1047_WIDTH bound to: 8 - type: integer 
	Parameter din1048_WIDTH bound to: 8 - type: integer 
	Parameter din1049_WIDTH bound to: 8 - type: integer 
	Parameter din1050_WIDTH bound to: 8 - type: integer 
	Parameter din1051_WIDTH bound to: 8 - type: integer 
	Parameter din1052_WIDTH bound to: 8 - type: integer 
	Parameter din1053_WIDTH bound to: 8 - type: integer 
	Parameter din1054_WIDTH bound to: 8 - type: integer 
	Parameter din1055_WIDTH bound to: 8 - type: integer 
	Parameter din1056_WIDTH bound to: 8 - type: integer 
	Parameter din1057_WIDTH bound to: 8 - type: integer 
	Parameter din1058_WIDTH bound to: 8 - type: integer 
	Parameter din1059_WIDTH bound to: 8 - type: integer 
	Parameter din1060_WIDTH bound to: 8 - type: integer 
	Parameter din1061_WIDTH bound to: 8 - type: integer 
	Parameter din1062_WIDTH bound to: 8 - type: integer 
	Parameter din1063_WIDTH bound to: 8 - type: integer 
	Parameter din1064_WIDTH bound to: 8 - type: integer 
	Parameter din1065_WIDTH bound to: 8 - type: integer 
	Parameter din1066_WIDTH bound to: 8 - type: integer 
	Parameter din1067_WIDTH bound to: 8 - type: integer 
	Parameter din1068_WIDTH bound to: 8 - type: integer 
	Parameter din1069_WIDTH bound to: 8 - type: integer 
	Parameter din1070_WIDTH bound to: 8 - type: integer 
	Parameter din1071_WIDTH bound to: 8 - type: integer 
	Parameter din1072_WIDTH bound to: 8 - type: integer 
	Parameter din1073_WIDTH bound to: 8 - type: integer 
	Parameter din1074_WIDTH bound to: 8 - type: integer 
	Parameter din1075_WIDTH bound to: 8 - type: integer 
	Parameter din1076_WIDTH bound to: 8 - type: integer 
	Parameter din1077_WIDTH bound to: 8 - type: integer 
	Parameter din1078_WIDTH bound to: 8 - type: integer 
	Parameter din1079_WIDTH bound to: 8 - type: integer 
	Parameter din1080_WIDTH bound to: 8 - type: integer 
	Parameter din1081_WIDTH bound to: 8 - type: integer 
	Parameter din1082_WIDTH bound to: 8 - type: integer 
	Parameter din1083_WIDTH bound to: 8 - type: integer 
	Parameter din1084_WIDTH bound to: 8 - type: integer 
	Parameter din1085_WIDTH bound to: 8 - type: integer 
	Parameter din1086_WIDTH bound to: 8 - type: integer 
	Parameter din1087_WIDTH bound to: 8 - type: integer 
	Parameter din1088_WIDTH bound to: 8 - type: integer 
	Parameter din1089_WIDTH bound to: 8 - type: integer 
	Parameter din1090_WIDTH bound to: 8 - type: integer 
	Parameter din1091_WIDTH bound to: 8 - type: integer 
	Parameter din1092_WIDTH bound to: 8 - type: integer 
	Parameter din1093_WIDTH bound to: 8 - type: integer 
	Parameter din1094_WIDTH bound to: 8 - type: integer 
	Parameter din1095_WIDTH bound to: 8 - type: integer 
	Parameter din1096_WIDTH bound to: 8 - type: integer 
	Parameter din1097_WIDTH bound to: 8 - type: integer 
	Parameter din1098_WIDTH bound to: 8 - type: integer 
	Parameter din1099_WIDTH bound to: 8 - type: integer 
	Parameter din1100_WIDTH bound to: 8 - type: integer 
	Parameter din1101_WIDTH bound to: 8 - type: integer 
	Parameter din1102_WIDTH bound to: 8 - type: integer 
	Parameter din1103_WIDTH bound to: 8 - type: integer 
	Parameter din1104_WIDTH bound to: 8 - type: integer 
	Parameter din1105_WIDTH bound to: 8 - type: integer 
	Parameter din1106_WIDTH bound to: 8 - type: integer 
	Parameter din1107_WIDTH bound to: 8 - type: integer 
	Parameter din1108_WIDTH bound to: 8 - type: integer 
	Parameter din1109_WIDTH bound to: 8 - type: integer 
	Parameter din1110_WIDTH bound to: 8 - type: integer 
	Parameter din1111_WIDTH bound to: 8 - type: integer 
	Parameter din1112_WIDTH bound to: 8 - type: integer 
	Parameter din1113_WIDTH bound to: 8 - type: integer 
	Parameter din1114_WIDTH bound to: 8 - type: integer 
	Parameter din1115_WIDTH bound to: 8 - type: integer 
	Parameter din1116_WIDTH bound to: 8 - type: integer 
	Parameter din1117_WIDTH bound to: 8 - type: integer 
	Parameter din1118_WIDTH bound to: 8 - type: integer 
	Parameter din1119_WIDTH bound to: 8 - type: integer 
	Parameter din1120_WIDTH bound to: 8 - type: integer 
	Parameter din1121_WIDTH bound to: 8 - type: integer 
	Parameter din1122_WIDTH bound to: 8 - type: integer 
	Parameter din1123_WIDTH bound to: 8 - type: integer 
	Parameter din1124_WIDTH bound to: 8 - type: integer 
	Parameter din1125_WIDTH bound to: 8 - type: integer 
	Parameter din1126_WIDTH bound to: 8 - type: integer 
	Parameter din1127_WIDTH bound to: 8 - type: integer 
	Parameter din1128_WIDTH bound to: 8 - type: integer 
	Parameter din1129_WIDTH bound to: 8 - type: integer 
	Parameter din1130_WIDTH bound to: 8 - type: integer 
	Parameter din1131_WIDTH bound to: 8 - type: integer 
	Parameter din1132_WIDTH bound to: 8 - type: integer 
	Parameter din1133_WIDTH bound to: 8 - type: integer 
	Parameter din1134_WIDTH bound to: 8 - type: integer 
	Parameter din1135_WIDTH bound to: 8 - type: integer 
	Parameter din1136_WIDTH bound to: 8 - type: integer 
	Parameter din1137_WIDTH bound to: 8 - type: integer 
	Parameter din1138_WIDTH bound to: 8 - type: integer 
	Parameter din1139_WIDTH bound to: 8 - type: integer 
	Parameter din1140_WIDTH bound to: 8 - type: integer 
	Parameter din1141_WIDTH bound to: 8 - type: integer 
	Parameter din1142_WIDTH bound to: 8 - type: integer 
	Parameter din1143_WIDTH bound to: 8 - type: integer 
	Parameter din1144_WIDTH bound to: 8 - type: integer 
	Parameter din1145_WIDTH bound to: 8 - type: integer 
	Parameter din1146_WIDTH bound to: 8 - type: integer 
	Parameter din1147_WIDTH bound to: 8 - type: integer 
	Parameter din1148_WIDTH bound to: 8 - type: integer 
	Parameter din1149_WIDTH bound to: 8 - type: integer 
	Parameter din1150_WIDTH bound to: 8 - type: integer 
	Parameter din1151_WIDTH bound to: 8 - type: integer 
	Parameter din1152_WIDTH bound to: 8 - type: integer 
	Parameter din1153_WIDTH bound to: 8 - type: integer 
	Parameter din1154_WIDTH bound to: 8 - type: integer 
	Parameter din1155_WIDTH bound to: 8 - type: integer 
	Parameter din1156_WIDTH bound to: 8 - type: integer 
	Parameter din1157_WIDTH bound to: 8 - type: integer 
	Parameter din1158_WIDTH bound to: 8 - type: integer 
	Parameter din1159_WIDTH bound to: 8 - type: integer 
	Parameter din1160_WIDTH bound to: 8 - type: integer 
	Parameter din1161_WIDTH bound to: 8 - type: integer 
	Parameter din1162_WIDTH bound to: 8 - type: integer 
	Parameter din1163_WIDTH bound to: 8 - type: integer 
	Parameter din1164_WIDTH bound to: 8 - type: integer 
	Parameter din1165_WIDTH bound to: 8 - type: integer 
	Parameter din1166_WIDTH bound to: 8 - type: integer 
	Parameter din1167_WIDTH bound to: 8 - type: integer 
	Parameter din1168_WIDTH bound to: 8 - type: integer 
	Parameter din1169_WIDTH bound to: 8 - type: integer 
	Parameter din1170_WIDTH bound to: 8 - type: integer 
	Parameter din1171_WIDTH bound to: 8 - type: integer 
	Parameter din1172_WIDTH bound to: 8 - type: integer 
	Parameter din1173_WIDTH bound to: 8 - type: integer 
	Parameter din1174_WIDTH bound to: 8 - type: integer 
	Parameter din1175_WIDTH bound to: 8 - type: integer 
	Parameter din1176_WIDTH bound to: 8 - type: integer 
	Parameter din1177_WIDTH bound to: 8 - type: integer 
	Parameter din1178_WIDTH bound to: 8 - type: integer 
	Parameter din1179_WIDTH bound to: 8 - type: integer 
	Parameter din1180_WIDTH bound to: 8 - type: integer 
	Parameter din1181_WIDTH bound to: 8 - type: integer 
	Parameter din1182_WIDTH bound to: 8 - type: integer 
	Parameter din1183_WIDTH bound to: 8 - type: integer 
	Parameter din1184_WIDTH bound to: 8 - type: integer 
	Parameter din1185_WIDTH bound to: 8 - type: integer 
	Parameter din1186_WIDTH bound to: 8 - type: integer 
	Parameter din1187_WIDTH bound to: 8 - type: integer 
	Parameter din1188_WIDTH bound to: 8 - type: integer 
	Parameter din1189_WIDTH bound to: 8 - type: integer 
	Parameter din1190_WIDTH bound to: 8 - type: integer 
	Parameter din1191_WIDTH bound to: 8 - type: integer 
	Parameter din1192_WIDTH bound to: 8 - type: integer 
	Parameter din1193_WIDTH bound to: 8 - type: integer 
	Parameter din1194_WIDTH bound to: 8 - type: integer 
	Parameter din1195_WIDTH bound to: 8 - type: integer 
	Parameter din1196_WIDTH bound to: 8 - type: integer 
	Parameter din1197_WIDTH bound to: 8 - type: integer 
	Parameter din1198_WIDTH bound to: 8 - type: integer 
	Parameter din1199_WIDTH bound to: 8 - type: integer 
	Parameter din1200_WIDTH bound to: 8 - type: integer 
	Parameter din1201_WIDTH bound to: 8 - type: integer 
	Parameter din1202_WIDTH bound to: 8 - type: integer 
	Parameter din1203_WIDTH bound to: 8 - type: integer 
	Parameter din1204_WIDTH bound to: 8 - type: integer 
	Parameter din1205_WIDTH bound to: 8 - type: integer 
	Parameter din1206_WIDTH bound to: 8 - type: integer 
	Parameter din1207_WIDTH bound to: 8 - type: integer 
	Parameter din1208_WIDTH bound to: 8 - type: integer 
	Parameter din1209_WIDTH bound to: 8 - type: integer 
	Parameter din1210_WIDTH bound to: 8 - type: integer 
	Parameter din1211_WIDTH bound to: 8 - type: integer 
	Parameter din1212_WIDTH bound to: 8 - type: integer 
	Parameter din1213_WIDTH bound to: 8 - type: integer 
	Parameter din1214_WIDTH bound to: 8 - type: integer 
	Parameter din1215_WIDTH bound to: 8 - type: integer 
	Parameter din1216_WIDTH bound to: 8 - type: integer 
	Parameter din1217_WIDTH bound to: 8 - type: integer 
	Parameter din1218_WIDTH bound to: 8 - type: integer 
	Parameter din1219_WIDTH bound to: 8 - type: integer 
	Parameter din1220_WIDTH bound to: 8 - type: integer 
	Parameter din1221_WIDTH bound to: 8 - type: integer 
	Parameter din1222_WIDTH bound to: 8 - type: integer 
	Parameter din1223_WIDTH bound to: 8 - type: integer 
	Parameter din1224_WIDTH bound to: 8 - type: integer 
	Parameter din1225_WIDTH bound to: 8 - type: integer 
	Parameter din1226_WIDTH bound to: 8 - type: integer 
	Parameter din1227_WIDTH bound to: 8 - type: integer 
	Parameter din1228_WIDTH bound to: 8 - type: integer 
	Parameter din1229_WIDTH bound to: 8 - type: integer 
	Parameter din1230_WIDTH bound to: 8 - type: integer 
	Parameter din1231_WIDTH bound to: 8 - type: integer 
	Parameter din1232_WIDTH bound to: 8 - type: integer 
	Parameter din1233_WIDTH bound to: 8 - type: integer 
	Parameter din1234_WIDTH bound to: 8 - type: integer 
	Parameter din1235_WIDTH bound to: 8 - type: integer 
	Parameter din1236_WIDTH bound to: 8 - type: integer 
	Parameter din1237_WIDTH bound to: 8 - type: integer 
	Parameter din1238_WIDTH bound to: 8 - type: integer 
	Parameter din1239_WIDTH bound to: 8 - type: integer 
	Parameter din1240_WIDTH bound to: 8 - type: integer 
	Parameter din1241_WIDTH bound to: 8 - type: integer 
	Parameter din1242_WIDTH bound to: 8 - type: integer 
	Parameter din1243_WIDTH bound to: 8 - type: integer 
	Parameter din1244_WIDTH bound to: 8 - type: integer 
	Parameter din1245_WIDTH bound to: 8 - type: integer 
	Parameter din1246_WIDTH bound to: 8 - type: integer 
	Parameter din1247_WIDTH bound to: 8 - type: integer 
	Parameter din1248_WIDTH bound to: 8 - type: integer 
	Parameter din1249_WIDTH bound to: 8 - type: integer 
	Parameter din1250_WIDTH bound to: 8 - type: integer 
	Parameter din1251_WIDTH bound to: 8 - type: integer 
	Parameter din1252_WIDTH bound to: 8 - type: integer 
	Parameter din1253_WIDTH bound to: 8 - type: integer 
	Parameter din1254_WIDTH bound to: 8 - type: integer 
	Parameter din1255_WIDTH bound to: 8 - type: integer 
	Parameter din1256_WIDTH bound to: 8 - type: integer 
	Parameter din1257_WIDTH bound to: 8 - type: integer 
	Parameter din1258_WIDTH bound to: 8 - type: integer 
	Parameter din1259_WIDTH bound to: 8 - type: integer 
	Parameter din1260_WIDTH bound to: 8 - type: integer 
	Parameter din1261_WIDTH bound to: 8 - type: integer 
	Parameter din1262_WIDTH bound to: 8 - type: integer 
	Parameter din1263_WIDTH bound to: 8 - type: integer 
	Parameter din1264_WIDTH bound to: 8 - type: integer 
	Parameter din1265_WIDTH bound to: 8 - type: integer 
	Parameter din1266_WIDTH bound to: 8 - type: integer 
	Parameter din1267_WIDTH bound to: 8 - type: integer 
	Parameter din1268_WIDTH bound to: 8 - type: integer 
	Parameter din1269_WIDTH bound to: 8 - type: integer 
	Parameter din1270_WIDTH bound to: 8 - type: integer 
	Parameter din1271_WIDTH bound to: 8 - type: integer 
	Parameter din1272_WIDTH bound to: 8 - type: integer 
	Parameter din1273_WIDTH bound to: 8 - type: integer 
	Parameter din1274_WIDTH bound to: 8 - type: integer 
	Parameter din1275_WIDTH bound to: 8 - type: integer 
	Parameter din1276_WIDTH bound to: 8 - type: integer 
	Parameter din1277_WIDTH bound to: 8 - type: integer 
	Parameter din1278_WIDTH bound to: 8 - type: integer 
	Parameter din1279_WIDTH bound to: 8 - type: integer 
	Parameter din1280_WIDTH bound to: 8 - type: integer 
	Parameter din1281_WIDTH bound to: 8 - type: integer 
	Parameter din1282_WIDTH bound to: 8 - type: integer 
	Parameter din1283_WIDTH bound to: 8 - type: integer 
	Parameter din1284_WIDTH bound to: 8 - type: integer 
	Parameter din1285_WIDTH bound to: 8 - type: integer 
	Parameter din1286_WIDTH bound to: 8 - type: integer 
	Parameter din1287_WIDTH bound to: 8 - type: integer 
	Parameter din1288_WIDTH bound to: 8 - type: integer 
	Parameter din1289_WIDTH bound to: 8 - type: integer 
	Parameter din1290_WIDTH bound to: 8 - type: integer 
	Parameter din1291_WIDTH bound to: 8 - type: integer 
	Parameter din1292_WIDTH bound to: 8 - type: integer 
	Parameter din1293_WIDTH bound to: 8 - type: integer 
	Parameter din1294_WIDTH bound to: 8 - type: integer 
	Parameter din1295_WIDTH bound to: 8 - type: integer 
	Parameter din1296_WIDTH bound to: 8 - type: integer 
	Parameter din1297_WIDTH bound to: 8 - type: integer 
	Parameter din1298_WIDTH bound to: 8 - type: integer 
	Parameter din1299_WIDTH bound to: 8 - type: integer 
	Parameter din1300_WIDTH bound to: 8 - type: integer 
	Parameter din1301_WIDTH bound to: 8 - type: integer 
	Parameter din1302_WIDTH bound to: 8 - type: integer 
	Parameter din1303_WIDTH bound to: 8 - type: integer 
	Parameter din1304_WIDTH bound to: 8 - type: integer 
	Parameter din1305_WIDTH bound to: 8 - type: integer 
	Parameter din1306_WIDTH bound to: 8 - type: integer 
	Parameter din1307_WIDTH bound to: 8 - type: integer 
	Parameter din1308_WIDTH bound to: 8 - type: integer 
	Parameter din1309_WIDTH bound to: 8 - type: integer 
	Parameter din1310_WIDTH bound to: 8 - type: integer 
	Parameter din1311_WIDTH bound to: 8 - type: integer 
	Parameter din1312_WIDTH bound to: 8 - type: integer 
	Parameter din1313_WIDTH bound to: 8 - type: integer 
	Parameter din1314_WIDTH bound to: 8 - type: integer 
	Parameter din1315_WIDTH bound to: 8 - type: integer 
	Parameter din1316_WIDTH bound to: 8 - type: integer 
	Parameter din1317_WIDTH bound to: 8 - type: integer 
	Parameter din1318_WIDTH bound to: 8 - type: integer 
	Parameter din1319_WIDTH bound to: 8 - type: integer 
	Parameter din1320_WIDTH bound to: 8 - type: integer 
	Parameter din1321_WIDTH bound to: 8 - type: integer 
	Parameter din1322_WIDTH bound to: 8 - type: integer 
	Parameter din1323_WIDTH bound to: 8 - type: integer 
	Parameter din1324_WIDTH bound to: 8 - type: integer 
	Parameter din1325_WIDTH bound to: 8 - type: integer 
	Parameter din1326_WIDTH bound to: 8 - type: integer 
	Parameter din1327_WIDTH bound to: 8 - type: integer 
	Parameter din1328_WIDTH bound to: 8 - type: integer 
	Parameter din1329_WIDTH bound to: 8 - type: integer 
	Parameter din1330_WIDTH bound to: 8 - type: integer 
	Parameter din1331_WIDTH bound to: 8 - type: integer 
	Parameter din1332_WIDTH bound to: 8 - type: integer 
	Parameter din1333_WIDTH bound to: 8 - type: integer 
	Parameter din1334_WIDTH bound to: 8 - type: integer 
	Parameter din1335_WIDTH bound to: 8 - type: integer 
	Parameter din1336_WIDTH bound to: 8 - type: integer 
	Parameter din1337_WIDTH bound to: 8 - type: integer 
	Parameter din1338_WIDTH bound to: 8 - type: integer 
	Parameter din1339_WIDTH bound to: 8 - type: integer 
	Parameter din1340_WIDTH bound to: 8 - type: integer 
	Parameter din1341_WIDTH bound to: 8 - type: integer 
	Parameter din1342_WIDTH bound to: 8 - type: integer 
	Parameter din1343_WIDTH bound to: 8 - type: integer 
	Parameter din1344_WIDTH bound to: 8 - type: integer 
	Parameter din1345_WIDTH bound to: 8 - type: integer 
	Parameter din1346_WIDTH bound to: 8 - type: integer 
	Parameter din1347_WIDTH bound to: 8 - type: integer 
	Parameter din1348_WIDTH bound to: 8 - type: integer 
	Parameter din1349_WIDTH bound to: 8 - type: integer 
	Parameter din1350_WIDTH bound to: 8 - type: integer 
	Parameter din1351_WIDTH bound to: 8 - type: integer 
	Parameter din1352_WIDTH bound to: 8 - type: integer 
	Parameter din1353_WIDTH bound to: 8 - type: integer 
	Parameter din1354_WIDTH bound to: 8 - type: integer 
	Parameter din1355_WIDTH bound to: 8 - type: integer 
	Parameter din1356_WIDTH bound to: 8 - type: integer 
	Parameter din1357_WIDTH bound to: 8 - type: integer 
	Parameter din1358_WIDTH bound to: 8 - type: integer 
	Parameter din1359_WIDTH bound to: 8 - type: integer 
	Parameter din1360_WIDTH bound to: 8 - type: integer 
	Parameter din1361_WIDTH bound to: 8 - type: integer 
	Parameter din1362_WIDTH bound to: 8 - type: integer 
	Parameter din1363_WIDTH bound to: 8 - type: integer 
	Parameter din1364_WIDTH bound to: 8 - type: integer 
	Parameter din1365_WIDTH bound to: 8 - type: integer 
	Parameter din1366_WIDTH bound to: 8 - type: integer 
	Parameter din1367_WIDTH bound to: 8 - type: integer 
	Parameter din1368_WIDTH bound to: 8 - type: integer 
	Parameter din1369_WIDTH bound to: 8 - type: integer 
	Parameter din1370_WIDTH bound to: 8 - type: integer 
	Parameter din1371_WIDTH bound to: 8 - type: integer 
	Parameter din1372_WIDTH bound to: 8 - type: integer 
	Parameter din1373_WIDTH bound to: 8 - type: integer 
	Parameter din1374_WIDTH bound to: 8 - type: integer 
	Parameter din1375_WIDTH bound to: 8 - type: integer 
	Parameter din1376_WIDTH bound to: 8 - type: integer 
	Parameter din1377_WIDTH bound to: 8 - type: integer 
	Parameter din1378_WIDTH bound to: 8 - type: integer 
	Parameter din1379_WIDTH bound to: 8 - type: integer 
	Parameter din1380_WIDTH bound to: 8 - type: integer 
	Parameter din1381_WIDTH bound to: 8 - type: integer 
	Parameter din1382_WIDTH bound to: 8 - type: integer 
	Parameter din1383_WIDTH bound to: 8 - type: integer 
	Parameter din1384_WIDTH bound to: 8 - type: integer 
	Parameter din1385_WIDTH bound to: 8 - type: integer 
	Parameter din1386_WIDTH bound to: 8 - type: integer 
	Parameter din1387_WIDTH bound to: 8 - type: integer 
	Parameter din1388_WIDTH bound to: 8 - type: integer 
	Parameter din1389_WIDTH bound to: 8 - type: integer 
	Parameter din1390_WIDTH bound to: 8 - type: integer 
	Parameter din1391_WIDTH bound to: 8 - type: integer 
	Parameter din1392_WIDTH bound to: 8 - type: integer 
	Parameter din1393_WIDTH bound to: 8 - type: integer 
	Parameter din1394_WIDTH bound to: 8 - type: integer 
	Parameter din1395_WIDTH bound to: 8 - type: integer 
	Parameter din1396_WIDTH bound to: 8 - type: integer 
	Parameter din1397_WIDTH bound to: 8 - type: integer 
	Parameter din1398_WIDTH bound to: 8 - type: integer 
	Parameter din1399_WIDTH bound to: 8 - type: integer 
	Parameter din1400_WIDTH bound to: 8 - type: integer 
	Parameter din1401_WIDTH bound to: 8 - type: integer 
	Parameter din1402_WIDTH bound to: 8 - type: integer 
	Parameter din1403_WIDTH bound to: 8 - type: integer 
	Parameter din1404_WIDTH bound to: 8 - type: integer 
	Parameter din1405_WIDTH bound to: 8 - type: integer 
	Parameter din1406_WIDTH bound to: 8 - type: integer 
	Parameter din1407_WIDTH bound to: 8 - type: integer 
	Parameter din1408_WIDTH bound to: 8 - type: integer 
	Parameter din1409_WIDTH bound to: 8 - type: integer 
	Parameter din1410_WIDTH bound to: 8 - type: integer 
	Parameter din1411_WIDTH bound to: 8 - type: integer 
	Parameter din1412_WIDTH bound to: 8 - type: integer 
	Parameter din1413_WIDTH bound to: 8 - type: integer 
	Parameter din1414_WIDTH bound to: 8 - type: integer 
	Parameter din1415_WIDTH bound to: 8 - type: integer 
	Parameter din1416_WIDTH bound to: 8 - type: integer 
	Parameter din1417_WIDTH bound to: 8 - type: integer 
	Parameter din1418_WIDTH bound to: 8 - type: integer 
	Parameter din1419_WIDTH bound to: 8 - type: integer 
	Parameter din1420_WIDTH bound to: 8 - type: integer 
	Parameter din1421_WIDTH bound to: 8 - type: integer 
	Parameter din1422_WIDTH bound to: 8 - type: integer 
	Parameter din1423_WIDTH bound to: 8 - type: integer 
	Parameter din1424_WIDTH bound to: 8 - type: integer 
	Parameter din1425_WIDTH bound to: 8 - type: integer 
	Parameter din1426_WIDTH bound to: 8 - type: integer 
	Parameter din1427_WIDTH bound to: 8 - type: integer 
	Parameter din1428_WIDTH bound to: 8 - type: integer 
	Parameter din1429_WIDTH bound to: 8 - type: integer 
	Parameter din1430_WIDTH bound to: 8 - type: integer 
	Parameter din1431_WIDTH bound to: 8 - type: integer 
	Parameter din1432_WIDTH bound to: 8 - type: integer 
	Parameter din1433_WIDTH bound to: 8 - type: integer 
	Parameter din1434_WIDTH bound to: 8 - type: integer 
	Parameter din1435_WIDTH bound to: 8 - type: integer 
	Parameter din1436_WIDTH bound to: 8 - type: integer 
	Parameter din1437_WIDTH bound to: 8 - type: integer 
	Parameter din1438_WIDTH bound to: 8 - type: integer 
	Parameter din1439_WIDTH bound to: 8 - type: integer 
	Parameter din1440_WIDTH bound to: 8 - type: integer 
	Parameter din1441_WIDTH bound to: 8 - type: integer 
	Parameter din1442_WIDTH bound to: 8 - type: integer 
	Parameter din1443_WIDTH bound to: 8 - type: integer 
	Parameter din1444_WIDTH bound to: 8 - type: integer 
	Parameter din1445_WIDTH bound to: 8 - type: integer 
	Parameter din1446_WIDTH bound to: 8 - type: integer 
	Parameter din1447_WIDTH bound to: 8 - type: integer 
	Parameter din1448_WIDTH bound to: 8 - type: integer 
	Parameter din1449_WIDTH bound to: 8 - type: integer 
	Parameter din1450_WIDTH bound to: 8 - type: integer 
	Parameter din1451_WIDTH bound to: 8 - type: integer 
	Parameter din1452_WIDTH bound to: 8 - type: integer 
	Parameter din1453_WIDTH bound to: 8 - type: integer 
	Parameter din1454_WIDTH bound to: 8 - type: integer 
	Parameter din1455_WIDTH bound to: 8 - type: integer 
	Parameter din1456_WIDTH bound to: 8 - type: integer 
	Parameter din1457_WIDTH bound to: 8 - type: integer 
	Parameter din1458_WIDTH bound to: 8 - type: integer 
	Parameter din1459_WIDTH bound to: 8 - type: integer 
	Parameter din1460_WIDTH bound to: 8 - type: integer 
	Parameter din1461_WIDTH bound to: 8 - type: integer 
	Parameter din1462_WIDTH bound to: 8 - type: integer 
	Parameter din1463_WIDTH bound to: 8 - type: integer 
	Parameter din1464_WIDTH bound to: 8 - type: integer 
	Parameter din1465_WIDTH bound to: 8 - type: integer 
	Parameter din1466_WIDTH bound to: 8 - type: integer 
	Parameter din1467_WIDTH bound to: 8 - type: integer 
	Parameter din1468_WIDTH bound to: 8 - type: integer 
	Parameter din1469_WIDTH bound to: 8 - type: integer 
	Parameter din1470_WIDTH bound to: 8 - type: integer 
	Parameter din1471_WIDTH bound to: 8 - type: integer 
	Parameter din1472_WIDTH bound to: 8 - type: integer 
	Parameter din1473_WIDTH bound to: 8 - type: integer 
	Parameter din1474_WIDTH bound to: 8 - type: integer 
	Parameter din1475_WIDTH bound to: 8 - type: integer 
	Parameter din1476_WIDTH bound to: 8 - type: integer 
	Parameter din1477_WIDTH bound to: 8 - type: integer 
	Parameter din1478_WIDTH bound to: 8 - type: integer 
	Parameter din1479_WIDTH bound to: 8 - type: integer 
	Parameter din1480_WIDTH bound to: 8 - type: integer 
	Parameter din1481_WIDTH bound to: 8 - type: integer 
	Parameter din1482_WIDTH bound to: 8 - type: integer 
	Parameter din1483_WIDTH bound to: 8 - type: integer 
	Parameter din1484_WIDTH bound to: 8 - type: integer 
	Parameter din1485_WIDTH bound to: 8 - type: integer 
	Parameter din1486_WIDTH bound to: 8 - type: integer 
	Parameter din1487_WIDTH bound to: 8 - type: integer 
	Parameter din1488_WIDTH bound to: 8 - type: integer 
	Parameter din1489_WIDTH bound to: 8 - type: integer 
	Parameter din1490_WIDTH bound to: 8 - type: integer 
	Parameter din1491_WIDTH bound to: 8 - type: integer 
	Parameter din1492_WIDTH bound to: 8 - type: integer 
	Parameter din1493_WIDTH bound to: 8 - type: integer 
	Parameter din1494_WIDTH bound to: 8 - type: integer 
	Parameter din1495_WIDTH bound to: 8 - type: integer 
	Parameter din1496_WIDTH bound to: 8 - type: integer 
	Parameter din1497_WIDTH bound to: 8 - type: integer 
	Parameter din1498_WIDTH bound to: 8 - type: integer 
	Parameter din1499_WIDTH bound to: 8 - type: integer 
	Parameter din1500_WIDTH bound to: 8 - type: integer 
	Parameter din1501_WIDTH bound to: 8 - type: integer 
	Parameter din1502_WIDTH bound to: 8 - type: integer 
	Parameter din1503_WIDTH bound to: 8 - type: integer 
	Parameter din1504_WIDTH bound to: 8 - type: integer 
	Parameter din1505_WIDTH bound to: 8 - type: integer 
	Parameter din1506_WIDTH bound to: 8 - type: integer 
	Parameter din1507_WIDTH bound to: 8 - type: integer 
	Parameter din1508_WIDTH bound to: 8 - type: integer 
	Parameter din1509_WIDTH bound to: 8 - type: integer 
	Parameter din1510_WIDTH bound to: 8 - type: integer 
	Parameter din1511_WIDTH bound to: 8 - type: integer 
	Parameter din1512_WIDTH bound to: 8 - type: integer 
	Parameter din1513_WIDTH bound to: 8 - type: integer 
	Parameter din1514_WIDTH bound to: 8 - type: integer 
	Parameter din1515_WIDTH bound to: 8 - type: integer 
	Parameter din1516_WIDTH bound to: 8 - type: integer 
	Parameter din1517_WIDTH bound to: 8 - type: integer 
	Parameter din1518_WIDTH bound to: 8 - type: integer 
	Parameter din1519_WIDTH bound to: 8 - type: integer 
	Parameter din1520_WIDTH bound to: 8 - type: integer 
	Parameter din1521_WIDTH bound to: 8 - type: integer 
	Parameter din1522_WIDTH bound to: 8 - type: integer 
	Parameter din1523_WIDTH bound to: 8 - type: integer 
	Parameter din1524_WIDTH bound to: 8 - type: integer 
	Parameter din1525_WIDTH bound to: 8 - type: integer 
	Parameter din1526_WIDTH bound to: 8 - type: integer 
	Parameter din1527_WIDTH bound to: 8 - type: integer 
	Parameter din1528_WIDTH bound to: 8 - type: integer 
	Parameter din1529_WIDTH bound to: 8 - type: integer 
	Parameter din1530_WIDTH bound to: 8 - type: integer 
	Parameter din1531_WIDTH bound to: 8 - type: integer 
	Parameter din1532_WIDTH bound to: 8 - type: integer 
	Parameter din1533_WIDTH bound to: 8 - type: integer 
	Parameter din1534_WIDTH bound to: 8 - type: integer 
	Parameter din1535_WIDTH bound to: 8 - type: integer 
	Parameter din1536_WIDTH bound to: 8 - type: integer 
	Parameter din1537_WIDTH bound to: 8 - type: integer 
	Parameter din1538_WIDTH bound to: 8 - type: integer 
	Parameter din1539_WIDTH bound to: 8 - type: integer 
	Parameter din1540_WIDTH bound to: 8 - type: integer 
	Parameter din1541_WIDTH bound to: 8 - type: integer 
	Parameter din1542_WIDTH bound to: 8 - type: integer 
	Parameter din1543_WIDTH bound to: 8 - type: integer 
	Parameter din1544_WIDTH bound to: 8 - type: integer 
	Parameter din1545_WIDTH bound to: 8 - type: integer 
	Parameter din1546_WIDTH bound to: 8 - type: integer 
	Parameter din1547_WIDTH bound to: 8 - type: integer 
	Parameter din1548_WIDTH bound to: 8 - type: integer 
	Parameter din1549_WIDTH bound to: 8 - type: integer 
	Parameter din1550_WIDTH bound to: 8 - type: integer 
	Parameter din1551_WIDTH bound to: 8 - type: integer 
	Parameter din1552_WIDTH bound to: 8 - type: integer 
	Parameter din1553_WIDTH bound to: 8 - type: integer 
	Parameter din1554_WIDTH bound to: 8 - type: integer 
	Parameter din1555_WIDTH bound to: 8 - type: integer 
	Parameter din1556_WIDTH bound to: 8 - type: integer 
	Parameter din1557_WIDTH bound to: 8 - type: integer 
	Parameter din1558_WIDTH bound to: 8 - type: integer 
	Parameter din1559_WIDTH bound to: 8 - type: integer 
	Parameter din1560_WIDTH bound to: 8 - type: integer 
	Parameter din1561_WIDTH bound to: 8 - type: integer 
	Parameter din1562_WIDTH bound to: 8 - type: integer 
	Parameter din1563_WIDTH bound to: 8 - type: integer 
	Parameter din1564_WIDTH bound to: 8 - type: integer 
	Parameter din1565_WIDTH bound to: 8 - type: integer 
	Parameter din1566_WIDTH bound to: 8 - type: integer 
	Parameter din1567_WIDTH bound to: 8 - type: integer 
	Parameter din1568_WIDTH bound to: 8 - type: integer 
	Parameter din1569_WIDTH bound to: 8 - type: integer 
	Parameter din1570_WIDTH bound to: 8 - type: integer 
	Parameter din1571_WIDTH bound to: 8 - type: integer 
	Parameter din1572_WIDTH bound to: 8 - type: integer 
	Parameter din1573_WIDTH bound to: 8 - type: integer 
	Parameter din1574_WIDTH bound to: 8 - type: integer 
	Parameter din1575_WIDTH bound to: 8 - type: integer 
	Parameter din1576_WIDTH bound to: 8 - type: integer 
	Parameter din1577_WIDTH bound to: 8 - type: integer 
	Parameter din1578_WIDTH bound to: 8 - type: integer 
	Parameter din1579_WIDTH bound to: 8 - type: integer 
	Parameter din1580_WIDTH bound to: 8 - type: integer 
	Parameter din1581_WIDTH bound to: 8 - type: integer 
	Parameter din1582_WIDTH bound to: 8 - type: integer 
	Parameter din1583_WIDTH bound to: 8 - type: integer 
	Parameter din1584_WIDTH bound to: 8 - type: integer 
	Parameter din1585_WIDTH bound to: 8 - type: integer 
	Parameter din1586_WIDTH bound to: 8 - type: integer 
	Parameter din1587_WIDTH bound to: 8 - type: integer 
	Parameter din1588_WIDTH bound to: 8 - type: integer 
	Parameter din1589_WIDTH bound to: 8 - type: integer 
	Parameter din1590_WIDTH bound to: 8 - type: integer 
	Parameter din1591_WIDTH bound to: 8 - type: integer 
	Parameter din1592_WIDTH bound to: 8 - type: integer 
	Parameter din1593_WIDTH bound to: 8 - type: integer 
	Parameter din1594_WIDTH bound to: 8 - type: integer 
	Parameter din1595_WIDTH bound to: 8 - type: integer 
	Parameter din1596_WIDTH bound to: 8 - type: integer 
	Parameter din1597_WIDTH bound to: 8 - type: integer 
	Parameter din1598_WIDTH bound to: 8 - type: integer 
	Parameter din1599_WIDTH bound to: 8 - type: integer 
	Parameter din1600_WIDTH bound to: 8 - type: integer 
	Parameter din1601_WIDTH bound to: 8 - type: integer 
	Parameter din1602_WIDTH bound to: 8 - type: integer 
	Parameter din1603_WIDTH bound to: 8 - type: integer 
	Parameter din1604_WIDTH bound to: 8 - type: integer 
	Parameter din1605_WIDTH bound to: 8 - type: integer 
	Parameter din1606_WIDTH bound to: 8 - type: integer 
	Parameter din1607_WIDTH bound to: 8 - type: integer 
	Parameter din1608_WIDTH bound to: 8 - type: integer 
	Parameter din1609_WIDTH bound to: 8 - type: integer 
	Parameter din1610_WIDTH bound to: 8 - type: integer 
	Parameter din1611_WIDTH bound to: 8 - type: integer 
	Parameter din1612_WIDTH bound to: 8 - type: integer 
	Parameter din1613_WIDTH bound to: 8 - type: integer 
	Parameter din1614_WIDTH bound to: 8 - type: integer 
	Parameter din1615_WIDTH bound to: 8 - type: integer 
	Parameter din1616_WIDTH bound to: 8 - type: integer 
	Parameter din1617_WIDTH bound to: 8 - type: integer 
	Parameter din1618_WIDTH bound to: 8 - type: integer 
	Parameter din1619_WIDTH bound to: 8 - type: integer 
	Parameter din1620_WIDTH bound to: 8 - type: integer 
	Parameter din1621_WIDTH bound to: 8 - type: integer 
	Parameter din1622_WIDTH bound to: 8 - type: integer 
	Parameter din1623_WIDTH bound to: 8 - type: integer 
	Parameter din1624_WIDTH bound to: 8 - type: integer 
	Parameter din1625_WIDTH bound to: 8 - type: integer 
	Parameter din1626_WIDTH bound to: 8 - type: integer 
	Parameter din1627_WIDTH bound to: 8 - type: integer 
	Parameter din1628_WIDTH bound to: 8 - type: integer 
	Parameter din1629_WIDTH bound to: 8 - type: integer 
	Parameter din1630_WIDTH bound to: 8 - type: integer 
	Parameter din1631_WIDTH bound to: 8 - type: integer 
	Parameter din1632_WIDTH bound to: 8 - type: integer 
	Parameter din1633_WIDTH bound to: 8 - type: integer 
	Parameter din1634_WIDTH bound to: 8 - type: integer 
	Parameter din1635_WIDTH bound to: 8 - type: integer 
	Parameter din1636_WIDTH bound to: 8 - type: integer 
	Parameter din1637_WIDTH bound to: 8 - type: integer 
	Parameter din1638_WIDTH bound to: 8 - type: integer 
	Parameter din1639_WIDTH bound to: 8 - type: integer 
	Parameter din1640_WIDTH bound to: 8 - type: integer 
	Parameter din1641_WIDTH bound to: 8 - type: integer 
	Parameter din1642_WIDTH bound to: 8 - type: integer 
	Parameter din1643_WIDTH bound to: 8 - type: integer 
	Parameter din1644_WIDTH bound to: 8 - type: integer 
	Parameter din1645_WIDTH bound to: 8 - type: integer 
	Parameter din1646_WIDTH bound to: 8 - type: integer 
	Parameter din1647_WIDTH bound to: 8 - type: integer 
	Parameter din1648_WIDTH bound to: 8 - type: integer 
	Parameter din1649_WIDTH bound to: 8 - type: integer 
	Parameter din1650_WIDTH bound to: 8 - type: integer 
	Parameter din1651_WIDTH bound to: 8 - type: integer 
	Parameter din1652_WIDTH bound to: 8 - type: integer 
	Parameter din1653_WIDTH bound to: 8 - type: integer 
	Parameter din1654_WIDTH bound to: 8 - type: integer 
	Parameter din1655_WIDTH bound to: 8 - type: integer 
	Parameter din1656_WIDTH bound to: 8 - type: integer 
	Parameter din1657_WIDTH bound to: 8 - type: integer 
	Parameter din1658_WIDTH bound to: 8 - type: integer 
	Parameter din1659_WIDTH bound to: 8 - type: integer 
	Parameter din1660_WIDTH bound to: 8 - type: integer 
	Parameter din1661_WIDTH bound to: 8 - type: integer 
	Parameter din1662_WIDTH bound to: 8 - type: integer 
	Parameter din1663_WIDTH bound to: 8 - type: integer 
	Parameter din1664_WIDTH bound to: 8 - type: integer 
	Parameter din1665_WIDTH bound to: 8 - type: integer 
	Parameter din1666_WIDTH bound to: 8 - type: integer 
	Parameter din1667_WIDTH bound to: 8 - type: integer 
	Parameter din1668_WIDTH bound to: 8 - type: integer 
	Parameter din1669_WIDTH bound to: 8 - type: integer 
	Parameter din1670_WIDTH bound to: 8 - type: integer 
	Parameter din1671_WIDTH bound to: 8 - type: integer 
	Parameter din1672_WIDTH bound to: 8 - type: integer 
	Parameter din1673_WIDTH bound to: 8 - type: integer 
	Parameter din1674_WIDTH bound to: 8 - type: integer 
	Parameter din1675_WIDTH bound to: 8 - type: integer 
	Parameter din1676_WIDTH bound to: 8 - type: integer 
	Parameter din1677_WIDTH bound to: 8 - type: integer 
	Parameter din1678_WIDTH bound to: 8 - type: integer 
	Parameter din1679_WIDTH bound to: 8 - type: integer 
	Parameter din1680_WIDTH bound to: 8 - type: integer 
	Parameter din1681_WIDTH bound to: 8 - type: integer 
	Parameter din1682_WIDTH bound to: 8 - type: integer 
	Parameter din1683_WIDTH bound to: 8 - type: integer 
	Parameter din1684_WIDTH bound to: 8 - type: integer 
	Parameter din1685_WIDTH bound to: 8 - type: integer 
	Parameter din1686_WIDTH bound to: 8 - type: integer 
	Parameter din1687_WIDTH bound to: 8 - type: integer 
	Parameter din1688_WIDTH bound to: 8 - type: integer 
	Parameter din1689_WIDTH bound to: 8 - type: integer 
	Parameter din1690_WIDTH bound to: 8 - type: integer 
	Parameter din1691_WIDTH bound to: 8 - type: integer 
	Parameter din1692_WIDTH bound to: 8 - type: integer 
	Parameter din1693_WIDTH bound to: 8 - type: integer 
	Parameter din1694_WIDTH bound to: 8 - type: integer 
	Parameter din1695_WIDTH bound to: 8 - type: integer 
	Parameter din1696_WIDTH bound to: 8 - type: integer 
	Parameter din1697_WIDTH bound to: 8 - type: integer 
	Parameter din1698_WIDTH bound to: 8 - type: integer 
	Parameter din1699_WIDTH bound to: 8 - type: integer 
	Parameter din1700_WIDTH bound to: 8 - type: integer 
	Parameter din1701_WIDTH bound to: 8 - type: integer 
	Parameter din1702_WIDTH bound to: 8 - type: integer 
	Parameter din1703_WIDTH bound to: 8 - type: integer 
	Parameter din1704_WIDTH bound to: 8 - type: integer 
	Parameter din1705_WIDTH bound to: 8 - type: integer 
	Parameter din1706_WIDTH bound to: 8 - type: integer 
	Parameter din1707_WIDTH bound to: 8 - type: integer 
	Parameter din1708_WIDTH bound to: 8 - type: integer 
	Parameter din1709_WIDTH bound to: 8 - type: integer 
	Parameter din1710_WIDTH bound to: 8 - type: integer 
	Parameter din1711_WIDTH bound to: 8 - type: integer 
	Parameter din1712_WIDTH bound to: 8 - type: integer 
	Parameter din1713_WIDTH bound to: 8 - type: integer 
	Parameter din1714_WIDTH bound to: 8 - type: integer 
	Parameter din1715_WIDTH bound to: 8 - type: integer 
	Parameter din1716_WIDTH bound to: 8 - type: integer 
	Parameter din1717_WIDTH bound to: 8 - type: integer 
	Parameter din1718_WIDTH bound to: 8 - type: integer 
	Parameter din1719_WIDTH bound to: 8 - type: integer 
	Parameter din1720_WIDTH bound to: 8 - type: integer 
	Parameter din1721_WIDTH bound to: 8 - type: integer 
	Parameter din1722_WIDTH bound to: 8 - type: integer 
	Parameter din1723_WIDTH bound to: 8 - type: integer 
	Parameter din1724_WIDTH bound to: 8 - type: integer 
	Parameter din1725_WIDTH bound to: 8 - type: integer 
	Parameter din1726_WIDTH bound to: 8 - type: integer 
	Parameter din1727_WIDTH bound to: 8 - type: integer 
	Parameter din1728_WIDTH bound to: 8 - type: integer 
	Parameter din1729_WIDTH bound to: 8 - type: integer 
	Parameter din1730_WIDTH bound to: 8 - type: integer 
	Parameter din1731_WIDTH bound to: 8 - type: integer 
	Parameter din1732_WIDTH bound to: 8 - type: integer 
	Parameter din1733_WIDTH bound to: 8 - type: integer 
	Parameter din1734_WIDTH bound to: 8 - type: integer 
	Parameter din1735_WIDTH bound to: 8 - type: integer 
	Parameter din1736_WIDTH bound to: 8 - type: integer 
	Parameter din1737_WIDTH bound to: 8 - type: integer 
	Parameter din1738_WIDTH bound to: 8 - type: integer 
	Parameter din1739_WIDTH bound to: 8 - type: integer 
	Parameter din1740_WIDTH bound to: 8 - type: integer 
	Parameter din1741_WIDTH bound to: 8 - type: integer 
	Parameter din1742_WIDTH bound to: 8 - type: integer 
	Parameter din1743_WIDTH bound to: 8 - type: integer 
	Parameter din1744_WIDTH bound to: 8 - type: integer 
	Parameter din1745_WIDTH bound to: 8 - type: integer 
	Parameter din1746_WIDTH bound to: 8 - type: integer 
	Parameter din1747_WIDTH bound to: 8 - type: integer 
	Parameter din1748_WIDTH bound to: 8 - type: integer 
	Parameter din1749_WIDTH bound to: 8 - type: integer 
	Parameter din1750_WIDTH bound to: 8 - type: integer 
	Parameter din1751_WIDTH bound to: 8 - type: integer 
	Parameter din1752_WIDTH bound to: 8 - type: integer 
	Parameter din1753_WIDTH bound to: 8 - type: integer 
	Parameter din1754_WIDTH bound to: 8 - type: integer 
	Parameter din1755_WIDTH bound to: 8 - type: integer 
	Parameter din1756_WIDTH bound to: 8 - type: integer 
	Parameter din1757_WIDTH bound to: 8 - type: integer 
	Parameter din1758_WIDTH bound to: 8 - type: integer 
	Parameter din1759_WIDTH bound to: 8 - type: integer 
	Parameter din1760_WIDTH bound to: 8 - type: integer 
	Parameter din1761_WIDTH bound to: 8 - type: integer 
	Parameter din1762_WIDTH bound to: 8 - type: integer 
	Parameter din1763_WIDTH bound to: 8 - type: integer 
	Parameter din1764_WIDTH bound to: 8 - type: integer 
	Parameter din1765_WIDTH bound to: 8 - type: integer 
	Parameter din1766_WIDTH bound to: 8 - type: integer 
	Parameter din1767_WIDTH bound to: 8 - type: integer 
	Parameter din1768_WIDTH bound to: 8 - type: integer 
	Parameter din1769_WIDTH bound to: 8 - type: integer 
	Parameter din1770_WIDTH bound to: 8 - type: integer 
	Parameter din1771_WIDTH bound to: 8 - type: integer 
	Parameter din1772_WIDTH bound to: 8 - type: integer 
	Parameter din1773_WIDTH bound to: 8 - type: integer 
	Parameter din1774_WIDTH bound to: 8 - type: integer 
	Parameter din1775_WIDTH bound to: 8 - type: integer 
	Parameter din1776_WIDTH bound to: 8 - type: integer 
	Parameter din1777_WIDTH bound to: 8 - type: integer 
	Parameter din1778_WIDTH bound to: 8 - type: integer 
	Parameter din1779_WIDTH bound to: 8 - type: integer 
	Parameter din1780_WIDTH bound to: 8 - type: integer 
	Parameter din1781_WIDTH bound to: 8 - type: integer 
	Parameter din1782_WIDTH bound to: 8 - type: integer 
	Parameter din1783_WIDTH bound to: 8 - type: integer 
	Parameter din1784_WIDTH bound to: 8 - type: integer 
	Parameter din1785_WIDTH bound to: 8 - type: integer 
	Parameter din1786_WIDTH bound to: 8 - type: integer 
	Parameter din1787_WIDTH bound to: 8 - type: integer 
	Parameter din1788_WIDTH bound to: 8 - type: integer 
	Parameter din1789_WIDTH bound to: 8 - type: integer 
	Parameter din1790_WIDTH bound to: 8 - type: integer 
	Parameter din1791_WIDTH bound to: 8 - type: integer 
	Parameter din1792_WIDTH bound to: 8 - type: integer 
	Parameter din1793_WIDTH bound to: 8 - type: integer 
	Parameter din1794_WIDTH bound to: 8 - type: integer 
	Parameter din1795_WIDTH bound to: 8 - type: integer 
	Parameter din1796_WIDTH bound to: 8 - type: integer 
	Parameter din1797_WIDTH bound to: 8 - type: integer 
	Parameter din1798_WIDTH bound to: 8 - type: integer 
	Parameter din1799_WIDTH bound to: 8 - type: integer 
	Parameter din1800_WIDTH bound to: 8 - type: integer 
	Parameter din1801_WIDTH bound to: 8 - type: integer 
	Parameter din1802_WIDTH bound to: 8 - type: integer 
	Parameter din1803_WIDTH bound to: 8 - type: integer 
	Parameter din1804_WIDTH bound to: 8 - type: integer 
	Parameter din1805_WIDTH bound to: 8 - type: integer 
	Parameter din1806_WIDTH bound to: 8 - type: integer 
	Parameter din1807_WIDTH bound to: 8 - type: integer 
	Parameter din1808_WIDTH bound to: 8 - type: integer 
	Parameter din1809_WIDTH bound to: 8 - type: integer 
	Parameter din1810_WIDTH bound to: 8 - type: integer 
	Parameter din1811_WIDTH bound to: 8 - type: integer 
	Parameter din1812_WIDTH bound to: 8 - type: integer 
	Parameter din1813_WIDTH bound to: 8 - type: integer 
	Parameter din1814_WIDTH bound to: 8 - type: integer 
	Parameter din1815_WIDTH bound to: 8 - type: integer 
	Parameter din1816_WIDTH bound to: 8 - type: integer 
	Parameter din1817_WIDTH bound to: 8 - type: integer 
	Parameter din1818_WIDTH bound to: 8 - type: integer 
	Parameter din1819_WIDTH bound to: 8 - type: integer 
	Parameter din1820_WIDTH bound to: 8 - type: integer 
	Parameter din1821_WIDTH bound to: 8 - type: integer 
	Parameter din1822_WIDTH bound to: 8 - type: integer 
	Parameter din1823_WIDTH bound to: 8 - type: integer 
	Parameter din1824_WIDTH bound to: 8 - type: integer 
	Parameter din1825_WIDTH bound to: 8 - type: integer 
	Parameter din1826_WIDTH bound to: 8 - type: integer 
	Parameter din1827_WIDTH bound to: 8 - type: integer 
	Parameter din1828_WIDTH bound to: 8 - type: integer 
	Parameter din1829_WIDTH bound to: 8 - type: integer 
	Parameter din1830_WIDTH bound to: 8 - type: integer 
	Parameter din1831_WIDTH bound to: 8 - type: integer 
	Parameter din1832_WIDTH bound to: 8 - type: integer 
	Parameter din1833_WIDTH bound to: 8 - type: integer 
	Parameter din1834_WIDTH bound to: 8 - type: integer 
	Parameter din1835_WIDTH bound to: 8 - type: integer 
	Parameter din1836_WIDTH bound to: 8 - type: integer 
	Parameter din1837_WIDTH bound to: 8 - type: integer 
	Parameter din1838_WIDTH bound to: 8 - type: integer 
	Parameter din1839_WIDTH bound to: 8 - type: integer 
	Parameter din1840_WIDTH bound to: 8 - type: integer 
	Parameter din1841_WIDTH bound to: 8 - type: integer 
	Parameter din1842_WIDTH bound to: 8 - type: integer 
	Parameter din1843_WIDTH bound to: 8 - type: integer 
	Parameter din1844_WIDTH bound to: 8 - type: integer 
	Parameter din1845_WIDTH bound to: 8 - type: integer 
	Parameter din1846_WIDTH bound to: 8 - type: integer 
	Parameter din1847_WIDTH bound to: 8 - type: integer 
	Parameter din1848_WIDTH bound to: 8 - type: integer 
	Parameter din1849_WIDTH bound to: 8 - type: integer 
	Parameter din1850_WIDTH bound to: 8 - type: integer 
	Parameter din1851_WIDTH bound to: 8 - type: integer 
	Parameter din1852_WIDTH bound to: 8 - type: integer 
	Parameter din1853_WIDTH bound to: 8 - type: integer 
	Parameter din1854_WIDTH bound to: 8 - type: integer 
	Parameter din1855_WIDTH bound to: 8 - type: integer 
	Parameter din1856_WIDTH bound to: 8 - type: integer 
	Parameter din1857_WIDTH bound to: 8 - type: integer 
	Parameter din1858_WIDTH bound to: 8 - type: integer 
	Parameter din1859_WIDTH bound to: 8 - type: integer 
	Parameter din1860_WIDTH bound to: 8 - type: integer 
	Parameter din1861_WIDTH bound to: 8 - type: integer 
	Parameter din1862_WIDTH bound to: 8 - type: integer 
	Parameter din1863_WIDTH bound to: 8 - type: integer 
	Parameter din1864_WIDTH bound to: 8 - type: integer 
	Parameter din1865_WIDTH bound to: 8 - type: integer 
	Parameter din1866_WIDTH bound to: 8 - type: integer 
	Parameter din1867_WIDTH bound to: 8 - type: integer 
	Parameter din1868_WIDTH bound to: 8 - type: integer 
	Parameter din1869_WIDTH bound to: 8 - type: integer 
	Parameter din1870_WIDTH bound to: 8 - type: integer 
	Parameter din1871_WIDTH bound to: 8 - type: integer 
	Parameter din1872_WIDTH bound to: 8 - type: integer 
	Parameter din1873_WIDTH bound to: 8 - type: integer 
	Parameter din1874_WIDTH bound to: 8 - type: integer 
	Parameter din1875_WIDTH bound to: 8 - type: integer 
	Parameter din1876_WIDTH bound to: 8 - type: integer 
	Parameter din1877_WIDTH bound to: 8 - type: integer 
	Parameter din1878_WIDTH bound to: 8 - type: integer 
	Parameter din1879_WIDTH bound to: 8 - type: integer 
	Parameter din1880_WIDTH bound to: 8 - type: integer 
	Parameter din1881_WIDTH bound to: 8 - type: integer 
	Parameter din1882_WIDTH bound to: 8 - type: integer 
	Parameter din1883_WIDTH bound to: 8 - type: integer 
	Parameter din1884_WIDTH bound to: 8 - type: integer 
	Parameter din1885_WIDTH bound to: 8 - type: integer 
	Parameter din1886_WIDTH bound to: 8 - type: integer 
	Parameter din1887_WIDTH bound to: 8 - type: integer 
	Parameter din1888_WIDTH bound to: 8 - type: integer 
	Parameter din1889_WIDTH bound to: 8 - type: integer 
	Parameter din1890_WIDTH bound to: 8 - type: integer 
	Parameter din1891_WIDTH bound to: 8 - type: integer 
	Parameter din1892_WIDTH bound to: 8 - type: integer 
	Parameter din1893_WIDTH bound to: 8 - type: integer 
	Parameter din1894_WIDTH bound to: 8 - type: integer 
	Parameter din1895_WIDTH bound to: 8 - type: integer 
	Parameter din1896_WIDTH bound to: 8 - type: integer 
	Parameter din1897_WIDTH bound to: 8 - type: integer 
	Parameter din1898_WIDTH bound to: 8 - type: integer 
	Parameter din1899_WIDTH bound to: 8 - type: integer 
	Parameter din1900_WIDTH bound to: 8 - type: integer 
	Parameter din1901_WIDTH bound to: 8 - type: integer 
	Parameter din1902_WIDTH bound to: 8 - type: integer 
	Parameter din1903_WIDTH bound to: 8 - type: integer 
	Parameter din1904_WIDTH bound to: 8 - type: integer 
	Parameter din1905_WIDTH bound to: 8 - type: integer 
	Parameter din1906_WIDTH bound to: 8 - type: integer 
	Parameter din1907_WIDTH bound to: 8 - type: integer 
	Parameter din1908_WIDTH bound to: 8 - type: integer 
	Parameter din1909_WIDTH bound to: 8 - type: integer 
	Parameter din1910_WIDTH bound to: 8 - type: integer 
	Parameter din1911_WIDTH bound to: 8 - type: integer 
	Parameter din1912_WIDTH bound to: 8 - type: integer 
	Parameter din1913_WIDTH bound to: 8 - type: integer 
	Parameter din1914_WIDTH bound to: 8 - type: integer 
	Parameter din1915_WIDTH bound to: 8 - type: integer 
	Parameter din1916_WIDTH bound to: 8 - type: integer 
	Parameter din1917_WIDTH bound to: 8 - type: integer 
	Parameter din1918_WIDTH bound to: 8 - type: integer 
	Parameter din1919_WIDTH bound to: 8 - type: integer 
	Parameter din1920_WIDTH bound to: 8 - type: integer 
	Parameter din1921_WIDTH bound to: 8 - type: integer 
	Parameter din1922_WIDTH bound to: 8 - type: integer 
	Parameter din1923_WIDTH bound to: 8 - type: integer 
	Parameter din1924_WIDTH bound to: 8 - type: integer 
	Parameter din1925_WIDTH bound to: 8 - type: integer 
	Parameter din1926_WIDTH bound to: 8 - type: integer 
	Parameter din1927_WIDTH bound to: 8 - type: integer 
	Parameter din1928_WIDTH bound to: 8 - type: integer 
	Parameter din1929_WIDTH bound to: 8 - type: integer 
	Parameter din1930_WIDTH bound to: 8 - type: integer 
	Parameter din1931_WIDTH bound to: 8 - type: integer 
	Parameter din1932_WIDTH bound to: 8 - type: integer 
	Parameter din1933_WIDTH bound to: 8 - type: integer 
	Parameter din1934_WIDTH bound to: 8 - type: integer 
	Parameter din1935_WIDTH bound to: 8 - type: integer 
	Parameter din1936_WIDTH bound to: 8 - type: integer 
	Parameter din1937_WIDTH bound to: 8 - type: integer 
	Parameter din1938_WIDTH bound to: 8 - type: integer 
	Parameter din1939_WIDTH bound to: 8 - type: integer 
	Parameter din1940_WIDTH bound to: 8 - type: integer 
	Parameter din1941_WIDTH bound to: 8 - type: integer 
	Parameter din1942_WIDTH bound to: 8 - type: integer 
	Parameter din1943_WIDTH bound to: 8 - type: integer 
	Parameter din1944_WIDTH bound to: 8 - type: integer 
	Parameter din1945_WIDTH bound to: 8 - type: integer 
	Parameter din1946_WIDTH bound to: 8 - type: integer 
	Parameter din1947_WIDTH bound to: 8 - type: integer 
	Parameter din1948_WIDTH bound to: 8 - type: integer 
	Parameter din1949_WIDTH bound to: 8 - type: integer 
	Parameter din1950_WIDTH bound to: 8 - type: integer 
	Parameter din1951_WIDTH bound to: 8 - type: integer 
	Parameter din1952_WIDTH bound to: 8 - type: integer 
	Parameter din1953_WIDTH bound to: 8 - type: integer 
	Parameter din1954_WIDTH bound to: 8 - type: integer 
	Parameter din1955_WIDTH bound to: 8 - type: integer 
	Parameter din1956_WIDTH bound to: 8 - type: integer 
	Parameter din1957_WIDTH bound to: 8 - type: integer 
	Parameter din1958_WIDTH bound to: 8 - type: integer 
	Parameter din1959_WIDTH bound to: 8 - type: integer 
	Parameter din1960_WIDTH bound to: 8 - type: integer 
	Parameter din1961_WIDTH bound to: 8 - type: integer 
	Parameter din1962_WIDTH bound to: 8 - type: integer 
	Parameter din1963_WIDTH bound to: 8 - type: integer 
	Parameter din1964_WIDTH bound to: 8 - type: integer 
	Parameter din1965_WIDTH bound to: 8 - type: integer 
	Parameter din1966_WIDTH bound to: 8 - type: integer 
	Parameter din1967_WIDTH bound to: 8 - type: integer 
	Parameter din1968_WIDTH bound to: 8 - type: integer 
	Parameter din1969_WIDTH bound to: 8 - type: integer 
	Parameter din1970_WIDTH bound to: 8 - type: integer 
	Parameter din1971_WIDTH bound to: 8 - type: integer 
	Parameter din1972_WIDTH bound to: 8 - type: integer 
	Parameter din1973_WIDTH bound to: 8 - type: integer 
	Parameter din1974_WIDTH bound to: 8 - type: integer 
	Parameter din1975_WIDTH bound to: 8 - type: integer 
	Parameter din1976_WIDTH bound to: 8 - type: integer 
	Parameter din1977_WIDTH bound to: 8 - type: integer 
	Parameter din1978_WIDTH bound to: 8 - type: integer 
	Parameter din1979_WIDTH bound to: 8 - type: integer 
	Parameter din1980_WIDTH bound to: 8 - type: integer 
	Parameter din1981_WIDTH bound to: 8 - type: integer 
	Parameter din1982_WIDTH bound to: 8 - type: integer 
	Parameter din1983_WIDTH bound to: 8 - type: integer 
	Parameter din1984_WIDTH bound to: 8 - type: integer 
	Parameter din1985_WIDTH bound to: 8 - type: integer 
	Parameter din1986_WIDTH bound to: 8 - type: integer 
	Parameter din1987_WIDTH bound to: 8 - type: integer 
	Parameter din1988_WIDTH bound to: 8 - type: integer 
	Parameter din1989_WIDTH bound to: 8 - type: integer 
	Parameter din1990_WIDTH bound to: 8 - type: integer 
	Parameter din1991_WIDTH bound to: 8 - type: integer 
	Parameter din1992_WIDTH bound to: 8 - type: integer 
	Parameter din1993_WIDTH bound to: 8 - type: integer 
	Parameter din1994_WIDTH bound to: 8 - type: integer 
	Parameter din1995_WIDTH bound to: 8 - type: integer 
	Parameter din1996_WIDTH bound to: 8 - type: integer 
	Parameter din1997_WIDTH bound to: 8 - type: integer 
	Parameter din1998_WIDTH bound to: 8 - type: integer 
	Parameter din1999_WIDTH bound to: 8 - type: integer 
	Parameter din2000_WIDTH bound to: 8 - type: integer 
	Parameter din2001_WIDTH bound to: 8 - type: integer 
	Parameter din2002_WIDTH bound to: 8 - type: integer 
	Parameter din2003_WIDTH bound to: 8 - type: integer 
	Parameter din2004_WIDTH bound to: 8 - type: integer 
	Parameter din2005_WIDTH bound to: 8 - type: integer 
	Parameter din2006_WIDTH bound to: 8 - type: integer 
	Parameter din2007_WIDTH bound to: 8 - type: integer 
	Parameter din2008_WIDTH bound to: 8 - type: integer 
	Parameter din2009_WIDTH bound to: 8 - type: integer 
	Parameter din2010_WIDTH bound to: 8 - type: integer 
	Parameter din2011_WIDTH bound to: 8 - type: integer 
	Parameter din2012_WIDTH bound to: 8 - type: integer 
	Parameter din2013_WIDTH bound to: 8 - type: integer 
	Parameter din2014_WIDTH bound to: 8 - type: integer 
	Parameter din2015_WIDTH bound to: 8 - type: integer 
	Parameter din2016_WIDTH bound to: 8 - type: integer 
	Parameter din2017_WIDTH bound to: 8 - type: integer 
	Parameter din2018_WIDTH bound to: 8 - type: integer 
	Parameter din2019_WIDTH bound to: 8 - type: integer 
	Parameter din2020_WIDTH bound to: 8 - type: integer 
	Parameter din2021_WIDTH bound to: 8 - type: integer 
	Parameter din2022_WIDTH bound to: 8 - type: integer 
	Parameter din2023_WIDTH bound to: 8 - type: integer 
	Parameter din2024_WIDTH bound to: 8 - type: integer 
	Parameter din2025_WIDTH bound to: 8 - type: integer 
	Parameter din2026_WIDTH bound to: 8 - type: integer 
	Parameter din2027_WIDTH bound to: 8 - type: integer 
	Parameter din2028_WIDTH bound to: 8 - type: integer 
	Parameter din2029_WIDTH bound to: 8 - type: integer 
	Parameter din2030_WIDTH bound to: 8 - type: integer 
	Parameter din2031_WIDTH bound to: 8 - type: integer 
	Parameter din2032_WIDTH bound to: 8 - type: integer 
	Parameter din2033_WIDTH bound to: 8 - type: integer 
	Parameter din2034_WIDTH bound to: 8 - type: integer 
	Parameter din2035_WIDTH bound to: 8 - type: integer 
	Parameter din2036_WIDTH bound to: 8 - type: integer 
	Parameter din2037_WIDTH bound to: 8 - type: integer 
	Parameter din2038_WIDTH bound to: 8 - type: integer 
	Parameter din2039_WIDTH bound to: 8 - type: integer 
	Parameter din2040_WIDTH bound to: 8 - type: integer 
	Parameter din2041_WIDTH bound to: 8 - type: integer 
	Parameter din2042_WIDTH bound to: 8 - type: integer 
	Parameter din2043_WIDTH bound to: 8 - type: integer 
	Parameter din2044_WIDTH bound to: 8 - type: integer 
	Parameter din2045_WIDTH bound to: 8 - type: integer 
	Parameter din2046_WIDTH bound to: 8 - type: integer 
	Parameter din2047_WIDTH bound to: 8 - type: integer 
	Parameter din2048_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_204811_8_1_1' (46#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_mux_204811_8_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_104_12_1_1' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_mux_104_12_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter din9_WIDTH bound to: 12 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_104_12_1_1' (47#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_mux_104_12_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s' (48#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s' (49#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1024_A' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d1024_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1024_A' (50#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d1024_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d64_A' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d64_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d64_A_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d64_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d64_A_shiftReg' (51#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d64_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d64_A' (52#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d64_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d100_A' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d100_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b01100100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d100_A_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d100_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b01100100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d100_A_shiftReg' (53#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d100_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d100_A' (54#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d100_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config4_U0' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config4_U0_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config4_U0_shiftReg' (55#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config4_U0' (56#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config15_U0' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_32u_config15_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config15_U0_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_32u_config15_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config15_U0_shiftReg' (57#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_32u_config15_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config15_U0' (58#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_32u_config15_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config7_U0' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config7_U0_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config7_U0_shiftReg' (59#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config7_U0' (60#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config16_U0' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_32u_config16_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config16_U0_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_32u_config16_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config16_U0_shiftReg' (61#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_32u_config16_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config16_U0' (62#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_32u_config16_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config10_U0' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config10_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config10_U0_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config10_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config10_U0_shiftReg' (63#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config10_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config10_U0' (64#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config10_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_configcmv' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_configcmv.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_configcmv_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_configcmv.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_configcmv_shiftReg' (65#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_configcmv.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_configcmv' (66#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_configcmv.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (67#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_myproject_axi_exit52_proc' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Block_myproject_axi_exit52_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Block_myproject_axi_exit52_proc.v:165]
INFO: [Synth 8-6155] done synthesizing module 'Block_myproject_axi_exit52_proc' (68#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Block_myproject_axi_exit52_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_2_proc' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_2_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_2_proc.v:71]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_104_8_1_1' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_mux_104_8_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_104_8_1_1' (69#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi_mux_104_8_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Loop_2_proc' (70#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_2_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d3072_A' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d3072_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3072 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d3072_A' (71#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d3072_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w1_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w1_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A_shiftReg' (72#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w1_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A' (73#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w1_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d10_A' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d10_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d10_A_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d10_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d10_A_shiftReg' (74#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d10_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d10_A' (75#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d10_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (76#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (77#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_myproject_U0' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_myproject_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_myproject_U0_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_myproject_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0_shiftReg' (78#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_myproject_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0' (79#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_myproject_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_myproject_axi_exit52_proc_U0' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_Block_myproject_axi_exit52_proc_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_myproject_axi_exit52_proc_U0_shiftReg' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_Block_myproject_axi_exit52_proc_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit52_proc_U0_shiftReg' (80#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_Block_myproject_axi_exit52_proc_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit52_proc_U0' (81#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/start_for_Block_myproject_axi_exit52_proc_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi' (82#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myproject_axi_0_0' (83#1) [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv has unconnected port reset
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi has unconnected port ce0
WARNING: [Synth 8-3331] design conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V has unconnected port reset
WARNING: [Synth 8-3331] design conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2 has unconnected port reset
WARNING: [Synth 8-3331] design conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb has unconnected port ce0
WARNING: [Synth 8-3331] design conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V has unconnected port reset
WARNING: [Synth 8-3331] design conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4 has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2430.652 ; gain = 547.289 ; free physical = 68512 ; free virtual = 145253
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 2442.523 ; gain = 559.160 ; free physical = 68763 ; free virtual = 145496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 2442.523 ; gain = 559.160 ; free physical = 68777 ; free virtual = 145511
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2448.461 ; gain = 0.000 ; free physical = 68886 ; free virtual = 145619
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2772.086 ; gain = 0.000 ; free physical = 68615 ; free virtual = 145349
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2822.992 ; gain = 50.906 ; free physical = 68598 ; free virtual = 145332
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 69118 ; free virtual = 145852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 69118 ; free virtual = 145852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 69118 ; free virtual = 145852
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'p_Val2_156_reg_16560_reg[11:0]' into 'acc_1_V_037_reg_16670_reg[11:0]' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:8610]
INFO: [Synth 8-4471] merging register 'p_Val2_254_reg_16571_reg[11:0]' into 'acc_2_V_036_reg_16681_reg[11:0]' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:8628]
INFO: [Synth 8-4471] merging register 'p_Val2_352_reg_16582_reg[11:0]' into 'acc_3_V_035_reg_16692_reg[11:0]' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:8646]
INFO: [Synth 8-4471] merging register 'p_Val2_450_reg_16593_reg[11:0]' into 'acc_4_V_034_reg_16703_reg[11:0]' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:8664]
INFO: [Synth 8-4471] merging register 'p_Val2_548_reg_16604_reg[11:0]' into 'acc_5_V_033_reg_16714_reg[11:0]' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:8682]
INFO: [Synth 8-4471] merging register 'p_Val2_58_reg_16549_reg[11:0]' into 'acc_0_V_038_reg_16659_reg[11:0]' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:8690]
INFO: [Synth 8-4471] merging register 'p_Val2_646_reg_16615_reg[11:0]' into 'acc_6_V_032_reg_16725_reg[11:0]' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:8708]
INFO: [Synth 8-4471] merging register 'p_Val2_744_reg_16626_reg[11:0]' into 'acc_7_V_031_reg_16736_reg[11:0]' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:8726]
INFO: [Synth 8-4471] merging register 'p_Val2_842_reg_16637_reg[11:0]' into 'acc_8_V_030_reg_16747_reg[11:0]' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:8744]
INFO: [Synth 8-4471] merging register 'p_Val2_940_reg_16648_reg[11:0]' into 'acc_9_V_029_reg_16758_reg[11:0]' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s.v:8762]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d1024_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d64_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d100_A.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_5_reg_625_reg' and it is trimmed from '63' to '23' bits. [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_2_proc.v:281]
INFO: [Synth 8-4471] merging register 'trunc_ln943_reg_604_reg[5:0]' into 'l_reg_599_reg[5:0]' [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/Loop_2_proc.v:253]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d3072_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/fifo_w8_d10_A.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 68950 ; free virtual = 145696
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc225_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc225_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc225_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc225_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc225_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc225_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s__GB0 |           1|     28025|
|2     |dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s__GB1 |           1|      7343|
|3     |myproject__GCB0                                          |           1|     18978|
|4     |myproject__GCB1                                          |           1|     16876|
|5     |myproject__GCB2                                          |           1|     10158|
|6     |myproject__GCB3                                          |           1|     12343|
|7     |myproject_axi__GC0                                       |           1|      7875|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc225_U0/man_V_2_reg_714_reg[0]' (FDE) to 'inst/i_1_0/Loop_1_proc225_U0/trunc_ln583_reg_748_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc225_U0/man_V_2_reg_714_reg[1]' (FDE) to 'inst/i_1_0/Loop_1_proc225_U0/trunc_ln583_reg_748_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc225_U0/man_V_2_reg_714_reg[2]' (FDE) to 'inst/i_1_0/Loop_1_proc225_U0/trunc_ln583_reg_748_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc225_U0/man_V_2_reg_714_reg[3]' (FDE) to 'inst/i_1_0/Loop_1_proc225_U0/trunc_ln583_reg_748_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc225_U0/man_V_2_reg_714_reg[4]' (FDE) to 'inst/i_1_0/Loop_1_proc225_U0/trunc_ln583_reg_748_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc225_U0/man_V_2_reg_714_reg[5]' (FDE) to 'inst/i_1_0/Loop_1_proc225_U0/trunc_ln583_reg_748_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc225_U0/man_V_2_reg_714_reg[6]' (FDE) to 'inst/i_1_0/Loop_1_proc225_U0/trunc_ln583_reg_748_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc225_U0/man_V_2_reg_714_reg[7]' (FDE) to 'inst/i_1_0/Loop_1_proc225_U0/trunc_ln583_reg_748_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/or_ln_i_reg_615_reg[0]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/icmp_ln958_reg_620_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_615_reg[25] )
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[4]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[5]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[6]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[7]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[8]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[9]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[10]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[11]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[12]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[13]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[14]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[15]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[16]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[17]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[18]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[19]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[20]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[21]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[22]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[23]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[24]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[25]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[26]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[27]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[28]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[29]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[30]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_609_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/icmp_ln958_reg_620_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/tmp_V_3_reg_573_reg[7]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/p_Result_6_reg_580_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Block_myproject_axi_exit52_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/ireg_reg[27]' (FDRE) to 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/ireg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/ireg_reg[28]' (FDRE) to 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/ireg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/odata_reg[27]' (FDRE) to 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/odata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/odata_reg[28]' (FDRE) to 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/odata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_1_proc225_U0/add_ln581_reg_732_reg[0]' (FDE) to 'inst/i_1_0/Loop_1_proc225_U0/sub_ln581_reg_737_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_2/ap_done_reg_reg)
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/q0_reg' and it is trimmed from '32' to '4' bits. [/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/0550/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv.v:29]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config7_U0/\call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config7_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_31_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_287_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_30_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_286_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_29_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_285_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_28_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_284_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_27_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_283_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_26_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_282_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_25_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_281_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_24_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_280_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_23_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_279_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_22_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_278_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_21_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_277_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_20_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_276_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_19_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_275_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_18_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_274_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_17_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_273_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_16_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_272_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_15_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_271_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_14_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_270_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_13_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_269_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_12_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_268_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_11_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_267_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_10_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_266_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_9_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_265_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_8_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_264_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_7_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_263_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_6_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_262_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_5_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_261_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_4_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_260_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_3_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_259_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_2_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_258_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_1_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_257_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_0_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_256_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_31_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_191_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_30_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_190_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_29_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_189_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_28_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_188_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_27_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_187_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_26_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_186_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_25_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_24_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_184_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_23_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_183_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_22_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_182_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_21_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_181_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_20_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_180_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_19_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_179_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_18_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_178_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_17_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_177_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_16_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_176_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_15_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_175_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_14_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_174_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_13_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_173_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_12_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_172_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_11_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_171_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_10_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_170_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_9_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_169_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_8_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_168_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_7_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_167_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_1_6_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_32u_config7_U0/kernel_data_V_1_166_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config10_U0/\call_ret_shift_line_buffer_array_ap_fixed_32u_config10_s_fu_4916/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zeropad2d_cl_array_array_ap_ufixed_3u_config14_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config10_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/ap_done_reg_reg )
DSP Report: Generating DSP r_V_2_fu_4802_p2, operation Mode is: A2*B2.
DSP Report: register w2_V_load_reg_7946_reg is absorbed into DSP r_V_2_fu_4802_p2.
DSP Report: register r_V_2_fu_4802_p2 is absorbed into DSP r_V_2_fu_4802_p2.
DSP Report: operator r_V_2_fu_4802_p2 is absorbed into DSP r_V_2_fu_4802_p2.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config4_U0/\call_ret_shift_line_buffer_array_ap_ufixed_3u_config4_s_fu_4221/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config4_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:04:04 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 67301 ; free virtual = 144120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s__GB0 |           1|     27965|
|2     |dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s__GB1 |           1|      7212|
|3     |myproject__GCB0                                          |           1|     17847|
|4     |myproject__GCB1                                          |           1|     15797|
|5     |myproject__GCB2                                          |           1|      8182|
|6     |myproject__GCB3                                          |           1|      9741|
|7     |myproject_axi__GC0                                       |           1|      3934|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:06 ; elapsed = 00:04:17 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 67041 ; free virtual = 143934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_63_fu_8388_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_62_fu_8260_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_61_fu_8132_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_60_fu_8004_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_59_fu_7876_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_58_fu_7748_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_57_fu_7620_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_56_fu_7492_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_55_fu_7364_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_54_fu_7236_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_53_fu_7108_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_52_fu_6980_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_51_fu_6852_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_50_fu_6724_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_49_fu_6596_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_48_fu_6468_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_47_fu_6340_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_46_fu_6212_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_45_fu_6084_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_44_fu_5956_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_43_fu_5828_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_42_fu_5700_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_41_fu_5572_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_40_fu_5444_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_39_fu_5316_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_38_fu_5188_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_37_fu_5060_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_36_fu_4932_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_35_fu_4804_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_34_fu_4676_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_33_fu_4548_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_32_fu_4420_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_31_fu_4292_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_30_fu_4164_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_29_fu_4036_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_28_fu_3908_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_27_fu_3780_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_26_fu_3652_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_25_fu_3524_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_24_fu_3396_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_23_fu_3268_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_22_fu_3140_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_21_fu_3012_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_20_fu_2884_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_19_fu_2756_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_18_fu_2628_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_17_fu_2500_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_16_fu_2372_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_15_fu_2244_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_14_fu_2116_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_13_fu_1988_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_12_fu_1860_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_11_fu_1732_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_10_fu_1604_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_9_fu_1476_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_8_fu_1348_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_7_fu_1220_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_6_fu_1092_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_5_fu_964_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_4_fu_836_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_3_fu_708_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1_1/\data_2032_V_2_fu_580_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:04:30 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 66971 ; free virtual = 143867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s__GB0 |           1|     26354|
|2     |dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s__GB1 |           1|      6839|
|3     |myproject__GCB0                                          |           1|     17814|
|4     |myproject__GCB1                                          |           1|     15790|
|5     |myproject__GCB2                                          |           1|      8181|
|6     |myproject__GCB3                                          |           1|      9740|
|7     |myproject_axi__GC0                                       |           1|      3934|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/w2_V_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0i_1/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_4/myproject_U0/layer14_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_4/myproject_U0/layer14_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_4/myproject_U0/layer14_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:31 ; elapsed = 00:04:53 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 66484 ; free virtual = 143393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s__GB0 |           1|     16895|
|2     |dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s__GB1 |           1|      6722|
|3     |myproject__GCB0                                          |           1|     13161|
|4     |myproject__GCB1                                          |           1|     11247|
|5     |myproject__GCB2                                          |           1|      5941|
|6     |myproject__GCB3                                          |           1|      6449|
|7     |myproject_axi__GC0                                       |           1|      2323|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer14_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer14_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer14_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/w2_V_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/in_local_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/in_local_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/in_local_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop Loop_2_proc_U0/sub_ln944_reg_609_reg[2] is being inverted and renamed to Loop_2_proc_U0/sub_ln944_reg_609_reg[2]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:43 ; elapsed = 00:05:05 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 66425 ; free virtual = 143380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:43 ; elapsed = 00:05:06 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 66425 ; free virtual = 143380
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:49 ; elapsed = 00:05:11 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 66418 ; free virtual = 143373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:49 ; elapsed = 00:05:12 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 66418 ; free virtual = 143373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:50 ; elapsed = 00:05:12 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 66422 ; free virtual = 143377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:50 ; elapsed = 00:05:13 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 66422 ; free virtual = 143377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |  1047|
|2     |DSP48E1     |     1|
|3     |LUT1        |   289|
|4     |LUT2        |  4210|
|5     |LUT3        |   598|
|6     |LUT4        |  2788|
|7     |LUT5        |  1695|
|8     |LUT6        |  7186|
|9     |MUXCY       |     4|
|10    |MUXF7       |  4598|
|11    |MUXF8       |  1760|
|12    |RAMB18E1_2  |     3|
|13    |RAMB18E1_5  |     1|
|14    |RAMB18E1_6  |     1|
|15    |RAMB18E1_7  |     2|
|16    |RAMB18E1_8  |     1|
|17    |RAMB18E1_9  |     1|
|18    |RAMB36E1_1  |     1|
|19    |RAMB36E1_12 |     3|
|20    |RAMB36E1_18 |     4|
|21    |RAMB36E1_19 |     2|
|22    |RAMB36E1_2  |     1|
|23    |RAMB36E1_20 |     2|
|24    |RAMB36E1_21 |     1|
|25    |RAMB36E1_22 |     1|
|26    |RAMB36E1_23 |     1|
|27    |RAMB36E1_24 |     1|
|28    |RAMB36E1_3  |     1|
|29    |RAMB36E1_4  |     1|
|30    |RAMB36E1_5  |     1|
|31    |SRL16E      |  1104|
|32    |SRLC32E     |  3536|
|33    |FDRE        | 24835|
|34    |FDSE        |  1745|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:50 ; elapsed = 00:05:13 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 66422 ; free virtual = 143377
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:33 ; elapsed = 00:05:01 . Memory (MB): peak = 2822.992 ; gain = 559.160 ; free physical = 70464 ; free virtual = 147420
Synthesis Optimization Complete : Time (s): cpu = 00:03:53 ; elapsed = 00:05:16 . Memory (MB): peak = 2822.992 ; gain = 939.629 ; free physical = 70484 ; free virtual = 147420
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2822.992 ; gain = 0.000 ; free physical = 70456 ; free virtual = 147392
INFO: [Netlist 29-17] Analyzing 7439 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2847.004 ; gain = 0.000 ; free physical = 70416 ; free virtual = 147352
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
453 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:06 ; elapsed = 00:05:38 . Memory (MB): peak = 2847.004 ; gain = 1216.469 ; free physical = 70629 ; free virtual = 147565
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2847.004 ; gain = 0.000 ; free physical = 70630 ; free virtual = 147565
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2871.020 ; gain = 24.016 ; free physical = 70625 ; free virtual = 147569
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2871.020 ; gain = 0.000 ; free physical = 70591 ; free virtual = 147573
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myproject_axi_0_0, cache-ID = c91fe024d9db182b
INFO: [Coretcl 2-1174] Renamed 701 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2871.020 ; gain = 0.000 ; free physical = 70581 ; free virtual = 147572
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/data1/jcampos/tinyml_demo/submissions_tiny_0.7/open/hls4ml-finn/code/ic/RN07/inference/pynq-z2/pynqz2_rn06_v8/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2871.020 ; gain = 0.000 ; free physical = 70579 ; free virtual = 147569
INFO: [runtcl-4] Executing : report_utilization -file design_1_myproject_axi_0_0_utilization_synth.rpt -pb design_1_myproject_axi_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2871.020 ; gain = 0.000 ; free physical = 70535 ; free virtual = 147572
INFO: [Common 17-206] Exiting Vivado at Tue Aug  9 17:28:15 2022...
