;buildInfoPackage: chisel3, version: 3.1.3, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2018-09-12 19:37:29.007, builtAtMillis: 1536781049007
circuit Top : 
  module DebugModule : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dmi : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}, ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, dcpath : {halt : UInt<1>}, debugmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, resetcore : UInt<1>}
    
    io.resetcore is invalid @[debug.scala 112:6]
    io.debugmem.resp.bits.data is invalid @[debug.scala 112:6]
    io.debugmem.resp.valid is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.typ is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.fcn is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.data is invalid @[debug.scala 112:6]
    io.debugmem.req.bits.addr is invalid @[debug.scala 112:6]
    io.debugmem.req.valid is invalid @[debug.scala 112:6]
    io.debugmem.req.ready is invalid @[debug.scala 112:6]
    io.dcpath.halt is invalid @[debug.scala 112:6]
    io.ddpath.resetpc is invalid @[debug.scala 112:6]
    io.ddpath.rdata is invalid @[debug.scala 112:6]
    io.ddpath.validreq is invalid @[debug.scala 112:6]
    io.ddpath.wdata is invalid @[debug.scala 112:6]
    io.ddpath.addr is invalid @[debug.scala 112:6]
    io.dmi.resp.bits.resp is invalid @[debug.scala 112:6]
    io.dmi.resp.bits.data is invalid @[debug.scala 112:6]
    io.dmi.resp.valid is invalid @[debug.scala 112:6]
    io.dmi.resp.ready is invalid @[debug.scala 112:6]
    io.dmi.req.bits.data is invalid @[debug.scala 112:6]
    io.dmi.req.bits.addr is invalid @[debug.scala 112:6]
    io.dmi.req.bits.op is invalid @[debug.scala 112:6]
    io.dmi.req.valid is invalid @[debug.scala 112:6]
    io.dmi.req.ready is invalid @[debug.scala 112:6]
    io.dmi.req.ready <= io.dmi.req.valid @[debug.scala 114:20]
    io.dmi.resp.bits.resp <= UInt<1>("h00") @[debug.scala 116:25]
    wire dmstatusReset : {reserved0 : UInt<14>, allresumeack : UInt<1>, anyresumeack : UInt<1>, allnonexistent : UInt<1>, anynonexistent : UInt<1>, allunavail : UInt<1>, anyunavail : UInt<1>, allrunning : UInt<1>, anyrunning : UInt<1>, allhalted : UInt<1>, anyhalted : UInt<1>, authenticated : UInt<1>, authbusy : UInt<1>, reserved1 : UInt<1>, cfgstrvalid : UInt<1>, versionhi : UInt<2>, versionlo : UInt<2>} @[debug.scala 117:28]
    dmstatusReset.versionlo is invalid @[debug.scala 118:17]
    dmstatusReset.versionhi is invalid @[debug.scala 118:17]
    dmstatusReset.cfgstrvalid is invalid @[debug.scala 118:17]
    dmstatusReset.reserved1 is invalid @[debug.scala 118:17]
    dmstatusReset.authbusy is invalid @[debug.scala 118:17]
    dmstatusReset.authenticated is invalid @[debug.scala 118:17]
    dmstatusReset.anyhalted is invalid @[debug.scala 118:17]
    dmstatusReset.allhalted is invalid @[debug.scala 118:17]
    dmstatusReset.anyrunning is invalid @[debug.scala 118:17]
    dmstatusReset.allrunning is invalid @[debug.scala 118:17]
    dmstatusReset.anyunavail is invalid @[debug.scala 118:17]
    dmstatusReset.allunavail is invalid @[debug.scala 118:17]
    dmstatusReset.anynonexistent is invalid @[debug.scala 118:17]
    dmstatusReset.allnonexistent is invalid @[debug.scala 118:17]
    dmstatusReset.anyresumeack is invalid @[debug.scala 118:17]
    dmstatusReset.allresumeack is invalid @[debug.scala 118:17]
    dmstatusReset.reserved0 is invalid @[debug.scala 118:17]
    dmstatusReset.authenticated <= UInt<1>("h01") @[debug.scala 119:31]
    dmstatusReset.versionlo <= UInt<2>("h02") @[debug.scala 120:27]
    reg dmstatus : {reserved0 : UInt<14>, allresumeack : UInt<1>, anyresumeack : UInt<1>, allnonexistent : UInt<1>, anynonexistent : UInt<1>, allunavail : UInt<1>, anyunavail : UInt<1>, allrunning : UInt<1>, anyrunning : UInt<1>, allhalted : UInt<1>, anyhalted : UInt<1>, authenticated : UInt<1>, authbusy : UInt<1>, reserved1 : UInt<1>, cfgstrvalid : UInt<1>, versionhi : UInt<2>, versionlo : UInt<2>}, clock with : (reset => (reset, dmstatusReset)) @[debug.scala 121:25]
    wire sbcsreset : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>} @[debug.scala 122:23]
    sbcsreset.sbaccess8 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess16 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess32 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess64 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess128 is invalid @[debug.scala 123:13]
    sbcsreset.sbasize is invalid @[debug.scala 123:13]
    sbcsreset.sberror is invalid @[debug.scala 123:13]
    sbcsreset.sbautoread is invalid @[debug.scala 123:13]
    sbcsreset.sbautoincrement is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess is invalid @[debug.scala 123:13]
    sbcsreset.sbsingleread is invalid @[debug.scala 123:13]
    sbcsreset.reserved0 is invalid @[debug.scala 123:13]
    sbcsreset.sbaccess <= UInt<2>("h02") @[debug.scala 124:22]
    sbcsreset.sbasize <= UInt<6>("h020") @[debug.scala 125:21]
    sbcsreset.sbaccess32 <= UInt<1>("h01") @[debug.scala 126:24]
    sbcsreset.sbaccess16 <= UInt<1>("h00") @[debug.scala 127:24]
    sbcsreset.sbaccess8 <= UInt<1>("h00") @[debug.scala 128:23]
    reg sbcs : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>}, clock with : (reset => (reset, sbcsreset)) @[debug.scala 129:21]
    wire abstractcsReset : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>} @[debug.scala 130:29]
    abstractcsReset.datacount is invalid @[debug.scala 131:19]
    abstractcsReset.reserved3 is invalid @[debug.scala 131:19]
    abstractcsReset.cmderr is invalid @[debug.scala 131:19]
    abstractcsReset.reserved2 is invalid @[debug.scala 131:19]
    abstractcsReset.busy is invalid @[debug.scala 131:19]
    abstractcsReset.reserved1 is invalid @[debug.scala 131:19]
    abstractcsReset.progsize is invalid @[debug.scala 131:19]
    abstractcsReset.reserved0 is invalid @[debug.scala 131:19]
    abstractcsReset.datacount <= UInt<1>("h01") @[debug.scala 132:29]
    abstractcsReset.progsize <= UInt<3>("h04") @[debug.scala 133:28]
    reg abstractcs : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>}, clock with : (reset => (reset, abstractcsReset)) @[debug.scala 134:27]
    reg command : {cmdtype : UInt<8>, reserved0 : UInt<1>, size : UInt<3>, reserved1 : UInt<1>, postexec : UInt<1>, transfer : UInt<1>, write : UInt<1>, regno : UInt<16>}, clock @[debug.scala 135:20]
    reg dmcontrol : {haltreq : UInt<1>, resumereq : UInt<1>, hartreset : UInt<1>, reserved0 : UInt<2>, hasel : UInt<1>, hartsel : UInt<10>, reserved1 : UInt<14>, ndmreset : UInt<1>, dmactive : UInt<1>}, clock @[debug.scala 136:22]
    reg progbuf : UInt<32>[4], clock @[debug.scala 137:20]
    reg data0 : UInt<32>, clock @[debug.scala 138:18]
    reg data1 : UInt<32>, clock @[debug.scala 139:18]
    reg data2 : UInt<32>, clock @[debug.scala 140:18]
    reg sbaddr : UInt<32>, clock @[debug.scala 141:19]
    reg sbdata : UInt<32>, clock @[debug.scala 142:19]
    reg memreadfire : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[debug.scala 143:28]
    reg coreresetval : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[debug.scala 144:29]
    node _T_189 = cat(abstractcs.reserved3, abstractcs.datacount) @[debug.scala 147:47]
    node _T_190 = cat(abstractcs.reserved2, abstractcs.cmderr) @[debug.scala 147:47]
    node _T_191 = cat(_T_190, _T_189) @[debug.scala 147:47]
    node _T_192 = cat(abstractcs.reserved1, abstractcs.busy) @[debug.scala 147:47]
    node _T_193 = cat(abstractcs.reserved0, abstractcs.progsize) @[debug.scala 147:47]
    node _T_194 = cat(_T_193, _T_192) @[debug.scala 147:47]
    node _T_195 = cat(_T_194, _T_191) @[debug.scala 147:47]
    node _T_196 = cat(dmcontrol.ndmreset, dmcontrol.dmactive) @[debug.scala 148:45]
    node _T_197 = cat(dmcontrol.hartsel, dmcontrol.reserved1) @[debug.scala 148:45]
    node _T_198 = cat(_T_197, _T_196) @[debug.scala 148:45]
    node _T_199 = cat(dmcontrol.reserved0, dmcontrol.hasel) @[debug.scala 148:45]
    node _T_200 = cat(dmcontrol.haltreq, dmcontrol.resumereq) @[debug.scala 148:45]
    node _T_201 = cat(_T_200, dmcontrol.hartreset) @[debug.scala 148:45]
    node _T_202 = cat(_T_201, _T_199) @[debug.scala 148:45]
    node _T_203 = cat(_T_202, _T_198) @[debug.scala 148:45]
    node _T_204 = cat(dmstatus.versionhi, dmstatus.versionlo) @[debug.scala 149:44]
    node _T_205 = cat(dmstatus.reserved1, dmstatus.cfgstrvalid) @[debug.scala 149:44]
    node _T_206 = cat(_T_205, _T_204) @[debug.scala 149:44]
    node _T_207 = cat(dmstatus.authenticated, dmstatus.authbusy) @[debug.scala 149:44]
    node _T_208 = cat(dmstatus.allhalted, dmstatus.anyhalted) @[debug.scala 149:44]
    node _T_209 = cat(_T_208, _T_207) @[debug.scala 149:44]
    node _T_210 = cat(_T_209, _T_206) @[debug.scala 149:44]
    node _T_211 = cat(dmstatus.allrunning, dmstatus.anyrunning) @[debug.scala 149:44]
    node _T_212 = cat(dmstatus.allunavail, dmstatus.anyunavail) @[debug.scala 149:44]
    node _T_213 = cat(_T_212, _T_211) @[debug.scala 149:44]
    node _T_214 = cat(dmstatus.allnonexistent, dmstatus.anynonexistent) @[debug.scala 149:44]
    node _T_215 = cat(dmstatus.reserved0, dmstatus.allresumeack) @[debug.scala 149:44]
    node _T_216 = cat(_T_215, dmstatus.anyresumeack) @[debug.scala 149:44]
    node _T_217 = cat(_T_216, _T_214) @[debug.scala 149:44]
    node _T_218 = cat(_T_217, _T_213) @[debug.scala 149:44]
    node _T_219 = cat(_T_218, _T_210) @[debug.scala 149:44]
    node _T_220 = cat(command.write, command.regno) @[debug.scala 150:41]
    node _T_221 = cat(command.postexec, command.transfer) @[debug.scala 150:41]
    node _T_222 = cat(_T_221, _T_220) @[debug.scala 150:41]
    node _T_223 = cat(command.size, command.reserved1) @[debug.scala 150:41]
    node _T_224 = cat(command.cmdtype, command.reserved0) @[debug.scala 150:41]
    node _T_225 = cat(_T_224, _T_223) @[debug.scala 150:41]
    node _T_226 = cat(_T_225, _T_222) @[debug.scala 150:41]
    node _T_232 = cat(sbcs.sbaccess32, sbcs.sbaccess16) @[debug.scala 163:35]
    node _T_233 = cat(_T_232, sbcs.sbaccess8) @[debug.scala 163:35]
    node _T_234 = cat(sbcs.sbasize, sbcs.sbaccess128) @[debug.scala 163:35]
    node _T_235 = cat(_T_234, sbcs.sbaccess64) @[debug.scala 163:35]
    node _T_236 = cat(_T_235, _T_233) @[debug.scala 163:35]
    node _T_237 = cat(sbcs.sbautoincrement, sbcs.sbautoread) @[debug.scala 163:35]
    node _T_238 = cat(_T_237, sbcs.sberror) @[debug.scala 163:35]
    node _T_239 = cat(sbcs.reserved0, sbcs.sbsingleread) @[debug.scala 163:35]
    node _T_240 = cat(_T_239, sbcs.sbaccess) @[debug.scala 163:35]
    node _T_241 = cat(_T_240, _T_238) @[debug.scala 163:35]
    node _T_242 = cat(_T_241, _T_236) @[debug.scala 163:35]
    node _T_244 = eq(io.dmi.req.bits.addr, UInt<5>("h016")) @[debug.scala 166:79]
    node _T_246 = eq(io.dmi.req.bits.addr, UInt<5>("h010")) @[debug.scala 166:79]
    node _T_248 = eq(io.dmi.req.bits.addr, UInt<5>("h011")) @[debug.scala 166:79]
    node _T_250 = eq(io.dmi.req.bits.addr, UInt<5>("h017")) @[debug.scala 166:79]
    node _T_252 = eq(io.dmi.req.bits.addr, UInt<5>("h012")) @[debug.scala 166:79]
    node _T_254 = eq(io.dmi.req.bits.addr, UInt<5>("h018")) @[debug.scala 166:79]
    node _T_256 = eq(io.dmi.req.bits.addr, UInt<5>("h019")) @[debug.scala 166:79]
    node _T_258 = eq(io.dmi.req.bits.addr, UInt<3>("h04")) @[debug.scala 166:79]
    node _T_260 = eq(io.dmi.req.bits.addr, UInt<3>("h05")) @[debug.scala 166:79]
    node _T_262 = eq(io.dmi.req.bits.addr, UInt<3>("h06")) @[debug.scala 166:79]
    node _T_264 = eq(io.dmi.req.bits.addr, UInt<6>("h020")) @[debug.scala 166:79]
    node _T_266 = eq(io.dmi.req.bits.addr, UInt<6>("h021")) @[debug.scala 166:79]
    node _T_268 = eq(io.dmi.req.bits.addr, UInt<6>("h022")) @[debug.scala 166:79]
    node _T_270 = eq(io.dmi.req.bits.addr, UInt<6>("h023")) @[debug.scala 166:79]
    node _T_272 = eq(io.dmi.req.bits.addr, UInt<6>("h030")) @[debug.scala 166:79]
    node _T_274 = eq(io.dmi.req.bits.addr, UInt<6>("h034")) @[debug.scala 166:79]
    node _T_276 = eq(io.dmi.req.bits.addr, UInt<6>("h038")) @[debug.scala 166:79]
    node _T_278 = eq(io.dmi.req.bits.addr, UInt<6>("h039")) @[debug.scala 166:79]
    node _T_280 = eq(io.dmi.req.bits.addr, UInt<6>("h03c")) @[debug.scala 166:79]
    node _T_283 = mux(_T_244, _T_195, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_285 = mux(_T_246, _T_203, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_287 = mux(_T_248, _T_219, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_289 = mux(_T_250, _T_226, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_291 = mux(_T_252, UInt<21>("h0111bc0"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_293 = mux(_T_254, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_295 = mux(_T_256, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_297 = mux(_T_258, data0, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_299 = mux(_T_260, data1, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_301 = mux(_T_262, data2, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_303 = mux(_T_264, progbuf[0], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_305 = mux(_T_266, progbuf[1], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_307 = mux(_T_268, progbuf[2], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_309 = mux(_T_270, progbuf[3], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_311 = mux(_T_272, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_313 = mux(_T_274, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_315 = mux(_T_276, _T_242, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_317 = mux(_T_278, sbaddr, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_319 = mux(_T_280, sbdata, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_320 = or(_T_283, _T_285) @[Mux.scala 19:72]
    node _T_321 = or(_T_320, _T_287) @[Mux.scala 19:72]
    node _T_322 = or(_T_321, _T_289) @[Mux.scala 19:72]
    node _T_323 = or(_T_322, _T_291) @[Mux.scala 19:72]
    node _T_324 = or(_T_323, _T_293) @[Mux.scala 19:72]
    node _T_325 = or(_T_324, _T_295) @[Mux.scala 19:72]
    node _T_326 = or(_T_325, _T_297) @[Mux.scala 19:72]
    node _T_327 = or(_T_326, _T_299) @[Mux.scala 19:72]
    node _T_328 = or(_T_327, _T_301) @[Mux.scala 19:72]
    node _T_329 = or(_T_328, _T_303) @[Mux.scala 19:72]
    node _T_330 = or(_T_329, _T_305) @[Mux.scala 19:72]
    node _T_331 = or(_T_330, _T_307) @[Mux.scala 19:72]
    node _T_332 = or(_T_331, _T_309) @[Mux.scala 19:72]
    node _T_333 = or(_T_332, _T_311) @[Mux.scala 19:72]
    node _T_334 = or(_T_333, _T_313) @[Mux.scala 19:72]
    node _T_335 = or(_T_334, _T_315) @[Mux.scala 19:72]
    node _T_336 = or(_T_335, _T_317) @[Mux.scala 19:72]
    node _T_337 = or(_T_336, _T_319) @[Mux.scala 19:72]
    wire _T_339 : UInt<32> @[Mux.scala 19:72]
    _T_339 <= _T_337 @[Mux.scala 19:72]
    io.dmi.resp.bits.data <= _T_339 @[debug.scala 167:25]
    dmstatus.allhalted <= dmcontrol.haltreq @[debug.scala 169:22]
    dmstatus.allrunning <= dmcontrol.resumereq @[debug.scala 170:23]
    node _T_341 = eq(dmstatus.allrunning, UInt<1>("h00")) @[debug.scala 171:43]
    node _T_342 = and(dmstatus.allhalted, _T_341) @[debug.scala 171:40]
    io.dcpath.halt <= _T_342 @[debug.scala 171:18]
    node _T_344 = eq(io.dmi.req.bits.op, UInt<2>("h02")) @[debug.scala 172:28]
    when _T_344 : @[debug.scala 172:54]
      node _T_345 = and(_T_244, io.dmi.req.valid) @[debug.scala 173:54]
      when _T_345 : @[debug.scala 173:75]
        wire _T_348 : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>} @[debug.scala 174:42]
        wire _T_350 : UInt<32>
        _T_350 <= io.dmi.req.bits.data
        node _T_351 = bits(_T_350, 4, 0) @[debug.scala 174:42]
        _T_348.datacount <= _T_351 @[debug.scala 174:42]
        node _T_352 = bits(_T_350, 7, 5) @[debug.scala 174:42]
        _T_348.reserved3 <= _T_352 @[debug.scala 174:42]
        node _T_353 = bits(_T_350, 10, 8) @[debug.scala 174:42]
        _T_348.cmderr <= _T_353 @[debug.scala 174:42]
        node _T_354 = bits(_T_350, 11, 11) @[debug.scala 174:42]
        _T_348.reserved2 <= _T_354 @[debug.scala 174:42]
        node _T_355 = bits(_T_350, 12, 12) @[debug.scala 174:42]
        _T_348.busy <= _T_355 @[debug.scala 174:42]
        node _T_356 = bits(_T_350, 23, 13) @[debug.scala 174:42]
        _T_348.reserved1 <= _T_356 @[debug.scala 174:42]
        node _T_357 = bits(_T_350, 28, 24) @[debug.scala 174:42]
        _T_348.progsize <= _T_357 @[debug.scala 174:42]
        node _T_358 = bits(_T_350, 31, 29) @[debug.scala 174:42]
        _T_348.reserved0 <= _T_358 @[debug.scala 174:42]
        abstractcs.cmderr <= _T_348.cmderr @[debug.scala 175:25]
        skip @[debug.scala 173:75]
      when _T_250 : @[debug.scala 177:50]
        wire _T_361 : {cmdtype : UInt<8>, reserved0 : UInt<1>, size : UInt<3>, reserved1 : UInt<1>, postexec : UInt<1>, transfer : UInt<1>, write : UInt<1>, regno : UInt<16>} @[debug.scala 178:39]
        wire _T_363 : UInt<32>
        _T_363 <= io.dmi.req.bits.data
        node _T_364 = bits(_T_363, 15, 0) @[debug.scala 178:39]
        _T_361.regno <= _T_364 @[debug.scala 178:39]
        node _T_365 = bits(_T_363, 16, 16) @[debug.scala 178:39]
        _T_361.write <= _T_365 @[debug.scala 178:39]
        node _T_366 = bits(_T_363, 17, 17) @[debug.scala 178:39]
        _T_361.transfer <= _T_366 @[debug.scala 178:39]
        node _T_367 = bits(_T_363, 18, 18) @[debug.scala 178:39]
        _T_361.postexec <= _T_367 @[debug.scala 178:39]
        node _T_368 = bits(_T_363, 19, 19) @[debug.scala 178:39]
        _T_361.reserved1 <= _T_368 @[debug.scala 178:39]
        node _T_369 = bits(_T_363, 22, 20) @[debug.scala 178:39]
        _T_361.size <= _T_369 @[debug.scala 178:39]
        node _T_370 = bits(_T_363, 23, 23) @[debug.scala 178:39]
        _T_361.reserved0 <= _T_370 @[debug.scala 178:39]
        node _T_371 = bits(_T_363, 31, 24) @[debug.scala 178:39]
        _T_361.cmdtype <= _T_371 @[debug.scala 178:39]
        node _T_373 = eq(_T_361.size, UInt<2>("h02")) @[debug.scala 179:29]
        when _T_373 : @[debug.scala 179:37]
          command.postexec <= _T_361.postexec @[debug.scala 180:26]
          command.regno <= _T_361.regno @[debug.scala 181:23]
          command.transfer <= _T_361.transfer @[debug.scala 182:26]
          command.write <= _T_361.write @[debug.scala 183:23]
          abstractcs.cmderr <= UInt<1>("h01") @[debug.scala 184:27]
          skip @[debug.scala 179:37]
        else : @[debug.scala 185:20]
          abstractcs.cmderr <= UInt<2>("h02") @[debug.scala 186:27]
          skip @[debug.scala 185:20]
        skip @[debug.scala 177:50]
      when _T_246 : @[debug.scala 189:52]
        wire _T_378 : {haltreq : UInt<1>, resumereq : UInt<1>, hartreset : UInt<1>, reserved0 : UInt<2>, hasel : UInt<1>, hartsel : UInt<10>, reserved1 : UInt<14>, ndmreset : UInt<1>, dmactive : UInt<1>} @[debug.scala 190:39]
        wire _T_380 : UInt<32>
        _T_380 <= io.dmi.req.bits.data
        node _T_381 = bits(_T_380, 0, 0) @[debug.scala 190:39]
        _T_378.dmactive <= _T_381 @[debug.scala 190:39]
        node _T_382 = bits(_T_380, 1, 1) @[debug.scala 190:39]
        _T_378.ndmreset <= _T_382 @[debug.scala 190:39]
        node _T_383 = bits(_T_380, 15, 2) @[debug.scala 190:39]
        _T_378.reserved1 <= _T_383 @[debug.scala 190:39]
        node _T_384 = bits(_T_380, 25, 16) @[debug.scala 190:39]
        _T_378.hartsel <= _T_384 @[debug.scala 190:39]
        node _T_385 = bits(_T_380, 26, 26) @[debug.scala 190:39]
        _T_378.hasel <= _T_385 @[debug.scala 190:39]
        node _T_386 = bits(_T_380, 28, 27) @[debug.scala 190:39]
        _T_378.reserved0 <= _T_386 @[debug.scala 190:39]
        node _T_387 = bits(_T_380, 29, 29) @[debug.scala 190:39]
        _T_378.hartreset <= _T_387 @[debug.scala 190:39]
        node _T_388 = bits(_T_380, 30, 30) @[debug.scala 190:39]
        _T_378.resumereq <= _T_388 @[debug.scala 190:39]
        node _T_389 = bits(_T_380, 31, 31) @[debug.scala 190:39]
        _T_378.haltreq <= _T_389 @[debug.scala 190:39]
        dmcontrol.haltreq <= _T_378.haltreq @[debug.scala 191:25]
        dmcontrol.resumereq <= _T_378.resumereq @[debug.scala 192:27]
        dmcontrol.hartreset <= _T_378.hartreset @[debug.scala 193:27]
        dmcontrol.ndmreset <= _T_378.ndmreset @[debug.scala 194:26]
        dmcontrol.dmactive <= _T_378.dmactive @[debug.scala 195:26]
        skip @[debug.scala 189:52]
      when _T_276 : @[debug.scala 197:46]
        wire _T_392 : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>} @[debug.scala 198:36]
        wire _T_394 : UInt<32>
        _T_394 <= io.dmi.req.bits.data
        node _T_395 = bits(_T_394, 0, 0) @[debug.scala 198:36]
        _T_392.sbaccess8 <= _T_395 @[debug.scala 198:36]
        node _T_396 = bits(_T_394, 1, 1) @[debug.scala 198:36]
        _T_392.sbaccess16 <= _T_396 @[debug.scala 198:36]
        node _T_397 = bits(_T_394, 2, 2) @[debug.scala 198:36]
        _T_392.sbaccess32 <= _T_397 @[debug.scala 198:36]
        node _T_398 = bits(_T_394, 3, 3) @[debug.scala 198:36]
        _T_392.sbaccess64 <= _T_398 @[debug.scala 198:36]
        node _T_399 = bits(_T_394, 4, 4) @[debug.scala 198:36]
        _T_392.sbaccess128 <= _T_399 @[debug.scala 198:36]
        node _T_400 = bits(_T_394, 11, 5) @[debug.scala 198:36]
        _T_392.sbasize <= _T_400 @[debug.scala 198:36]
        node _T_401 = bits(_T_394, 14, 12) @[debug.scala 198:36]
        _T_392.sberror <= _T_401 @[debug.scala 198:36]
        node _T_402 = bits(_T_394, 15, 15) @[debug.scala 198:36]
        _T_392.sbautoread <= _T_402 @[debug.scala 198:36]
        node _T_403 = bits(_T_394, 16, 16) @[debug.scala 198:36]
        _T_392.sbautoincrement <= _T_403 @[debug.scala 198:36]
        node _T_404 = bits(_T_394, 19, 17) @[debug.scala 198:36]
        _T_392.sbaccess <= _T_404 @[debug.scala 198:36]
        node _T_405 = bits(_T_394, 20, 20) @[debug.scala 198:36]
        _T_392.sbsingleread <= _T_405 @[debug.scala 198:36]
        node _T_406 = bits(_T_394, 31, 21) @[debug.scala 198:36]
        _T_392.reserved0 <= _T_406 @[debug.scala 198:36]
        sbcs.sbsingleread <= _T_392.sbsingleread @[debug.scala 199:25]
        sbcs.sbaccess <= _T_392.sbaccess @[debug.scala 200:21]
        sbcs.sbautoincrement <= _T_392.sbautoincrement @[debug.scala 201:28]
        sbcs.sbautoread <= _T_392.sbautoread @[debug.scala 202:23]
        sbcs.sberror <= _T_392.sberror @[debug.scala 203:20]
        skip @[debug.scala 197:46]
      when _T_278 : @[debug.scala 205:53]
        sbaddr <= io.dmi.req.bits.data @[debug.scala 205:62]
        skip @[debug.scala 205:53]
      when _T_280 : @[debug.scala 206:50]
        sbdata <= io.dmi.req.bits.data @[debug.scala 207:14]
        io.debugmem.req.bits.addr <= sbaddr @[debug.scala 208:33]
        io.debugmem.req.bits.data <= sbdata @[debug.scala 209:33]
        io.debugmem.req.bits.fcn <= UInt<1>("h01") @[debug.scala 210:32]
        io.debugmem.req.valid <= io.dmi.req.valid @[debug.scala 211:29]
        node _T_407 = and(sbcs.sbautoincrement, io.dmi.req.valid) @[debug.scala 212:33]
        when _T_407 : @[debug.scala 213:7]
          node _T_409 = add(sbaddr, UInt<3>("h04")) @[debug.scala 214:26]
          node _T_410 = tail(_T_409, 1) @[debug.scala 214:26]
          sbaddr <= _T_410 @[debug.scala 214:16]
          skip @[debug.scala 213:7]
        skip @[debug.scala 206:50]
      when _T_258 : @[debug.scala 217:48]
        data0 <= io.dmi.req.bits.data @[debug.scala 217:56]
        skip @[debug.scala 217:48]
      when _T_260 : @[debug.scala 218:50]
        data1 <= io.dmi.req.bits.data @[debug.scala 218:58]
        skip @[debug.scala 218:50]
      when _T_262 : @[debug.scala 219:50]
        data2 <= io.dmi.req.bits.data @[debug.scala 219:58]
        skip @[debug.scala 219:50]
      skip @[debug.scala 172:54]
    node _T_412 = and(command.regno, UInt<12>("h0fff")) @[debug.scala 223:35]
    io.ddpath.addr <= _T_412 @[debug.scala 223:18]
    node _T_414 = neq(abstractcs.cmderr, UInt<1>("h00")) @[debug.scala 224:46]
    node _T_415 = and(command.transfer, _T_414) @[debug.scala 224:25]
    when _T_415 : @[debug.scala 224:54]
      when command.write : @[debug.scala 225:24]
        io.ddpath.wdata <= data0 @[debug.scala 226:23]
        io.ddpath.validreq <= UInt<1>("h01") @[debug.scala 227:26]
        skip @[debug.scala 225:24]
      else : @[debug.scala 228:18]
        data0 <= io.ddpath.rdata @[debug.scala 229:13]
        skip @[debug.scala 228:18]
      abstractcs.cmderr <= UInt<1>("h00") @[debug.scala 231:23]
      skip @[debug.scala 224:54]
    node _T_419 = eq(io.dmi.req.bits.op, UInt<2>("h02")) @[debug.scala 234:71]
    node _T_420 = and(_T_280, _T_419) @[debug.scala 234:49]
    node _T_422 = eq(_T_420, UInt<1>("h00")) @[debug.scala 234:8]
    when _T_422 : @[debug.scala 234:98]
      io.debugmem.req.bits.fcn <= UInt<1>("h00") @[debug.scala 235:30]
      skip @[debug.scala 234:98]
    reg firstreaddone : UInt<1>, clock @[debug.scala 239:26]
    reg _T_426 : UInt<1>, clock @[debug.scala 241:50]
    _T_426 <= io.debugmem.resp.valid @[debug.scala 241:50]
    node _T_427 = mux(firstreaddone, _T_426, io.dmi.req.valid) @[debug.scala 241:27]
    io.dmi.resp.valid <= _T_427 @[debug.scala 241:21]
    node _T_429 = eq(io.dmi.req.bits.op, UInt<1>("h01")) @[debug.scala 243:72]
    node _T_430 = and(_T_280, _T_429) @[debug.scala 243:49]
    node _T_431 = and(sbcs.sbautoread, firstreaddone) @[debug.scala 243:119]
    node _T_432 = or(_T_430, _T_431) @[debug.scala 243:99]
    when _T_432 : @[debug.scala 243:137]
      io.debugmem.req.bits.addr <= sbaddr @[debug.scala 244:31]
      io.debugmem.req.bits.fcn <= UInt<1>("h00") @[debug.scala 245:30]
      io.debugmem.req.valid <= io.dmi.req.valid @[debug.scala 246:27]
      when io.debugmem.resp.valid : @[debug.scala 249:33]
        sbdata <= io.debugmem.resp.bits.data @[debug.scala 250:14]
        skip @[debug.scala 249:33]
      memreadfire <= UInt<1>("h01") @[debug.scala 252:17]
      firstreaddone <= UInt<1>("h01") @[debug.scala 253:19]
      skip @[debug.scala 243:137]
    node _T_435 = and(memreadfire, io.debugmem.resp.valid) @[debug.scala 256:20]
    when _T_435 : @[debug.scala 257:3]
      sbdata <= io.debugmem.resp.bits.data @[debug.scala 260:12]
      memreadfire <= UInt<1>("h00") @[debug.scala 261:17]
      when sbcs.sbautoincrement : @[debug.scala 263:5]
        node _T_438 = add(sbaddr, UInt<3>("h04")) @[debug.scala 264:24]
        node _T_439 = tail(_T_438, 1) @[debug.scala 264:24]
        sbaddr <= _T_439 @[debug.scala 264:14]
        skip @[debug.scala 263:5]
      skip @[debug.scala 257:3]
    node _T_441 = eq(_T_280, UInt<1>("h00")) @[debug.scala 268:8]
    when _T_441 : @[debug.scala 268:48]
      firstreaddone <= UInt<1>("h00") @[debug.scala 269:19]
      skip @[debug.scala 268:48]
    io.resetcore <= coreresetval @[debug.scala 272:16]
    node _T_444 = eq(io.dmi.req.bits.addr, UInt<7>("h044")) @[debug.scala 274:30]
    node _T_445 = and(_T_444, io.dmi.req.valid) @[debug.scala 274:43]
    when _T_445 : @[debug.scala 274:63]
      coreresetval <= UInt<1>("h00") @[debug.scala 275:18]
      skip @[debug.scala 274:63]
    
  module CtlPath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dcpath : {halt : UInt<1>}, imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, flip dat : {inst : UInt<32>, br_eq : UInt<1>, br_lt : UInt<1>, br_ltu : UInt<1>, csr_eret : UInt<1>}, ctl : {stall : UInt<1>, pc_sel : UInt<3>, op1_sel : UInt<2>, op2_sel : UInt<2>, alu_fun : UInt<4>, wb_sel : UInt<2>, rf_wen : UInt<1>, csr_cmd : UInt<3>, exception : UInt<1>}}
    
    io.ctl.exception is invalid @[cpath.scala 45:6]
    io.ctl.csr_cmd is invalid @[cpath.scala 45:6]
    io.ctl.rf_wen is invalid @[cpath.scala 45:6]
    io.ctl.wb_sel is invalid @[cpath.scala 45:6]
    io.ctl.alu_fun is invalid @[cpath.scala 45:6]
    io.ctl.op2_sel is invalid @[cpath.scala 45:6]
    io.ctl.op1_sel is invalid @[cpath.scala 45:6]
    io.ctl.pc_sel is invalid @[cpath.scala 45:6]
    io.ctl.stall is invalid @[cpath.scala 45:6]
    io.dat.csr_eret is invalid @[cpath.scala 45:6]
    io.dat.br_ltu is invalid @[cpath.scala 45:6]
    io.dat.br_lt is invalid @[cpath.scala 45:6]
    io.dat.br_eq is invalid @[cpath.scala 45:6]
    io.dat.inst is invalid @[cpath.scala 45:6]
    io.dmem.resp.bits.data is invalid @[cpath.scala 45:6]
    io.dmem.resp.valid is invalid @[cpath.scala 45:6]
    io.dmem.req.bits.typ is invalid @[cpath.scala 45:6]
    io.dmem.req.bits.fcn is invalid @[cpath.scala 45:6]
    io.dmem.req.bits.data is invalid @[cpath.scala 45:6]
    io.dmem.req.bits.addr is invalid @[cpath.scala 45:6]
    io.dmem.req.valid is invalid @[cpath.scala 45:6]
    io.dmem.req.ready is invalid @[cpath.scala 45:6]
    io.imem.resp.bits.data is invalid @[cpath.scala 45:6]
    io.imem.resp.valid is invalid @[cpath.scala 45:6]
    io.imem.req.bits.typ is invalid @[cpath.scala 45:6]
    io.imem.req.bits.fcn is invalid @[cpath.scala 45:6]
    io.imem.req.bits.data is invalid @[cpath.scala 45:6]
    io.imem.req.bits.addr is invalid @[cpath.scala 45:6]
    io.imem.req.valid is invalid @[cpath.scala 45:6]
    io.imem.req.ready is invalid @[cpath.scala 45:6]
    io.dcpath.halt is invalid @[cpath.scala 45:6]
    node _T_211 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_212 = eq(UInt<14>("h02003"), _T_211) @[Lookup.scala 9:38]
    node _T_215 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_216 = eq(UInt<2>("h03"), _T_215) @[Lookup.scala 9:38]
    node _T_219 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_220 = eq(UInt<15>("h04003"), _T_219) @[Lookup.scala 9:38]
    node _T_223 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_224 = eq(UInt<13>("h01003"), _T_223) @[Lookup.scala 9:38]
    node _T_227 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_228 = eq(UInt<15>("h05003"), _T_227) @[Lookup.scala 9:38]
    node _T_231 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_232 = eq(UInt<14>("h02023"), _T_231) @[Lookup.scala 9:38]
    node _T_235 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_236 = eq(UInt<6>("h023"), _T_235) @[Lookup.scala 9:38]
    node _T_239 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_240 = eq(UInt<13>("h01023"), _T_239) @[Lookup.scala 9:38]
    node _T_243 = and(io.dat.inst, UInt<7>("h07f")) @[Lookup.scala 9:38]
    node _T_244 = eq(UInt<5>("h017"), _T_243) @[Lookup.scala 9:38]
    node _T_247 = and(io.dat.inst, UInt<7>("h07f")) @[Lookup.scala 9:38]
    node _T_248 = eq(UInt<6>("h037"), _T_247) @[Lookup.scala 9:38]
    node _T_251 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_252 = eq(UInt<5>("h013"), _T_251) @[Lookup.scala 9:38]
    node _T_255 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_256 = eq(UInt<15>("h07013"), _T_255) @[Lookup.scala 9:38]
    node _T_259 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_260 = eq(UInt<15>("h06013"), _T_259) @[Lookup.scala 9:38]
    node _T_263 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_264 = eq(UInt<15>("h04013"), _T_263) @[Lookup.scala 9:38]
    node _T_267 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_268 = eq(UInt<14>("h02013"), _T_267) @[Lookup.scala 9:38]
    node _T_271 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_272 = eq(UInt<14>("h03013"), _T_271) @[Lookup.scala 9:38]
    node _T_275 = and(io.dat.inst, UInt<32>("h0fc00707f")) @[Lookup.scala 9:38]
    node _T_276 = eq(UInt<13>("h01013"), _T_275) @[Lookup.scala 9:38]
    node _T_279 = and(io.dat.inst, UInt<32>("h0fc00707f")) @[Lookup.scala 9:38]
    node _T_280 = eq(UInt<31>("h040005013"), _T_279) @[Lookup.scala 9:38]
    node _T_283 = and(io.dat.inst, UInt<32>("h0fc00707f")) @[Lookup.scala 9:38]
    node _T_284 = eq(UInt<15>("h05013"), _T_283) @[Lookup.scala 9:38]
    node _T_287 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_288 = eq(UInt<13>("h01033"), _T_287) @[Lookup.scala 9:38]
    node _T_291 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_292 = eq(UInt<6>("h033"), _T_291) @[Lookup.scala 9:38]
    node _T_295 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_296 = eq(UInt<31>("h040000033"), _T_295) @[Lookup.scala 9:38]
    node _T_299 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_300 = eq(UInt<14>("h02033"), _T_299) @[Lookup.scala 9:38]
    node _T_303 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_304 = eq(UInt<14>("h03033"), _T_303) @[Lookup.scala 9:38]
    node _T_307 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_308 = eq(UInt<15>("h07033"), _T_307) @[Lookup.scala 9:38]
    node _T_311 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_312 = eq(UInt<15>("h06033"), _T_311) @[Lookup.scala 9:38]
    node _T_315 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_316 = eq(UInt<15>("h04033"), _T_315) @[Lookup.scala 9:38]
    node _T_319 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_320 = eq(UInt<31>("h040005033"), _T_319) @[Lookup.scala 9:38]
    node _T_323 = and(io.dat.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_324 = eq(UInt<15>("h05033"), _T_323) @[Lookup.scala 9:38]
    node _T_327 = and(io.dat.inst, UInt<7>("h07f")) @[Lookup.scala 9:38]
    node _T_328 = eq(UInt<7>("h06f"), _T_327) @[Lookup.scala 9:38]
    node _T_331 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_332 = eq(UInt<7>("h067"), _T_331) @[Lookup.scala 9:38]
    node _T_335 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_336 = eq(UInt<7>("h063"), _T_335) @[Lookup.scala 9:38]
    node _T_339 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_340 = eq(UInt<13>("h01063"), _T_339) @[Lookup.scala 9:38]
    node _T_343 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_344 = eq(UInt<15>("h05063"), _T_343) @[Lookup.scala 9:38]
    node _T_347 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_348 = eq(UInt<15>("h07063"), _T_347) @[Lookup.scala 9:38]
    node _T_351 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_352 = eq(UInt<15>("h04063"), _T_351) @[Lookup.scala 9:38]
    node _T_355 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_356 = eq(UInt<15>("h06063"), _T_355) @[Lookup.scala 9:38]
    node _T_359 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_360 = eq(UInt<15>("h05073"), _T_359) @[Lookup.scala 9:38]
    node _T_363 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_364 = eq(UInt<15>("h06073"), _T_363) @[Lookup.scala 9:38]
    node _T_367 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_368 = eq(UInt<15>("h07073"), _T_367) @[Lookup.scala 9:38]
    node _T_371 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_372 = eq(UInt<13>("h01073"), _T_371) @[Lookup.scala 9:38]
    node _T_375 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_376 = eq(UInt<14>("h02073"), _T_375) @[Lookup.scala 9:38]
    node _T_379 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_380 = eq(UInt<14>("h03073"), _T_379) @[Lookup.scala 9:38]
    node _T_383 = and(io.dat.inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_384 = eq(UInt<7>("h073"), _T_383) @[Lookup.scala 9:38]
    node _T_387 = and(io.dat.inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_388 = eq(UInt<30>("h030200073"), _T_387) @[Lookup.scala 9:38]
    node _T_391 = and(io.dat.inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_392 = eq(UInt<31>("h07b200073"), _T_391) @[Lookup.scala 9:38]
    node _T_395 = and(io.dat.inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_396 = eq(UInt<21>("h0100073"), _T_395) @[Lookup.scala 9:38]
    node _T_399 = and(io.dat.inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_400 = eq(UInt<29>("h010500073"), _T_399) @[Lookup.scala 9:38]
    node _T_403 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_404 = eq(UInt<13>("h0100f"), _T_403) @[Lookup.scala 9:38]
    node _T_407 = and(io.dat.inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_408 = eq(UInt<4>("h0f"), _T_407) @[Lookup.scala 9:38]
    node _T_409 = mux(_T_408, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_410 = mux(_T_404, UInt<1>("h01"), _T_409) @[Lookup.scala 11:37]
    node _T_411 = mux(_T_400, UInt<1>("h01"), _T_410) @[Lookup.scala 11:37]
    node _T_412 = mux(_T_396, UInt<1>("h01"), _T_411) @[Lookup.scala 11:37]
    node _T_413 = mux(_T_392, UInt<1>("h01"), _T_412) @[Lookup.scala 11:37]
    node _T_414 = mux(_T_388, UInt<1>("h01"), _T_413) @[Lookup.scala 11:37]
    node _T_415 = mux(_T_384, UInt<1>("h01"), _T_414) @[Lookup.scala 11:37]
    node _T_416 = mux(_T_380, UInt<1>("h01"), _T_415) @[Lookup.scala 11:37]
    node _T_417 = mux(_T_376, UInt<1>("h01"), _T_416) @[Lookup.scala 11:37]
    node _T_418 = mux(_T_372, UInt<1>("h01"), _T_417) @[Lookup.scala 11:37]
    node _T_419 = mux(_T_368, UInt<1>("h01"), _T_418) @[Lookup.scala 11:37]
    node _T_420 = mux(_T_364, UInt<1>("h01"), _T_419) @[Lookup.scala 11:37]
    node _T_421 = mux(_T_360, UInt<1>("h01"), _T_420) @[Lookup.scala 11:37]
    node _T_422 = mux(_T_356, UInt<1>("h01"), _T_421) @[Lookup.scala 11:37]
    node _T_423 = mux(_T_352, UInt<1>("h01"), _T_422) @[Lookup.scala 11:37]
    node _T_424 = mux(_T_348, UInt<1>("h01"), _T_423) @[Lookup.scala 11:37]
    node _T_425 = mux(_T_344, UInt<1>("h01"), _T_424) @[Lookup.scala 11:37]
    node _T_426 = mux(_T_340, UInt<1>("h01"), _T_425) @[Lookup.scala 11:37]
    node _T_427 = mux(_T_336, UInt<1>("h01"), _T_426) @[Lookup.scala 11:37]
    node _T_428 = mux(_T_332, UInt<1>("h01"), _T_427) @[Lookup.scala 11:37]
    node _T_429 = mux(_T_328, UInt<1>("h01"), _T_428) @[Lookup.scala 11:37]
    node _T_430 = mux(_T_324, UInt<1>("h01"), _T_429) @[Lookup.scala 11:37]
    node _T_431 = mux(_T_320, UInt<1>("h01"), _T_430) @[Lookup.scala 11:37]
    node _T_432 = mux(_T_316, UInt<1>("h01"), _T_431) @[Lookup.scala 11:37]
    node _T_433 = mux(_T_312, UInt<1>("h01"), _T_432) @[Lookup.scala 11:37]
    node _T_434 = mux(_T_308, UInt<1>("h01"), _T_433) @[Lookup.scala 11:37]
    node _T_435 = mux(_T_304, UInt<1>("h01"), _T_434) @[Lookup.scala 11:37]
    node _T_436 = mux(_T_300, UInt<1>("h01"), _T_435) @[Lookup.scala 11:37]
    node _T_437 = mux(_T_296, UInt<1>("h01"), _T_436) @[Lookup.scala 11:37]
    node _T_438 = mux(_T_292, UInt<1>("h01"), _T_437) @[Lookup.scala 11:37]
    node _T_439 = mux(_T_288, UInt<1>("h01"), _T_438) @[Lookup.scala 11:37]
    node _T_440 = mux(_T_284, UInt<1>("h01"), _T_439) @[Lookup.scala 11:37]
    node _T_441 = mux(_T_280, UInt<1>("h01"), _T_440) @[Lookup.scala 11:37]
    node _T_442 = mux(_T_276, UInt<1>("h01"), _T_441) @[Lookup.scala 11:37]
    node _T_443 = mux(_T_272, UInt<1>("h01"), _T_442) @[Lookup.scala 11:37]
    node _T_444 = mux(_T_268, UInt<1>("h01"), _T_443) @[Lookup.scala 11:37]
    node _T_445 = mux(_T_264, UInt<1>("h01"), _T_444) @[Lookup.scala 11:37]
    node _T_446 = mux(_T_260, UInt<1>("h01"), _T_445) @[Lookup.scala 11:37]
    node _T_447 = mux(_T_256, UInt<1>("h01"), _T_446) @[Lookup.scala 11:37]
    node _T_448 = mux(_T_252, UInt<1>("h01"), _T_447) @[Lookup.scala 11:37]
    node _T_449 = mux(_T_248, UInt<1>("h01"), _T_448) @[Lookup.scala 11:37]
    node _T_450 = mux(_T_244, UInt<1>("h01"), _T_449) @[Lookup.scala 11:37]
    node _T_451 = mux(_T_240, UInt<1>("h01"), _T_450) @[Lookup.scala 11:37]
    node _T_452 = mux(_T_236, UInt<1>("h01"), _T_451) @[Lookup.scala 11:37]
    node _T_453 = mux(_T_232, UInt<1>("h01"), _T_452) @[Lookup.scala 11:37]
    node _T_454 = mux(_T_228, UInt<1>("h01"), _T_453) @[Lookup.scala 11:37]
    node _T_455 = mux(_T_224, UInt<1>("h01"), _T_454) @[Lookup.scala 11:37]
    node _T_456 = mux(_T_220, UInt<1>("h01"), _T_455) @[Lookup.scala 11:37]
    node _T_457 = mux(_T_216, UInt<1>("h01"), _T_456) @[Lookup.scala 11:37]
    node cs_val_inst = mux(_T_212, UInt<1>("h01"), _T_457) @[Lookup.scala 11:37]
    node _T_458 = mux(_T_408, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 11:37]
    node _T_459 = mux(_T_404, UInt<4>("h00"), _T_458) @[Lookup.scala 11:37]
    node _T_460 = mux(_T_400, UInt<4>("h00"), _T_459) @[Lookup.scala 11:37]
    node _T_461 = mux(_T_396, UInt<4>("h00"), _T_460) @[Lookup.scala 11:37]
    node _T_462 = mux(_T_392, UInt<4>("h00"), _T_461) @[Lookup.scala 11:37]
    node _T_463 = mux(_T_388, UInt<4>("h00"), _T_462) @[Lookup.scala 11:37]
    node _T_464 = mux(_T_384, UInt<4>("h00"), _T_463) @[Lookup.scala 11:37]
    node _T_465 = mux(_T_380, UInt<4>("h00"), _T_464) @[Lookup.scala 11:37]
    node _T_466 = mux(_T_376, UInt<4>("h00"), _T_465) @[Lookup.scala 11:37]
    node _T_467 = mux(_T_372, UInt<4>("h00"), _T_466) @[Lookup.scala 11:37]
    node _T_468 = mux(_T_368, UInt<4>("h00"), _T_467) @[Lookup.scala 11:37]
    node _T_469 = mux(_T_364, UInt<4>("h00"), _T_468) @[Lookup.scala 11:37]
    node _T_470 = mux(_T_360, UInt<4>("h00"), _T_469) @[Lookup.scala 11:37]
    node _T_471 = mux(_T_356, UInt<4>("h06"), _T_470) @[Lookup.scala 11:37]
    node _T_472 = mux(_T_352, UInt<4>("h05"), _T_471) @[Lookup.scala 11:37]
    node _T_473 = mux(_T_348, UInt<4>("h04"), _T_472) @[Lookup.scala 11:37]
    node _T_474 = mux(_T_344, UInt<4>("h03"), _T_473) @[Lookup.scala 11:37]
    node _T_475 = mux(_T_340, UInt<4>("h01"), _T_474) @[Lookup.scala 11:37]
    node _T_476 = mux(_T_336, UInt<4>("h02"), _T_475) @[Lookup.scala 11:37]
    node _T_477 = mux(_T_332, UInt<4>("h08"), _T_476) @[Lookup.scala 11:37]
    node _T_478 = mux(_T_328, UInt<4>("h07"), _T_477) @[Lookup.scala 11:37]
    node _T_479 = mux(_T_324, UInt<4>("h00"), _T_478) @[Lookup.scala 11:37]
    node _T_480 = mux(_T_320, UInt<4>("h00"), _T_479) @[Lookup.scala 11:37]
    node _T_481 = mux(_T_316, UInt<4>("h00"), _T_480) @[Lookup.scala 11:37]
    node _T_482 = mux(_T_312, UInt<4>("h00"), _T_481) @[Lookup.scala 11:37]
    node _T_483 = mux(_T_308, UInt<4>("h00"), _T_482) @[Lookup.scala 11:37]
    node _T_484 = mux(_T_304, UInt<4>("h00"), _T_483) @[Lookup.scala 11:37]
    node _T_485 = mux(_T_300, UInt<4>("h00"), _T_484) @[Lookup.scala 11:37]
    node _T_486 = mux(_T_296, UInt<4>("h00"), _T_485) @[Lookup.scala 11:37]
    node _T_487 = mux(_T_292, UInt<4>("h00"), _T_486) @[Lookup.scala 11:37]
    node _T_488 = mux(_T_288, UInt<4>("h00"), _T_487) @[Lookup.scala 11:37]
    node _T_489 = mux(_T_284, UInt<4>("h00"), _T_488) @[Lookup.scala 11:37]
    node _T_490 = mux(_T_280, UInt<4>("h00"), _T_489) @[Lookup.scala 11:37]
    node _T_491 = mux(_T_276, UInt<4>("h00"), _T_490) @[Lookup.scala 11:37]
    node _T_492 = mux(_T_272, UInt<4>("h00"), _T_491) @[Lookup.scala 11:37]
    node _T_493 = mux(_T_268, UInt<4>("h00"), _T_492) @[Lookup.scala 11:37]
    node _T_494 = mux(_T_264, UInt<4>("h00"), _T_493) @[Lookup.scala 11:37]
    node _T_495 = mux(_T_260, UInt<4>("h00"), _T_494) @[Lookup.scala 11:37]
    node _T_496 = mux(_T_256, UInt<4>("h00"), _T_495) @[Lookup.scala 11:37]
    node _T_497 = mux(_T_252, UInt<4>("h00"), _T_496) @[Lookup.scala 11:37]
    node _T_498 = mux(_T_248, UInt<4>("h00"), _T_497) @[Lookup.scala 11:37]
    node _T_499 = mux(_T_244, UInt<4>("h00"), _T_498) @[Lookup.scala 11:37]
    node _T_500 = mux(_T_240, UInt<4>("h00"), _T_499) @[Lookup.scala 11:37]
    node _T_501 = mux(_T_236, UInt<4>("h00"), _T_500) @[Lookup.scala 11:37]
    node _T_502 = mux(_T_232, UInt<4>("h00"), _T_501) @[Lookup.scala 11:37]
    node _T_503 = mux(_T_228, UInt<4>("h00"), _T_502) @[Lookup.scala 11:37]
    node _T_504 = mux(_T_224, UInt<4>("h00"), _T_503) @[Lookup.scala 11:37]
    node _T_505 = mux(_T_220, UInt<4>("h00"), _T_504) @[Lookup.scala 11:37]
    node _T_506 = mux(_T_216, UInt<4>("h00"), _T_505) @[Lookup.scala 11:37]
    node cs_br_type = mux(_T_212, UInt<4>("h00"), _T_506) @[Lookup.scala 11:37]
    node _T_507 = mux(_T_408, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 11:37]
    node _T_508 = mux(_T_404, UInt<2>("h00"), _T_507) @[Lookup.scala 11:37]
    node _T_509 = mux(_T_400, UInt<2>("h00"), _T_508) @[Lookup.scala 11:37]
    node _T_510 = mux(_T_396, UInt<2>("h00"), _T_509) @[Lookup.scala 11:37]
    node _T_511 = mux(_T_392, UInt<2>("h00"), _T_510) @[Lookup.scala 11:37]
    node _T_512 = mux(_T_388, UInt<2>("h00"), _T_511) @[Lookup.scala 11:37]
    node _T_513 = mux(_T_384, UInt<2>("h00"), _T_512) @[Lookup.scala 11:37]
    node _T_514 = mux(_T_380, UInt<2>("h00"), _T_513) @[Lookup.scala 11:37]
    node _T_515 = mux(_T_376, UInt<2>("h00"), _T_514) @[Lookup.scala 11:37]
    node _T_516 = mux(_T_372, UInt<2>("h00"), _T_515) @[Lookup.scala 11:37]
    node _T_517 = mux(_T_368, UInt<2>("h02"), _T_516) @[Lookup.scala 11:37]
    node _T_518 = mux(_T_364, UInt<2>("h02"), _T_517) @[Lookup.scala 11:37]
    node _T_519 = mux(_T_360, UInt<2>("h02"), _T_518) @[Lookup.scala 11:37]
    node _T_520 = mux(_T_356, UInt<2>("h00"), _T_519) @[Lookup.scala 11:37]
    node _T_521 = mux(_T_352, UInt<2>("h00"), _T_520) @[Lookup.scala 11:37]
    node _T_522 = mux(_T_348, UInt<2>("h00"), _T_521) @[Lookup.scala 11:37]
    node _T_523 = mux(_T_344, UInt<2>("h00"), _T_522) @[Lookup.scala 11:37]
    node _T_524 = mux(_T_340, UInt<2>("h00"), _T_523) @[Lookup.scala 11:37]
    node _T_525 = mux(_T_336, UInt<2>("h00"), _T_524) @[Lookup.scala 11:37]
    node _T_526 = mux(_T_332, UInt<2>("h00"), _T_525) @[Lookup.scala 11:37]
    node _T_527 = mux(_T_328, UInt<2>("h00"), _T_526) @[Lookup.scala 11:37]
    node _T_528 = mux(_T_324, UInt<2>("h00"), _T_527) @[Lookup.scala 11:37]
    node _T_529 = mux(_T_320, UInt<2>("h00"), _T_528) @[Lookup.scala 11:37]
    node _T_530 = mux(_T_316, UInt<2>("h00"), _T_529) @[Lookup.scala 11:37]
    node _T_531 = mux(_T_312, UInt<2>("h00"), _T_530) @[Lookup.scala 11:37]
    node _T_532 = mux(_T_308, UInt<2>("h00"), _T_531) @[Lookup.scala 11:37]
    node _T_533 = mux(_T_304, UInt<2>("h00"), _T_532) @[Lookup.scala 11:37]
    node _T_534 = mux(_T_300, UInt<2>("h00"), _T_533) @[Lookup.scala 11:37]
    node _T_535 = mux(_T_296, UInt<2>("h00"), _T_534) @[Lookup.scala 11:37]
    node _T_536 = mux(_T_292, UInt<2>("h00"), _T_535) @[Lookup.scala 11:37]
    node _T_537 = mux(_T_288, UInt<2>("h00"), _T_536) @[Lookup.scala 11:37]
    node _T_538 = mux(_T_284, UInt<2>("h00"), _T_537) @[Lookup.scala 11:37]
    node _T_539 = mux(_T_280, UInt<2>("h00"), _T_538) @[Lookup.scala 11:37]
    node _T_540 = mux(_T_276, UInt<2>("h00"), _T_539) @[Lookup.scala 11:37]
    node _T_541 = mux(_T_272, UInt<2>("h00"), _T_540) @[Lookup.scala 11:37]
    node _T_542 = mux(_T_268, UInt<2>("h00"), _T_541) @[Lookup.scala 11:37]
    node _T_543 = mux(_T_264, UInt<2>("h00"), _T_542) @[Lookup.scala 11:37]
    node _T_544 = mux(_T_260, UInt<2>("h00"), _T_543) @[Lookup.scala 11:37]
    node _T_545 = mux(_T_256, UInt<2>("h00"), _T_544) @[Lookup.scala 11:37]
    node _T_546 = mux(_T_252, UInt<2>("h00"), _T_545) @[Lookup.scala 11:37]
    node _T_547 = mux(_T_248, UInt<2>("h01"), _T_546) @[Lookup.scala 11:37]
    node _T_548 = mux(_T_244, UInt<2>("h01"), _T_547) @[Lookup.scala 11:37]
    node _T_549 = mux(_T_240, UInt<2>("h00"), _T_548) @[Lookup.scala 11:37]
    node _T_550 = mux(_T_236, UInt<2>("h00"), _T_549) @[Lookup.scala 11:37]
    node _T_551 = mux(_T_232, UInt<2>("h00"), _T_550) @[Lookup.scala 11:37]
    node _T_552 = mux(_T_228, UInt<2>("h00"), _T_551) @[Lookup.scala 11:37]
    node _T_553 = mux(_T_224, UInt<2>("h00"), _T_552) @[Lookup.scala 11:37]
    node _T_554 = mux(_T_220, UInt<2>("h00"), _T_553) @[Lookup.scala 11:37]
    node _T_555 = mux(_T_216, UInt<2>("h00"), _T_554) @[Lookup.scala 11:37]
    node cs_op1_sel = mux(_T_212, UInt<2>("h00"), _T_555) @[Lookup.scala 11:37]
    node _T_556 = mux(_T_408, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 11:37]
    node _T_557 = mux(_T_404, UInt<2>("h00"), _T_556) @[Lookup.scala 11:37]
    node _T_558 = mux(_T_400, UInt<2>("h00"), _T_557) @[Lookup.scala 11:37]
    node _T_559 = mux(_T_396, UInt<2>("h00"), _T_558) @[Lookup.scala 11:37]
    node _T_560 = mux(_T_392, UInt<2>("h00"), _T_559) @[Lookup.scala 11:37]
    node _T_561 = mux(_T_388, UInt<2>("h00"), _T_560) @[Lookup.scala 11:37]
    node _T_562 = mux(_T_384, UInt<2>("h00"), _T_561) @[Lookup.scala 11:37]
    node _T_563 = mux(_T_380, UInt<2>("h00"), _T_562) @[Lookup.scala 11:37]
    node _T_564 = mux(_T_376, UInt<2>("h00"), _T_563) @[Lookup.scala 11:37]
    node _T_565 = mux(_T_372, UInt<2>("h00"), _T_564) @[Lookup.scala 11:37]
    node _T_566 = mux(_T_368, UInt<2>("h00"), _T_565) @[Lookup.scala 11:37]
    node _T_567 = mux(_T_364, UInt<2>("h00"), _T_566) @[Lookup.scala 11:37]
    node _T_568 = mux(_T_360, UInt<2>("h00"), _T_567) @[Lookup.scala 11:37]
    node _T_569 = mux(_T_356, UInt<2>("h00"), _T_568) @[Lookup.scala 11:37]
    node _T_570 = mux(_T_352, UInt<2>("h00"), _T_569) @[Lookup.scala 11:37]
    node _T_571 = mux(_T_348, UInt<2>("h00"), _T_570) @[Lookup.scala 11:37]
    node _T_572 = mux(_T_344, UInt<2>("h00"), _T_571) @[Lookup.scala 11:37]
    node _T_573 = mux(_T_340, UInt<2>("h00"), _T_572) @[Lookup.scala 11:37]
    node _T_574 = mux(_T_336, UInt<2>("h00"), _T_573) @[Lookup.scala 11:37]
    node _T_575 = mux(_T_332, UInt<2>("h01"), _T_574) @[Lookup.scala 11:37]
    node _T_576 = mux(_T_328, UInt<2>("h00"), _T_575) @[Lookup.scala 11:37]
    node _T_577 = mux(_T_324, UInt<2>("h00"), _T_576) @[Lookup.scala 11:37]
    node _T_578 = mux(_T_320, UInt<2>("h00"), _T_577) @[Lookup.scala 11:37]
    node _T_579 = mux(_T_316, UInt<2>("h00"), _T_578) @[Lookup.scala 11:37]
    node _T_580 = mux(_T_312, UInt<2>("h00"), _T_579) @[Lookup.scala 11:37]
    node _T_581 = mux(_T_308, UInt<2>("h00"), _T_580) @[Lookup.scala 11:37]
    node _T_582 = mux(_T_304, UInt<2>("h00"), _T_581) @[Lookup.scala 11:37]
    node _T_583 = mux(_T_300, UInt<2>("h00"), _T_582) @[Lookup.scala 11:37]
    node _T_584 = mux(_T_296, UInt<2>("h00"), _T_583) @[Lookup.scala 11:37]
    node _T_585 = mux(_T_292, UInt<2>("h00"), _T_584) @[Lookup.scala 11:37]
    node _T_586 = mux(_T_288, UInt<2>("h00"), _T_585) @[Lookup.scala 11:37]
    node _T_587 = mux(_T_284, UInt<2>("h01"), _T_586) @[Lookup.scala 11:37]
    node _T_588 = mux(_T_280, UInt<2>("h01"), _T_587) @[Lookup.scala 11:37]
    node _T_589 = mux(_T_276, UInt<2>("h01"), _T_588) @[Lookup.scala 11:37]
    node _T_590 = mux(_T_272, UInt<2>("h01"), _T_589) @[Lookup.scala 11:37]
    node _T_591 = mux(_T_268, UInt<2>("h01"), _T_590) @[Lookup.scala 11:37]
    node _T_592 = mux(_T_264, UInt<2>("h01"), _T_591) @[Lookup.scala 11:37]
    node _T_593 = mux(_T_260, UInt<2>("h01"), _T_592) @[Lookup.scala 11:37]
    node _T_594 = mux(_T_256, UInt<2>("h01"), _T_593) @[Lookup.scala 11:37]
    node _T_595 = mux(_T_252, UInt<2>("h01"), _T_594) @[Lookup.scala 11:37]
    node _T_596 = mux(_T_248, UInt<2>("h00"), _T_595) @[Lookup.scala 11:37]
    node _T_597 = mux(_T_244, UInt<2>("h03"), _T_596) @[Lookup.scala 11:37]
    node _T_598 = mux(_T_240, UInt<2>("h02"), _T_597) @[Lookup.scala 11:37]
    node _T_599 = mux(_T_236, UInt<2>("h02"), _T_598) @[Lookup.scala 11:37]
    node _T_600 = mux(_T_232, UInt<2>("h02"), _T_599) @[Lookup.scala 11:37]
    node _T_601 = mux(_T_228, UInt<2>("h01"), _T_600) @[Lookup.scala 11:37]
    node _T_602 = mux(_T_224, UInt<2>("h01"), _T_601) @[Lookup.scala 11:37]
    node _T_603 = mux(_T_220, UInt<2>("h01"), _T_602) @[Lookup.scala 11:37]
    node _T_604 = mux(_T_216, UInt<2>("h01"), _T_603) @[Lookup.scala 11:37]
    node cs_op2_sel = mux(_T_212, UInt<2>("h01"), _T_604) @[Lookup.scala 11:37]
    node _T_605 = mux(_T_408, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 11:37]
    node _T_606 = mux(_T_404, UInt<4>("h00"), _T_605) @[Lookup.scala 11:37]
    node _T_607 = mux(_T_400, UInt<4>("h00"), _T_606) @[Lookup.scala 11:37]
    node _T_608 = mux(_T_396, UInt<4>("h00"), _T_607) @[Lookup.scala 11:37]
    node _T_609 = mux(_T_392, UInt<4>("h00"), _T_608) @[Lookup.scala 11:37]
    node _T_610 = mux(_T_388, UInt<4>("h00"), _T_609) @[Lookup.scala 11:37]
    node _T_611 = mux(_T_384, UInt<4>("h00"), _T_610) @[Lookup.scala 11:37]
    node _T_612 = mux(_T_380, UInt<4>("h0b"), _T_611) @[Lookup.scala 11:37]
    node _T_613 = mux(_T_376, UInt<4>("h0b"), _T_612) @[Lookup.scala 11:37]
    node _T_614 = mux(_T_372, UInt<4>("h0b"), _T_613) @[Lookup.scala 11:37]
    node _T_615 = mux(_T_368, UInt<4>("h0b"), _T_614) @[Lookup.scala 11:37]
    node _T_616 = mux(_T_364, UInt<4>("h0b"), _T_615) @[Lookup.scala 11:37]
    node _T_617 = mux(_T_360, UInt<4>("h0b"), _T_616) @[Lookup.scala 11:37]
    node _T_618 = mux(_T_356, UInt<4>("h00"), _T_617) @[Lookup.scala 11:37]
    node _T_619 = mux(_T_352, UInt<4>("h00"), _T_618) @[Lookup.scala 11:37]
    node _T_620 = mux(_T_348, UInt<4>("h00"), _T_619) @[Lookup.scala 11:37]
    node _T_621 = mux(_T_344, UInt<4>("h00"), _T_620) @[Lookup.scala 11:37]
    node _T_622 = mux(_T_340, UInt<4>("h00"), _T_621) @[Lookup.scala 11:37]
    node _T_623 = mux(_T_336, UInt<4>("h00"), _T_622) @[Lookup.scala 11:37]
    node _T_624 = mux(_T_332, UInt<4>("h00"), _T_623) @[Lookup.scala 11:37]
    node _T_625 = mux(_T_328, UInt<4>("h00"), _T_624) @[Lookup.scala 11:37]
    node _T_626 = mux(_T_324, UInt<4>("h04"), _T_625) @[Lookup.scala 11:37]
    node _T_627 = mux(_T_320, UInt<4>("h05"), _T_626) @[Lookup.scala 11:37]
    node _T_628 = mux(_T_316, UInt<4>("h08"), _T_627) @[Lookup.scala 11:37]
    node _T_629 = mux(_T_312, UInt<4>("h07"), _T_628) @[Lookup.scala 11:37]
    node _T_630 = mux(_T_308, UInt<4>("h06"), _T_629) @[Lookup.scala 11:37]
    node _T_631 = mux(_T_304, UInt<4>("h0a"), _T_630) @[Lookup.scala 11:37]
    node _T_632 = mux(_T_300, UInt<4>("h09"), _T_631) @[Lookup.scala 11:37]
    node _T_633 = mux(_T_296, UInt<4>("h02"), _T_632) @[Lookup.scala 11:37]
    node _T_634 = mux(_T_292, UInt<4>("h01"), _T_633) @[Lookup.scala 11:37]
    node _T_635 = mux(_T_288, UInt<4>("h03"), _T_634) @[Lookup.scala 11:37]
    node _T_636 = mux(_T_284, UInt<4>("h04"), _T_635) @[Lookup.scala 11:37]
    node _T_637 = mux(_T_280, UInt<4>("h05"), _T_636) @[Lookup.scala 11:37]
    node _T_638 = mux(_T_276, UInt<4>("h03"), _T_637) @[Lookup.scala 11:37]
    node _T_639 = mux(_T_272, UInt<4>("h0a"), _T_638) @[Lookup.scala 11:37]
    node _T_640 = mux(_T_268, UInt<4>("h09"), _T_639) @[Lookup.scala 11:37]
    node _T_641 = mux(_T_264, UInt<4>("h08"), _T_640) @[Lookup.scala 11:37]
    node _T_642 = mux(_T_260, UInt<4>("h07"), _T_641) @[Lookup.scala 11:37]
    node _T_643 = mux(_T_256, UInt<4>("h06"), _T_642) @[Lookup.scala 11:37]
    node _T_644 = mux(_T_252, UInt<4>("h01"), _T_643) @[Lookup.scala 11:37]
    node _T_645 = mux(_T_248, UInt<4>("h0b"), _T_644) @[Lookup.scala 11:37]
    node _T_646 = mux(_T_244, UInt<4>("h01"), _T_645) @[Lookup.scala 11:37]
    node _T_647 = mux(_T_240, UInt<4>("h01"), _T_646) @[Lookup.scala 11:37]
    node _T_648 = mux(_T_236, UInt<4>("h01"), _T_647) @[Lookup.scala 11:37]
    node _T_649 = mux(_T_232, UInt<4>("h01"), _T_648) @[Lookup.scala 11:37]
    node _T_650 = mux(_T_228, UInt<4>("h01"), _T_649) @[Lookup.scala 11:37]
    node _T_651 = mux(_T_224, UInt<4>("h01"), _T_650) @[Lookup.scala 11:37]
    node _T_652 = mux(_T_220, UInt<4>("h01"), _T_651) @[Lookup.scala 11:37]
    node _T_653 = mux(_T_216, UInt<4>("h01"), _T_652) @[Lookup.scala 11:37]
    node cs0_0 = mux(_T_212, UInt<4>("h01"), _T_653) @[Lookup.scala 11:37]
    node _T_654 = mux(_T_408, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 11:37]
    node _T_655 = mux(_T_404, UInt<2>("h00"), _T_654) @[Lookup.scala 11:37]
    node _T_656 = mux(_T_400, UInt<2>("h00"), _T_655) @[Lookup.scala 11:37]
    node _T_657 = mux(_T_396, UInt<2>("h00"), _T_656) @[Lookup.scala 11:37]
    node _T_658 = mux(_T_392, UInt<2>("h00"), _T_657) @[Lookup.scala 11:37]
    node _T_659 = mux(_T_388, UInt<2>("h00"), _T_658) @[Lookup.scala 11:37]
    node _T_660 = mux(_T_384, UInt<2>("h00"), _T_659) @[Lookup.scala 11:37]
    node _T_661 = mux(_T_380, UInt<2>("h03"), _T_660) @[Lookup.scala 11:37]
    node _T_662 = mux(_T_376, UInt<2>("h03"), _T_661) @[Lookup.scala 11:37]
    node _T_663 = mux(_T_372, UInt<2>("h03"), _T_662) @[Lookup.scala 11:37]
    node _T_664 = mux(_T_368, UInt<2>("h03"), _T_663) @[Lookup.scala 11:37]
    node _T_665 = mux(_T_364, UInt<2>("h03"), _T_664) @[Lookup.scala 11:37]
    node _T_666 = mux(_T_360, UInt<2>("h03"), _T_665) @[Lookup.scala 11:37]
    node _T_667 = mux(_T_356, UInt<2>("h00"), _T_666) @[Lookup.scala 11:37]
    node _T_668 = mux(_T_352, UInt<2>("h00"), _T_667) @[Lookup.scala 11:37]
    node _T_669 = mux(_T_348, UInt<2>("h00"), _T_668) @[Lookup.scala 11:37]
    node _T_670 = mux(_T_344, UInt<2>("h00"), _T_669) @[Lookup.scala 11:37]
    node _T_671 = mux(_T_340, UInt<2>("h00"), _T_670) @[Lookup.scala 11:37]
    node _T_672 = mux(_T_336, UInt<2>("h00"), _T_671) @[Lookup.scala 11:37]
    node _T_673 = mux(_T_332, UInt<2>("h02"), _T_672) @[Lookup.scala 11:37]
    node _T_674 = mux(_T_328, UInt<2>("h02"), _T_673) @[Lookup.scala 11:37]
    node _T_675 = mux(_T_324, UInt<2>("h00"), _T_674) @[Lookup.scala 11:37]
    node _T_676 = mux(_T_320, UInt<2>("h00"), _T_675) @[Lookup.scala 11:37]
    node _T_677 = mux(_T_316, UInt<2>("h00"), _T_676) @[Lookup.scala 11:37]
    node _T_678 = mux(_T_312, UInt<2>("h00"), _T_677) @[Lookup.scala 11:37]
    node _T_679 = mux(_T_308, UInt<2>("h00"), _T_678) @[Lookup.scala 11:37]
    node _T_680 = mux(_T_304, UInt<2>("h00"), _T_679) @[Lookup.scala 11:37]
    node _T_681 = mux(_T_300, UInt<2>("h00"), _T_680) @[Lookup.scala 11:37]
    node _T_682 = mux(_T_296, UInt<2>("h00"), _T_681) @[Lookup.scala 11:37]
    node _T_683 = mux(_T_292, UInt<2>("h00"), _T_682) @[Lookup.scala 11:37]
    node _T_684 = mux(_T_288, UInt<2>("h00"), _T_683) @[Lookup.scala 11:37]
    node _T_685 = mux(_T_284, UInt<2>("h00"), _T_684) @[Lookup.scala 11:37]
    node _T_686 = mux(_T_280, UInt<2>("h00"), _T_685) @[Lookup.scala 11:37]
    node _T_687 = mux(_T_276, UInt<2>("h00"), _T_686) @[Lookup.scala 11:37]
    node _T_688 = mux(_T_272, UInt<2>("h00"), _T_687) @[Lookup.scala 11:37]
    node _T_689 = mux(_T_268, UInt<2>("h00"), _T_688) @[Lookup.scala 11:37]
    node _T_690 = mux(_T_264, UInt<2>("h00"), _T_689) @[Lookup.scala 11:37]
    node _T_691 = mux(_T_260, UInt<2>("h00"), _T_690) @[Lookup.scala 11:37]
    node _T_692 = mux(_T_256, UInt<2>("h00"), _T_691) @[Lookup.scala 11:37]
    node _T_693 = mux(_T_252, UInt<2>("h00"), _T_692) @[Lookup.scala 11:37]
    node _T_694 = mux(_T_248, UInt<2>("h00"), _T_693) @[Lookup.scala 11:37]
    node _T_695 = mux(_T_244, UInt<2>("h00"), _T_694) @[Lookup.scala 11:37]
    node _T_696 = mux(_T_240, UInt<2>("h00"), _T_695) @[Lookup.scala 11:37]
    node _T_697 = mux(_T_236, UInt<2>("h00"), _T_696) @[Lookup.scala 11:37]
    node _T_698 = mux(_T_232, UInt<2>("h00"), _T_697) @[Lookup.scala 11:37]
    node _T_699 = mux(_T_228, UInt<2>("h01"), _T_698) @[Lookup.scala 11:37]
    node _T_700 = mux(_T_224, UInt<2>("h01"), _T_699) @[Lookup.scala 11:37]
    node _T_701 = mux(_T_220, UInt<2>("h01"), _T_700) @[Lookup.scala 11:37]
    node _T_702 = mux(_T_216, UInt<2>("h01"), _T_701) @[Lookup.scala 11:37]
    node cs0_1 = mux(_T_212, UInt<2>("h01"), _T_702) @[Lookup.scala 11:37]
    node _T_703 = mux(_T_408, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_704 = mux(_T_404, UInt<1>("h00"), _T_703) @[Lookup.scala 11:37]
    node _T_705 = mux(_T_400, UInt<1>("h00"), _T_704) @[Lookup.scala 11:37]
    node _T_706 = mux(_T_396, UInt<1>("h00"), _T_705) @[Lookup.scala 11:37]
    node _T_707 = mux(_T_392, UInt<1>("h00"), _T_706) @[Lookup.scala 11:37]
    node _T_708 = mux(_T_388, UInt<1>("h00"), _T_707) @[Lookup.scala 11:37]
    node _T_709 = mux(_T_384, UInt<1>("h00"), _T_708) @[Lookup.scala 11:37]
    node _T_710 = mux(_T_380, UInt<1>("h01"), _T_709) @[Lookup.scala 11:37]
    node _T_711 = mux(_T_376, UInt<1>("h01"), _T_710) @[Lookup.scala 11:37]
    node _T_712 = mux(_T_372, UInt<1>("h01"), _T_711) @[Lookup.scala 11:37]
    node _T_713 = mux(_T_368, UInt<1>("h01"), _T_712) @[Lookup.scala 11:37]
    node _T_714 = mux(_T_364, UInt<1>("h01"), _T_713) @[Lookup.scala 11:37]
    node _T_715 = mux(_T_360, UInt<1>("h01"), _T_714) @[Lookup.scala 11:37]
    node _T_716 = mux(_T_356, UInt<1>("h00"), _T_715) @[Lookup.scala 11:37]
    node _T_717 = mux(_T_352, UInt<1>("h00"), _T_716) @[Lookup.scala 11:37]
    node _T_718 = mux(_T_348, UInt<1>("h00"), _T_717) @[Lookup.scala 11:37]
    node _T_719 = mux(_T_344, UInt<1>("h00"), _T_718) @[Lookup.scala 11:37]
    node _T_720 = mux(_T_340, UInt<1>("h00"), _T_719) @[Lookup.scala 11:37]
    node _T_721 = mux(_T_336, UInt<1>("h00"), _T_720) @[Lookup.scala 11:37]
    node _T_722 = mux(_T_332, UInt<1>("h01"), _T_721) @[Lookup.scala 11:37]
    node _T_723 = mux(_T_328, UInt<1>("h01"), _T_722) @[Lookup.scala 11:37]
    node _T_724 = mux(_T_324, UInt<1>("h01"), _T_723) @[Lookup.scala 11:37]
    node _T_725 = mux(_T_320, UInt<1>("h01"), _T_724) @[Lookup.scala 11:37]
    node _T_726 = mux(_T_316, UInt<1>("h01"), _T_725) @[Lookup.scala 11:37]
    node _T_727 = mux(_T_312, UInt<1>("h01"), _T_726) @[Lookup.scala 11:37]
    node _T_728 = mux(_T_308, UInt<1>("h01"), _T_727) @[Lookup.scala 11:37]
    node _T_729 = mux(_T_304, UInt<1>("h01"), _T_728) @[Lookup.scala 11:37]
    node _T_730 = mux(_T_300, UInt<1>("h01"), _T_729) @[Lookup.scala 11:37]
    node _T_731 = mux(_T_296, UInt<1>("h01"), _T_730) @[Lookup.scala 11:37]
    node _T_732 = mux(_T_292, UInt<1>("h01"), _T_731) @[Lookup.scala 11:37]
    node _T_733 = mux(_T_288, UInt<1>("h01"), _T_732) @[Lookup.scala 11:37]
    node _T_734 = mux(_T_284, UInt<1>("h01"), _T_733) @[Lookup.scala 11:37]
    node _T_735 = mux(_T_280, UInt<1>("h01"), _T_734) @[Lookup.scala 11:37]
    node _T_736 = mux(_T_276, UInt<1>("h01"), _T_735) @[Lookup.scala 11:37]
    node _T_737 = mux(_T_272, UInt<1>("h01"), _T_736) @[Lookup.scala 11:37]
    node _T_738 = mux(_T_268, UInt<1>("h01"), _T_737) @[Lookup.scala 11:37]
    node _T_739 = mux(_T_264, UInt<1>("h01"), _T_738) @[Lookup.scala 11:37]
    node _T_740 = mux(_T_260, UInt<1>("h01"), _T_739) @[Lookup.scala 11:37]
    node _T_741 = mux(_T_256, UInt<1>("h01"), _T_740) @[Lookup.scala 11:37]
    node _T_742 = mux(_T_252, UInt<1>("h01"), _T_741) @[Lookup.scala 11:37]
    node _T_743 = mux(_T_248, UInt<1>("h01"), _T_742) @[Lookup.scala 11:37]
    node _T_744 = mux(_T_244, UInt<1>("h01"), _T_743) @[Lookup.scala 11:37]
    node _T_745 = mux(_T_240, UInt<1>("h00"), _T_744) @[Lookup.scala 11:37]
    node _T_746 = mux(_T_236, UInt<1>("h00"), _T_745) @[Lookup.scala 11:37]
    node _T_747 = mux(_T_232, UInt<1>("h00"), _T_746) @[Lookup.scala 11:37]
    node _T_748 = mux(_T_228, UInt<1>("h01"), _T_747) @[Lookup.scala 11:37]
    node _T_749 = mux(_T_224, UInt<1>("h01"), _T_748) @[Lookup.scala 11:37]
    node _T_750 = mux(_T_220, UInt<1>("h01"), _T_749) @[Lookup.scala 11:37]
    node _T_751 = mux(_T_216, UInt<1>("h01"), _T_750) @[Lookup.scala 11:37]
    node cs0_2 = mux(_T_212, UInt<1>("h01"), _T_751) @[Lookup.scala 11:37]
    node _T_752 = mux(_T_408, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_753 = mux(_T_404, UInt<1>("h00"), _T_752) @[Lookup.scala 11:37]
    node _T_754 = mux(_T_400, UInt<1>("h00"), _T_753) @[Lookup.scala 11:37]
    node _T_755 = mux(_T_396, UInt<1>("h00"), _T_754) @[Lookup.scala 11:37]
    node _T_756 = mux(_T_392, UInt<1>("h00"), _T_755) @[Lookup.scala 11:37]
    node _T_757 = mux(_T_388, UInt<1>("h00"), _T_756) @[Lookup.scala 11:37]
    node _T_758 = mux(_T_384, UInt<1>("h00"), _T_757) @[Lookup.scala 11:37]
    node _T_759 = mux(_T_380, UInt<1>("h00"), _T_758) @[Lookup.scala 11:37]
    node _T_760 = mux(_T_376, UInt<1>("h00"), _T_759) @[Lookup.scala 11:37]
    node _T_761 = mux(_T_372, UInt<1>("h00"), _T_760) @[Lookup.scala 11:37]
    node _T_762 = mux(_T_368, UInt<1>("h00"), _T_761) @[Lookup.scala 11:37]
    node _T_763 = mux(_T_364, UInt<1>("h00"), _T_762) @[Lookup.scala 11:37]
    node _T_764 = mux(_T_360, UInt<1>("h00"), _T_763) @[Lookup.scala 11:37]
    node _T_765 = mux(_T_356, UInt<1>("h00"), _T_764) @[Lookup.scala 11:37]
    node _T_766 = mux(_T_352, UInt<1>("h00"), _T_765) @[Lookup.scala 11:37]
    node _T_767 = mux(_T_348, UInt<1>("h00"), _T_766) @[Lookup.scala 11:37]
    node _T_768 = mux(_T_344, UInt<1>("h00"), _T_767) @[Lookup.scala 11:37]
    node _T_769 = mux(_T_340, UInt<1>("h00"), _T_768) @[Lookup.scala 11:37]
    node _T_770 = mux(_T_336, UInt<1>("h00"), _T_769) @[Lookup.scala 11:37]
    node _T_771 = mux(_T_332, UInt<1>("h00"), _T_770) @[Lookup.scala 11:37]
    node _T_772 = mux(_T_328, UInt<1>("h00"), _T_771) @[Lookup.scala 11:37]
    node _T_773 = mux(_T_324, UInt<1>("h00"), _T_772) @[Lookup.scala 11:37]
    node _T_774 = mux(_T_320, UInt<1>("h00"), _T_773) @[Lookup.scala 11:37]
    node _T_775 = mux(_T_316, UInt<1>("h00"), _T_774) @[Lookup.scala 11:37]
    node _T_776 = mux(_T_312, UInt<1>("h00"), _T_775) @[Lookup.scala 11:37]
    node _T_777 = mux(_T_308, UInt<1>("h00"), _T_776) @[Lookup.scala 11:37]
    node _T_778 = mux(_T_304, UInt<1>("h00"), _T_777) @[Lookup.scala 11:37]
    node _T_779 = mux(_T_300, UInt<1>("h00"), _T_778) @[Lookup.scala 11:37]
    node _T_780 = mux(_T_296, UInt<1>("h00"), _T_779) @[Lookup.scala 11:37]
    node _T_781 = mux(_T_292, UInt<1>("h00"), _T_780) @[Lookup.scala 11:37]
    node _T_782 = mux(_T_288, UInt<1>("h00"), _T_781) @[Lookup.scala 11:37]
    node _T_783 = mux(_T_284, UInt<1>("h00"), _T_782) @[Lookup.scala 11:37]
    node _T_784 = mux(_T_280, UInt<1>("h00"), _T_783) @[Lookup.scala 11:37]
    node _T_785 = mux(_T_276, UInt<1>("h00"), _T_784) @[Lookup.scala 11:37]
    node _T_786 = mux(_T_272, UInt<1>("h00"), _T_785) @[Lookup.scala 11:37]
    node _T_787 = mux(_T_268, UInt<1>("h00"), _T_786) @[Lookup.scala 11:37]
    node _T_788 = mux(_T_264, UInt<1>("h00"), _T_787) @[Lookup.scala 11:37]
    node _T_789 = mux(_T_260, UInt<1>("h00"), _T_788) @[Lookup.scala 11:37]
    node _T_790 = mux(_T_256, UInt<1>("h00"), _T_789) @[Lookup.scala 11:37]
    node _T_791 = mux(_T_252, UInt<1>("h00"), _T_790) @[Lookup.scala 11:37]
    node _T_792 = mux(_T_248, UInt<1>("h00"), _T_791) @[Lookup.scala 11:37]
    node _T_793 = mux(_T_244, UInt<1>("h00"), _T_792) @[Lookup.scala 11:37]
    node _T_794 = mux(_T_240, UInt<1>("h01"), _T_793) @[Lookup.scala 11:37]
    node _T_795 = mux(_T_236, UInt<1>("h01"), _T_794) @[Lookup.scala 11:37]
    node _T_796 = mux(_T_232, UInt<1>("h01"), _T_795) @[Lookup.scala 11:37]
    node _T_797 = mux(_T_228, UInt<1>("h01"), _T_796) @[Lookup.scala 11:37]
    node _T_798 = mux(_T_224, UInt<1>("h01"), _T_797) @[Lookup.scala 11:37]
    node _T_799 = mux(_T_220, UInt<1>("h01"), _T_798) @[Lookup.scala 11:37]
    node _T_800 = mux(_T_216, UInt<1>("h01"), _T_799) @[Lookup.scala 11:37]
    node cs0_3 = mux(_T_212, UInt<1>("h01"), _T_800) @[Lookup.scala 11:37]
    node _T_801 = mux(_T_408, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_802 = mux(_T_404, UInt<1>("h00"), _T_801) @[Lookup.scala 11:37]
    node _T_803 = mux(_T_400, UInt<1>("h00"), _T_802) @[Lookup.scala 11:37]
    node _T_804 = mux(_T_396, UInt<1>("h00"), _T_803) @[Lookup.scala 11:37]
    node _T_805 = mux(_T_392, UInt<1>("h00"), _T_804) @[Lookup.scala 11:37]
    node _T_806 = mux(_T_388, UInt<1>("h00"), _T_805) @[Lookup.scala 11:37]
    node _T_807 = mux(_T_384, UInt<1>("h00"), _T_806) @[Lookup.scala 11:37]
    node _T_808 = mux(_T_380, UInt<1>("h00"), _T_807) @[Lookup.scala 11:37]
    node _T_809 = mux(_T_376, UInt<1>("h00"), _T_808) @[Lookup.scala 11:37]
    node _T_810 = mux(_T_372, UInt<1>("h00"), _T_809) @[Lookup.scala 11:37]
    node _T_811 = mux(_T_368, UInt<1>("h00"), _T_810) @[Lookup.scala 11:37]
    node _T_812 = mux(_T_364, UInt<1>("h00"), _T_811) @[Lookup.scala 11:37]
    node _T_813 = mux(_T_360, UInt<1>("h00"), _T_812) @[Lookup.scala 11:37]
    node _T_814 = mux(_T_356, UInt<1>("h00"), _T_813) @[Lookup.scala 11:37]
    node _T_815 = mux(_T_352, UInt<1>("h00"), _T_814) @[Lookup.scala 11:37]
    node _T_816 = mux(_T_348, UInt<1>("h00"), _T_815) @[Lookup.scala 11:37]
    node _T_817 = mux(_T_344, UInt<1>("h00"), _T_816) @[Lookup.scala 11:37]
    node _T_818 = mux(_T_340, UInt<1>("h00"), _T_817) @[Lookup.scala 11:37]
    node _T_819 = mux(_T_336, UInt<1>("h00"), _T_818) @[Lookup.scala 11:37]
    node _T_820 = mux(_T_332, UInt<1>("h00"), _T_819) @[Lookup.scala 11:37]
    node _T_821 = mux(_T_328, UInt<1>("h00"), _T_820) @[Lookup.scala 11:37]
    node _T_822 = mux(_T_324, UInt<1>("h00"), _T_821) @[Lookup.scala 11:37]
    node _T_823 = mux(_T_320, UInt<1>("h00"), _T_822) @[Lookup.scala 11:37]
    node _T_824 = mux(_T_316, UInt<1>("h00"), _T_823) @[Lookup.scala 11:37]
    node _T_825 = mux(_T_312, UInt<1>("h00"), _T_824) @[Lookup.scala 11:37]
    node _T_826 = mux(_T_308, UInt<1>("h00"), _T_825) @[Lookup.scala 11:37]
    node _T_827 = mux(_T_304, UInt<1>("h00"), _T_826) @[Lookup.scala 11:37]
    node _T_828 = mux(_T_300, UInt<1>("h00"), _T_827) @[Lookup.scala 11:37]
    node _T_829 = mux(_T_296, UInt<1>("h00"), _T_828) @[Lookup.scala 11:37]
    node _T_830 = mux(_T_292, UInt<1>("h00"), _T_829) @[Lookup.scala 11:37]
    node _T_831 = mux(_T_288, UInt<1>("h00"), _T_830) @[Lookup.scala 11:37]
    node _T_832 = mux(_T_284, UInt<1>("h00"), _T_831) @[Lookup.scala 11:37]
    node _T_833 = mux(_T_280, UInt<1>("h00"), _T_832) @[Lookup.scala 11:37]
    node _T_834 = mux(_T_276, UInt<1>("h00"), _T_833) @[Lookup.scala 11:37]
    node _T_835 = mux(_T_272, UInt<1>("h00"), _T_834) @[Lookup.scala 11:37]
    node _T_836 = mux(_T_268, UInt<1>("h00"), _T_835) @[Lookup.scala 11:37]
    node _T_837 = mux(_T_264, UInt<1>("h00"), _T_836) @[Lookup.scala 11:37]
    node _T_838 = mux(_T_260, UInt<1>("h00"), _T_837) @[Lookup.scala 11:37]
    node _T_839 = mux(_T_256, UInt<1>("h00"), _T_838) @[Lookup.scala 11:37]
    node _T_840 = mux(_T_252, UInt<1>("h00"), _T_839) @[Lookup.scala 11:37]
    node _T_841 = mux(_T_248, UInt<1>("h00"), _T_840) @[Lookup.scala 11:37]
    node _T_842 = mux(_T_244, UInt<1>("h00"), _T_841) @[Lookup.scala 11:37]
    node _T_843 = mux(_T_240, UInt<1>("h01"), _T_842) @[Lookup.scala 11:37]
    node _T_844 = mux(_T_236, UInt<1>("h01"), _T_843) @[Lookup.scala 11:37]
    node _T_845 = mux(_T_232, UInt<1>("h01"), _T_844) @[Lookup.scala 11:37]
    node _T_846 = mux(_T_228, UInt<1>("h00"), _T_845) @[Lookup.scala 11:37]
    node _T_847 = mux(_T_224, UInt<1>("h00"), _T_846) @[Lookup.scala 11:37]
    node _T_848 = mux(_T_220, UInt<1>("h00"), _T_847) @[Lookup.scala 11:37]
    node _T_849 = mux(_T_216, UInt<1>("h00"), _T_848) @[Lookup.scala 11:37]
    node cs0_4 = mux(_T_212, UInt<1>("h00"), _T_849) @[Lookup.scala 11:37]
    node _T_850 = mux(_T_408, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 11:37]
    node _T_851 = mux(_T_404, UInt<3>("h00"), _T_850) @[Lookup.scala 11:37]
    node _T_852 = mux(_T_400, UInt<3>("h00"), _T_851) @[Lookup.scala 11:37]
    node _T_853 = mux(_T_396, UInt<3>("h00"), _T_852) @[Lookup.scala 11:37]
    node _T_854 = mux(_T_392, UInt<3>("h00"), _T_853) @[Lookup.scala 11:37]
    node _T_855 = mux(_T_388, UInt<3>("h00"), _T_854) @[Lookup.scala 11:37]
    node _T_856 = mux(_T_384, UInt<3>("h00"), _T_855) @[Lookup.scala 11:37]
    node _T_857 = mux(_T_380, UInt<3>("h00"), _T_856) @[Lookup.scala 11:37]
    node _T_858 = mux(_T_376, UInt<3>("h00"), _T_857) @[Lookup.scala 11:37]
    node _T_859 = mux(_T_372, UInt<3>("h00"), _T_858) @[Lookup.scala 11:37]
    node _T_860 = mux(_T_368, UInt<3>("h00"), _T_859) @[Lookup.scala 11:37]
    node _T_861 = mux(_T_364, UInt<3>("h00"), _T_860) @[Lookup.scala 11:37]
    node _T_862 = mux(_T_360, UInt<3>("h00"), _T_861) @[Lookup.scala 11:37]
    node _T_863 = mux(_T_356, UInt<3>("h00"), _T_862) @[Lookup.scala 11:37]
    node _T_864 = mux(_T_352, UInt<3>("h00"), _T_863) @[Lookup.scala 11:37]
    node _T_865 = mux(_T_348, UInt<3>("h00"), _T_864) @[Lookup.scala 11:37]
    node _T_866 = mux(_T_344, UInt<3>("h00"), _T_865) @[Lookup.scala 11:37]
    node _T_867 = mux(_T_340, UInt<3>("h00"), _T_866) @[Lookup.scala 11:37]
    node _T_868 = mux(_T_336, UInt<3>("h00"), _T_867) @[Lookup.scala 11:37]
    node _T_869 = mux(_T_332, UInt<3>("h00"), _T_868) @[Lookup.scala 11:37]
    node _T_870 = mux(_T_328, UInt<3>("h00"), _T_869) @[Lookup.scala 11:37]
    node _T_871 = mux(_T_324, UInt<3>("h00"), _T_870) @[Lookup.scala 11:37]
    node _T_872 = mux(_T_320, UInt<3>("h00"), _T_871) @[Lookup.scala 11:37]
    node _T_873 = mux(_T_316, UInt<3>("h00"), _T_872) @[Lookup.scala 11:37]
    node _T_874 = mux(_T_312, UInt<3>("h00"), _T_873) @[Lookup.scala 11:37]
    node _T_875 = mux(_T_308, UInt<3>("h00"), _T_874) @[Lookup.scala 11:37]
    node _T_876 = mux(_T_304, UInt<3>("h00"), _T_875) @[Lookup.scala 11:37]
    node _T_877 = mux(_T_300, UInt<3>("h00"), _T_876) @[Lookup.scala 11:37]
    node _T_878 = mux(_T_296, UInt<3>("h00"), _T_877) @[Lookup.scala 11:37]
    node _T_879 = mux(_T_292, UInt<3>("h00"), _T_878) @[Lookup.scala 11:37]
    node _T_880 = mux(_T_288, UInt<3>("h00"), _T_879) @[Lookup.scala 11:37]
    node _T_881 = mux(_T_284, UInt<3>("h00"), _T_880) @[Lookup.scala 11:37]
    node _T_882 = mux(_T_280, UInt<3>("h00"), _T_881) @[Lookup.scala 11:37]
    node _T_883 = mux(_T_276, UInt<3>("h00"), _T_882) @[Lookup.scala 11:37]
    node _T_884 = mux(_T_272, UInt<3>("h00"), _T_883) @[Lookup.scala 11:37]
    node _T_885 = mux(_T_268, UInt<3>("h00"), _T_884) @[Lookup.scala 11:37]
    node _T_886 = mux(_T_264, UInt<3>("h00"), _T_885) @[Lookup.scala 11:37]
    node _T_887 = mux(_T_260, UInt<3>("h00"), _T_886) @[Lookup.scala 11:37]
    node _T_888 = mux(_T_256, UInt<3>("h00"), _T_887) @[Lookup.scala 11:37]
    node _T_889 = mux(_T_252, UInt<3>("h00"), _T_888) @[Lookup.scala 11:37]
    node _T_890 = mux(_T_248, UInt<3>("h00"), _T_889) @[Lookup.scala 11:37]
    node _T_891 = mux(_T_244, UInt<3>("h00"), _T_890) @[Lookup.scala 11:37]
    node _T_892 = mux(_T_240, UInt<3>("h02"), _T_891) @[Lookup.scala 11:37]
    node _T_893 = mux(_T_236, UInt<3>("h01"), _T_892) @[Lookup.scala 11:37]
    node _T_894 = mux(_T_232, UInt<3>("h03"), _T_893) @[Lookup.scala 11:37]
    node _T_895 = mux(_T_228, UInt<3>("h06"), _T_894) @[Lookup.scala 11:37]
    node _T_896 = mux(_T_224, UInt<3>("h02"), _T_895) @[Lookup.scala 11:37]
    node _T_897 = mux(_T_220, UInt<3>("h05"), _T_896) @[Lookup.scala 11:37]
    node _T_898 = mux(_T_216, UInt<3>("h01"), _T_897) @[Lookup.scala 11:37]
    node cs0_5 = mux(_T_212, UInt<3>("h03"), _T_898) @[Lookup.scala 11:37]
    node _T_899 = mux(_T_408, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 11:37]
    node _T_900 = mux(_T_404, UInt<3>("h00"), _T_899) @[Lookup.scala 11:37]
    node _T_901 = mux(_T_400, UInt<3>("h00"), _T_900) @[Lookup.scala 11:37]
    node _T_902 = mux(_T_396, UInt<3>("h04"), _T_901) @[Lookup.scala 11:37]
    node _T_903 = mux(_T_392, UInt<3>("h04"), _T_902) @[Lookup.scala 11:37]
    node _T_904 = mux(_T_388, UInt<3>("h04"), _T_903) @[Lookup.scala 11:37]
    node _T_905 = mux(_T_384, UInt<3>("h04"), _T_904) @[Lookup.scala 11:37]
    node _T_906 = mux(_T_380, UInt<3>("h03"), _T_905) @[Lookup.scala 11:37]
    node _T_907 = mux(_T_376, UInt<3>("h02"), _T_906) @[Lookup.scala 11:37]
    node _T_908 = mux(_T_372, UInt<3>("h01"), _T_907) @[Lookup.scala 11:37]
    node _T_909 = mux(_T_368, UInt<3>("h03"), _T_908) @[Lookup.scala 11:37]
    node _T_910 = mux(_T_364, UInt<3>("h02"), _T_909) @[Lookup.scala 11:37]
    node _T_911 = mux(_T_360, UInt<3>("h01"), _T_910) @[Lookup.scala 11:37]
    node _T_912 = mux(_T_356, UInt<3>("h00"), _T_911) @[Lookup.scala 11:37]
    node _T_913 = mux(_T_352, UInt<3>("h00"), _T_912) @[Lookup.scala 11:37]
    node _T_914 = mux(_T_348, UInt<3>("h00"), _T_913) @[Lookup.scala 11:37]
    node _T_915 = mux(_T_344, UInt<3>("h00"), _T_914) @[Lookup.scala 11:37]
    node _T_916 = mux(_T_340, UInt<3>("h00"), _T_915) @[Lookup.scala 11:37]
    node _T_917 = mux(_T_336, UInt<3>("h00"), _T_916) @[Lookup.scala 11:37]
    node _T_918 = mux(_T_332, UInt<3>("h00"), _T_917) @[Lookup.scala 11:37]
    node _T_919 = mux(_T_328, UInt<3>("h00"), _T_918) @[Lookup.scala 11:37]
    node _T_920 = mux(_T_324, UInt<3>("h00"), _T_919) @[Lookup.scala 11:37]
    node _T_921 = mux(_T_320, UInt<3>("h00"), _T_920) @[Lookup.scala 11:37]
    node _T_922 = mux(_T_316, UInt<3>("h00"), _T_921) @[Lookup.scala 11:37]
    node _T_923 = mux(_T_312, UInt<3>("h00"), _T_922) @[Lookup.scala 11:37]
    node _T_924 = mux(_T_308, UInt<3>("h00"), _T_923) @[Lookup.scala 11:37]
    node _T_925 = mux(_T_304, UInt<3>("h00"), _T_924) @[Lookup.scala 11:37]
    node _T_926 = mux(_T_300, UInt<3>("h00"), _T_925) @[Lookup.scala 11:37]
    node _T_927 = mux(_T_296, UInt<3>("h00"), _T_926) @[Lookup.scala 11:37]
    node _T_928 = mux(_T_292, UInt<3>("h00"), _T_927) @[Lookup.scala 11:37]
    node _T_929 = mux(_T_288, UInt<3>("h00"), _T_928) @[Lookup.scala 11:37]
    node _T_930 = mux(_T_284, UInt<3>("h00"), _T_929) @[Lookup.scala 11:37]
    node _T_931 = mux(_T_280, UInt<3>("h00"), _T_930) @[Lookup.scala 11:37]
    node _T_932 = mux(_T_276, UInt<3>("h00"), _T_931) @[Lookup.scala 11:37]
    node _T_933 = mux(_T_272, UInt<3>("h00"), _T_932) @[Lookup.scala 11:37]
    node _T_934 = mux(_T_268, UInt<3>("h00"), _T_933) @[Lookup.scala 11:37]
    node _T_935 = mux(_T_264, UInt<3>("h00"), _T_934) @[Lookup.scala 11:37]
    node _T_936 = mux(_T_260, UInt<3>("h00"), _T_935) @[Lookup.scala 11:37]
    node _T_937 = mux(_T_256, UInt<3>("h00"), _T_936) @[Lookup.scala 11:37]
    node _T_938 = mux(_T_252, UInt<3>("h00"), _T_937) @[Lookup.scala 11:37]
    node _T_939 = mux(_T_248, UInt<3>("h00"), _T_938) @[Lookup.scala 11:37]
    node _T_940 = mux(_T_244, UInt<3>("h00"), _T_939) @[Lookup.scala 11:37]
    node _T_941 = mux(_T_240, UInt<3>("h00"), _T_940) @[Lookup.scala 11:37]
    node _T_942 = mux(_T_236, UInt<3>("h00"), _T_941) @[Lookup.scala 11:37]
    node _T_943 = mux(_T_232, UInt<3>("h00"), _T_942) @[Lookup.scala 11:37]
    node _T_944 = mux(_T_228, UInt<3>("h00"), _T_943) @[Lookup.scala 11:37]
    node _T_945 = mux(_T_224, UInt<3>("h00"), _T_944) @[Lookup.scala 11:37]
    node _T_946 = mux(_T_220, UInt<3>("h00"), _T_945) @[Lookup.scala 11:37]
    node _T_947 = mux(_T_216, UInt<3>("h00"), _T_946) @[Lookup.scala 11:37]
    node cs0_6 = mux(_T_212, UInt<3>("h00"), _T_947) @[Lookup.scala 11:37]
    node _T_948 = or(io.dat.csr_eret, io.ctl.exception) @[cpath.scala 118:43]
    node _T_949 = eq(cs_br_type, UInt<4>("h00")) @[cpath.scala 120:37]
    node _T_950 = eq(cs_br_type, UInt<4>("h01")) @[cpath.scala 121:37]
    node _T_952 = eq(io.dat.br_eq, UInt<1>("h00")) @[cpath.scala 121:54]
    node _T_953 = mux(_T_952, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 121:53]
    node _T_954 = eq(cs_br_type, UInt<4>("h02")) @[cpath.scala 122:37]
    node _T_955 = mux(io.dat.br_eq, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 122:53]
    node _T_956 = eq(cs_br_type, UInt<4>("h03")) @[cpath.scala 123:37]
    node _T_958 = eq(io.dat.br_lt, UInt<1>("h00")) @[cpath.scala 123:54]
    node _T_959 = mux(_T_958, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 123:53]
    node _T_960 = eq(cs_br_type, UInt<4>("h04")) @[cpath.scala 124:37]
    node _T_962 = eq(io.dat.br_ltu, UInt<1>("h00")) @[cpath.scala 124:54]
    node _T_963 = mux(_T_962, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 124:53]
    node _T_964 = eq(cs_br_type, UInt<4>("h05")) @[cpath.scala 125:37]
    node _T_965 = mux(io.dat.br_lt, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 125:53]
    node _T_966 = eq(cs_br_type, UInt<4>("h06")) @[cpath.scala 126:37]
    node _T_967 = mux(io.dat.br_ltu, UInt<3>("h01"), UInt<3>("h00")) @[cpath.scala 126:53]
    node _T_968 = eq(cs_br_type, UInt<4>("h07")) @[cpath.scala 127:37]
    node _T_969 = eq(cs_br_type, UInt<4>("h08")) @[cpath.scala 128:37]
    node _T_970 = mux(_T_969, UInt<3>("h03"), UInt<3>("h00")) @[cpath.scala 128:25]
    node _T_971 = mux(_T_968, UInt<3>("h02"), _T_970) @[cpath.scala 127:25]
    node _T_972 = mux(_T_966, _T_967, _T_971) @[cpath.scala 126:25]
    node _T_973 = mux(_T_964, _T_965, _T_972) @[cpath.scala 125:25]
    node _T_974 = mux(_T_960, _T_963, _T_973) @[cpath.scala 124:25]
    node _T_975 = mux(_T_956, _T_959, _T_974) @[cpath.scala 123:25]
    node _T_976 = mux(_T_954, _T_955, _T_975) @[cpath.scala 122:25]
    node _T_977 = mux(_T_950, _T_953, _T_976) @[cpath.scala 121:25]
    node _T_978 = mux(_T_949, UInt<3>("h00"), _T_977) @[cpath.scala 120:25]
    node ctrl_pc_sel = mux(_T_948, UInt<3>("h04"), _T_978) @[cpath.scala 118:25]
    node _T_980 = eq(io.imem.resp.valid, UInt<1>("h00")) @[cpath.scala 131:17]
    node _T_981 = and(cs0_3, io.dmem.resp.valid) @[cpath.scala 131:53]
    node _T_983 = eq(cs0_3, UInt<1>("h00")) @[cpath.scala 131:79]
    node _T_984 = or(_T_981, _T_983) @[cpath.scala 131:76]
    node _T_986 = eq(_T_984, UInt<1>("h00")) @[cpath.scala 131:40]
    node stall = or(_T_980, _T_986) @[cpath.scala 131:37]
    io.ctl.stall <= stall @[cpath.scala 134:20]
    io.ctl.pc_sel <= ctrl_pc_sel @[cpath.scala 135:20]
    io.ctl.op1_sel <= cs_op1_sel @[cpath.scala 136:20]
    io.ctl.op2_sel <= cs_op2_sel @[cpath.scala 137:20]
    io.ctl.alu_fun <= cs0_0 @[cpath.scala 138:20]
    io.ctl.wb_sel <= cs0_1 @[cpath.scala 139:20]
    node _T_987 = or(stall, io.ctl.exception) @[cpath.scala 140:33]
    node _T_989 = mux(_T_987, UInt<1>("h00"), cs0_2) @[cpath.scala 140:26]
    io.ctl.rf_wen <= _T_989 @[cpath.scala 140:20]
    node rs1_addr = bits(io.dat.inst, 19, 15) @[cpath.scala 143:30]
    node _T_990 = eq(cs0_6, UInt<3>("h02")) @[cpath.scala 144:30]
    node _T_991 = eq(cs0_6, UInt<3>("h03")) @[cpath.scala 144:54]
    node _T_992 = or(_T_990, _T_991) @[cpath.scala 144:40]
    node _T_994 = eq(rs1_addr, UInt<1>("h00")) @[cpath.scala 144:77]
    node csr_ren = and(_T_992, _T_994) @[cpath.scala 144:65]
    node csr_cmd = mux(csr_ren, UInt<3>("h05"), cs0_6) @[cpath.scala 145:21]
    node _T_995 = mux(stall, UInt<3>("h00"), csr_cmd) @[cpath.scala 147:26]
    io.ctl.csr_cmd <= _T_995 @[cpath.scala 147:20]
    io.imem.req.valid <= UInt<1>("h01") @[cpath.scala 150:25]
    io.imem.req.bits.fcn <= UInt<1>("h00") @[cpath.scala 151:25]
    io.imem.req.bits.typ <= UInt<3>("h07") @[cpath.scala 152:25]
    io.dmem.req.valid <= cs0_3 @[cpath.scala 154:25]
    io.dmem.req.bits.fcn <= cs0_4 @[cpath.scala 155:25]
    io.dmem.req.bits.typ <= cs0_5 @[cpath.scala 156:25]
    node _T_998 = eq(cs_val_inst, UInt<1>("h00")) @[cpath.scala 164:25]
    node _T_999 = and(_T_998, io.imem.resp.valid) @[cpath.scala 164:38]
    io.ctl.exception <= _T_999 @[cpath.scala 164:21]
    
  module CSRFile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip hartid : UInt<32>, rw : {flip cmd : UInt<3>, rdata : UInt<32>, flip wdata : UInt<32>}, csr_stall : UInt<1>, eret : UInt<1>, singleStep : UInt<1>, decode : {flip csr : UInt<12>, read_illegal : UInt<1>, write_illegal : UInt<1>, system_illegal : UInt<1>}, status : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}, evec : UInt<32>, flip exception : UInt<1>, flip retire : UInt<1>, flip pc : UInt<32>, time : UInt<32>, counters : {flip inc : UInt<32>}[60]}
    
    io.counters[0].inc is invalid @[csr.scala 158:6]
    io.counters[1].inc is invalid @[csr.scala 158:6]
    io.counters[2].inc is invalid @[csr.scala 158:6]
    io.counters[3].inc is invalid @[csr.scala 158:6]
    io.counters[4].inc is invalid @[csr.scala 158:6]
    io.counters[5].inc is invalid @[csr.scala 158:6]
    io.counters[6].inc is invalid @[csr.scala 158:6]
    io.counters[7].inc is invalid @[csr.scala 158:6]
    io.counters[8].inc is invalid @[csr.scala 158:6]
    io.counters[9].inc is invalid @[csr.scala 158:6]
    io.counters[10].inc is invalid @[csr.scala 158:6]
    io.counters[11].inc is invalid @[csr.scala 158:6]
    io.counters[12].inc is invalid @[csr.scala 158:6]
    io.counters[13].inc is invalid @[csr.scala 158:6]
    io.counters[14].inc is invalid @[csr.scala 158:6]
    io.counters[15].inc is invalid @[csr.scala 158:6]
    io.counters[16].inc is invalid @[csr.scala 158:6]
    io.counters[17].inc is invalid @[csr.scala 158:6]
    io.counters[18].inc is invalid @[csr.scala 158:6]
    io.counters[19].inc is invalid @[csr.scala 158:6]
    io.counters[20].inc is invalid @[csr.scala 158:6]
    io.counters[21].inc is invalid @[csr.scala 158:6]
    io.counters[22].inc is invalid @[csr.scala 158:6]
    io.counters[23].inc is invalid @[csr.scala 158:6]
    io.counters[24].inc is invalid @[csr.scala 158:6]
    io.counters[25].inc is invalid @[csr.scala 158:6]
    io.counters[26].inc is invalid @[csr.scala 158:6]
    io.counters[27].inc is invalid @[csr.scala 158:6]
    io.counters[28].inc is invalid @[csr.scala 158:6]
    io.counters[29].inc is invalid @[csr.scala 158:6]
    io.counters[30].inc is invalid @[csr.scala 158:6]
    io.counters[31].inc is invalid @[csr.scala 158:6]
    io.counters[32].inc is invalid @[csr.scala 158:6]
    io.counters[33].inc is invalid @[csr.scala 158:6]
    io.counters[34].inc is invalid @[csr.scala 158:6]
    io.counters[35].inc is invalid @[csr.scala 158:6]
    io.counters[36].inc is invalid @[csr.scala 158:6]
    io.counters[37].inc is invalid @[csr.scala 158:6]
    io.counters[38].inc is invalid @[csr.scala 158:6]
    io.counters[39].inc is invalid @[csr.scala 158:6]
    io.counters[40].inc is invalid @[csr.scala 158:6]
    io.counters[41].inc is invalid @[csr.scala 158:6]
    io.counters[42].inc is invalid @[csr.scala 158:6]
    io.counters[43].inc is invalid @[csr.scala 158:6]
    io.counters[44].inc is invalid @[csr.scala 158:6]
    io.counters[45].inc is invalid @[csr.scala 158:6]
    io.counters[46].inc is invalid @[csr.scala 158:6]
    io.counters[47].inc is invalid @[csr.scala 158:6]
    io.counters[48].inc is invalid @[csr.scala 158:6]
    io.counters[49].inc is invalid @[csr.scala 158:6]
    io.counters[50].inc is invalid @[csr.scala 158:6]
    io.counters[51].inc is invalid @[csr.scala 158:6]
    io.counters[52].inc is invalid @[csr.scala 158:6]
    io.counters[53].inc is invalid @[csr.scala 158:6]
    io.counters[54].inc is invalid @[csr.scala 158:6]
    io.counters[55].inc is invalid @[csr.scala 158:6]
    io.counters[56].inc is invalid @[csr.scala 158:6]
    io.counters[57].inc is invalid @[csr.scala 158:6]
    io.counters[58].inc is invalid @[csr.scala 158:6]
    io.counters[59].inc is invalid @[csr.scala 158:6]
    io.time is invalid @[csr.scala 158:6]
    io.pc is invalid @[csr.scala 158:6]
    io.retire is invalid @[csr.scala 158:6]
    io.exception is invalid @[csr.scala 158:6]
    io.evec is invalid @[csr.scala 158:6]
    io.status.uie is invalid @[csr.scala 158:6]
    io.status.sie is invalid @[csr.scala 158:6]
    io.status.hie is invalid @[csr.scala 158:6]
    io.status.mie is invalid @[csr.scala 158:6]
    io.status.upie is invalid @[csr.scala 158:6]
    io.status.spie is invalid @[csr.scala 158:6]
    io.status.hpie is invalid @[csr.scala 158:6]
    io.status.mpie is invalid @[csr.scala 158:6]
    io.status.spp is invalid @[csr.scala 158:6]
    io.status.hpp is invalid @[csr.scala 158:6]
    io.status.mpp is invalid @[csr.scala 158:6]
    io.status.fs is invalid @[csr.scala 158:6]
    io.status.xs is invalid @[csr.scala 158:6]
    io.status.mprv is invalid @[csr.scala 158:6]
    io.status.sum is invalid @[csr.scala 158:6]
    io.status.mxr is invalid @[csr.scala 158:6]
    io.status.tvm is invalid @[csr.scala 158:6]
    io.status.tw is invalid @[csr.scala 158:6]
    io.status.tsr is invalid @[csr.scala 158:6]
    io.status.zero1 is invalid @[csr.scala 158:6]
    io.status.sd is invalid @[csr.scala 158:6]
    io.status.prv is invalid @[csr.scala 158:6]
    io.status.debug is invalid @[csr.scala 158:6]
    io.decode.system_illegal is invalid @[csr.scala 158:6]
    io.decode.write_illegal is invalid @[csr.scala 158:6]
    io.decode.read_illegal is invalid @[csr.scala 158:6]
    io.decode.csr is invalid @[csr.scala 158:6]
    io.singleStep is invalid @[csr.scala 158:6]
    io.eret is invalid @[csr.scala 158:6]
    io.csr_stall is invalid @[csr.scala 158:6]
    io.rw.wdata is invalid @[csr.scala 158:6]
    io.rw.rdata is invalid @[csr.scala 158:6]
    io.rw.cmd is invalid @[csr.scala 158:6]
    io.hartid is invalid @[csr.scala 158:6]
    wire _T_170 : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>} @[csr.scala 160:44]
    wire _T_172 : UInt<35>
    _T_172 <= UInt<1>("h00")
    node _T_173 = bits(_T_172, 0, 0) @[csr.scala 160:44]
    _T_170.uie <= _T_173 @[csr.scala 160:44]
    node _T_174 = bits(_T_172, 1, 1) @[csr.scala 160:44]
    _T_170.sie <= _T_174 @[csr.scala 160:44]
    node _T_175 = bits(_T_172, 2, 2) @[csr.scala 160:44]
    _T_170.hie <= _T_175 @[csr.scala 160:44]
    node _T_176 = bits(_T_172, 3, 3) @[csr.scala 160:44]
    _T_170.mie <= _T_176 @[csr.scala 160:44]
    node _T_177 = bits(_T_172, 4, 4) @[csr.scala 160:44]
    _T_170.upie <= _T_177 @[csr.scala 160:44]
    node _T_178 = bits(_T_172, 5, 5) @[csr.scala 160:44]
    _T_170.spie <= _T_178 @[csr.scala 160:44]
    node _T_179 = bits(_T_172, 6, 6) @[csr.scala 160:44]
    _T_170.hpie <= _T_179 @[csr.scala 160:44]
    node _T_180 = bits(_T_172, 7, 7) @[csr.scala 160:44]
    _T_170.mpie <= _T_180 @[csr.scala 160:44]
    node _T_181 = bits(_T_172, 8, 8) @[csr.scala 160:44]
    _T_170.spp <= _T_181 @[csr.scala 160:44]
    node _T_182 = bits(_T_172, 10, 9) @[csr.scala 160:44]
    _T_170.hpp <= _T_182 @[csr.scala 160:44]
    node _T_183 = bits(_T_172, 12, 11) @[csr.scala 160:44]
    _T_170.mpp <= _T_183 @[csr.scala 160:44]
    node _T_184 = bits(_T_172, 14, 13) @[csr.scala 160:44]
    _T_170.fs <= _T_184 @[csr.scala 160:44]
    node _T_185 = bits(_T_172, 16, 15) @[csr.scala 160:44]
    _T_170.xs <= _T_185 @[csr.scala 160:44]
    node _T_186 = bits(_T_172, 17, 17) @[csr.scala 160:44]
    _T_170.mprv <= _T_186 @[csr.scala 160:44]
    node _T_187 = bits(_T_172, 18, 18) @[csr.scala 160:44]
    _T_170.sum <= _T_187 @[csr.scala 160:44]
    node _T_188 = bits(_T_172, 19, 19) @[csr.scala 160:44]
    _T_170.mxr <= _T_188 @[csr.scala 160:44]
    node _T_189 = bits(_T_172, 20, 20) @[csr.scala 160:44]
    _T_170.tvm <= _T_189 @[csr.scala 160:44]
    node _T_190 = bits(_T_172, 21, 21) @[csr.scala 160:44]
    _T_170.tw <= _T_190 @[csr.scala 160:44]
    node _T_191 = bits(_T_172, 22, 22) @[csr.scala 160:44]
    _T_170.tsr <= _T_191 @[csr.scala 160:44]
    node _T_192 = bits(_T_172, 30, 23) @[csr.scala 160:44]
    _T_170.zero1 <= _T_192 @[csr.scala 160:44]
    node _T_193 = bits(_T_172, 31, 31) @[csr.scala 160:44]
    _T_170.sd <= _T_193 @[csr.scala 160:44]
    node _T_194 = bits(_T_172, 33, 32) @[csr.scala 160:44]
    _T_170.prv <= _T_194 @[csr.scala 160:44]
    node _T_195 = bits(_T_172, 34, 34) @[csr.scala 160:44]
    _T_170.debug <= _T_195 @[csr.scala 160:44]
    wire reset_mstatus : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}
    reset_mstatus.uie <= _T_170.uie
    reset_mstatus.sie <= _T_170.sie
    reset_mstatus.hie <= _T_170.hie
    reset_mstatus.mie <= _T_170.mie
    reset_mstatus.upie <= _T_170.upie
    reset_mstatus.spie <= _T_170.spie
    reset_mstatus.hpie <= _T_170.hpie
    reset_mstatus.mpie <= _T_170.mpie
    reset_mstatus.spp <= _T_170.spp
    reset_mstatus.hpp <= _T_170.hpp
    reset_mstatus.mpp <= _T_170.mpp
    reset_mstatus.fs <= _T_170.fs
    reset_mstatus.xs <= _T_170.xs
    reset_mstatus.mprv <= _T_170.mprv
    reset_mstatus.sum <= _T_170.sum
    reset_mstatus.mxr <= _T_170.mxr
    reset_mstatus.tvm <= _T_170.tvm
    reset_mstatus.tw <= _T_170.tw
    reset_mstatus.tsr <= _T_170.tsr
    reset_mstatus.zero1 <= _T_170.zero1
    reset_mstatus.sd <= _T_170.sd
    reset_mstatus.prv <= _T_170.prv
    reset_mstatus.debug <= _T_170.debug
    reset_mstatus.mpp <= UInt<2>("h03") @[csr.scala 161:21]
    reset_mstatus.prv <= UInt<2>("h03") @[csr.scala 162:21]
    reg reg_mstatus : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}, clock with : (reset => (reset, reset_mstatus)) @[csr.scala 163:28]
    reg reg_mepc : UInt<32>, clock @[csr.scala 164:21]
    reg reg_mcause : UInt<32>, clock @[csr.scala 165:23]
    reg reg_mtval : UInt<32>, clock @[csr.scala 166:22]
    reg reg_mscratch : UInt<32>, clock @[csr.scala 167:25]
    reg reg_mtimecmp : UInt<32>, clock @[csr.scala 168:25]
    reg reg_medeleg : UInt<32>, clock @[csr.scala 169:24]
    wire _T_209 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 171:37]
    wire _T_211 : UInt<16>
    _T_211 <= UInt<1>("h00")
    node _T_212 = bits(_T_211, 0, 0) @[csr.scala 171:37]
    _T_209.usip <= _T_212 @[csr.scala 171:37]
    node _T_213 = bits(_T_211, 1, 1) @[csr.scala 171:37]
    _T_209.ssip <= _T_213 @[csr.scala 171:37]
    node _T_214 = bits(_T_211, 2, 2) @[csr.scala 171:37]
    _T_209.hsip <= _T_214 @[csr.scala 171:37]
    node _T_215 = bits(_T_211, 3, 3) @[csr.scala 171:37]
    _T_209.msip <= _T_215 @[csr.scala 171:37]
    node _T_216 = bits(_T_211, 4, 4) @[csr.scala 171:37]
    _T_209.utip <= _T_216 @[csr.scala 171:37]
    node _T_217 = bits(_T_211, 5, 5) @[csr.scala 171:37]
    _T_209.stip <= _T_217 @[csr.scala 171:37]
    node _T_218 = bits(_T_211, 6, 6) @[csr.scala 171:37]
    _T_209.htip <= _T_218 @[csr.scala 171:37]
    node _T_219 = bits(_T_211, 7, 7) @[csr.scala 171:37]
    _T_209.mtip <= _T_219 @[csr.scala 171:37]
    node _T_220 = bits(_T_211, 8, 8) @[csr.scala 171:37]
    _T_209.ueip <= _T_220 @[csr.scala 171:37]
    node _T_221 = bits(_T_211, 9, 9) @[csr.scala 171:37]
    _T_209.seip <= _T_221 @[csr.scala 171:37]
    node _T_222 = bits(_T_211, 10, 10) @[csr.scala 171:37]
    _T_209.heip <= _T_222 @[csr.scala 171:37]
    node _T_223 = bits(_T_211, 11, 11) @[csr.scala 171:37]
    _T_209.meip <= _T_223 @[csr.scala 171:37]
    node _T_224 = bits(_T_211, 12, 12) @[csr.scala 171:37]
    _T_209.rocc <= _T_224 @[csr.scala 171:37]
    node _T_225 = bits(_T_211, 13, 13) @[csr.scala 171:37]
    _T_209.zero1 <= _T_225 @[csr.scala 171:37]
    node _T_226 = bits(_T_211, 14, 14) @[csr.scala 171:37]
    _T_209.debug <= _T_226 @[csr.scala 171:37]
    node _T_227 = bits(_T_211, 15, 15) @[csr.scala 171:37]
    _T_209.zero2 <= _T_227 @[csr.scala 171:37]
    reg reg_mip : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>}, clock with : (reset => (reset, _T_209)) @[csr.scala 171:24]
    wire _T_232 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 172:37]
    wire _T_234 : UInt<16>
    _T_234 <= UInt<1>("h00")
    node _T_235 = bits(_T_234, 0, 0) @[csr.scala 172:37]
    _T_232.usip <= _T_235 @[csr.scala 172:37]
    node _T_236 = bits(_T_234, 1, 1) @[csr.scala 172:37]
    _T_232.ssip <= _T_236 @[csr.scala 172:37]
    node _T_237 = bits(_T_234, 2, 2) @[csr.scala 172:37]
    _T_232.hsip <= _T_237 @[csr.scala 172:37]
    node _T_238 = bits(_T_234, 3, 3) @[csr.scala 172:37]
    _T_232.msip <= _T_238 @[csr.scala 172:37]
    node _T_239 = bits(_T_234, 4, 4) @[csr.scala 172:37]
    _T_232.utip <= _T_239 @[csr.scala 172:37]
    node _T_240 = bits(_T_234, 5, 5) @[csr.scala 172:37]
    _T_232.stip <= _T_240 @[csr.scala 172:37]
    node _T_241 = bits(_T_234, 6, 6) @[csr.scala 172:37]
    _T_232.htip <= _T_241 @[csr.scala 172:37]
    node _T_242 = bits(_T_234, 7, 7) @[csr.scala 172:37]
    _T_232.mtip <= _T_242 @[csr.scala 172:37]
    node _T_243 = bits(_T_234, 8, 8) @[csr.scala 172:37]
    _T_232.ueip <= _T_243 @[csr.scala 172:37]
    node _T_244 = bits(_T_234, 9, 9) @[csr.scala 172:37]
    _T_232.seip <= _T_244 @[csr.scala 172:37]
    node _T_245 = bits(_T_234, 10, 10) @[csr.scala 172:37]
    _T_232.heip <= _T_245 @[csr.scala 172:37]
    node _T_246 = bits(_T_234, 11, 11) @[csr.scala 172:37]
    _T_232.meip <= _T_246 @[csr.scala 172:37]
    node _T_247 = bits(_T_234, 12, 12) @[csr.scala 172:37]
    _T_232.rocc <= _T_247 @[csr.scala 172:37]
    node _T_248 = bits(_T_234, 13, 13) @[csr.scala 172:37]
    _T_232.zero1 <= _T_248 @[csr.scala 172:37]
    node _T_249 = bits(_T_234, 14, 14) @[csr.scala 172:37]
    _T_232.debug <= _T_249 @[csr.scala 172:37]
    node _T_250 = bits(_T_234, 15, 15) @[csr.scala 172:37]
    _T_232.zero2 <= _T_250 @[csr.scala 172:37]
    reg reg_mie : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>}, clock with : (reset => (reset, _T_232)) @[csr.scala 172:24]
    reg reg_wfi : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[csr.scala 173:24]
    reg reg_mtvec : UInt<32>, clock @[csr.scala 174:22]
    reg _T_258 : UInt<6>, clock with : (reset => (reset, UInt<6>("h00"))) @[util.scala 114:41]
    node _T_259 = add(_T_258, UInt<1>("h01")) @[util.scala 115:33]
    _T_258 <= _T_259 @[util.scala 116:9]
    reg _T_262 : UInt<58>, clock with : (reset => (reset, UInt<58>("h00"))) @[util.scala 119:31]
    node _T_263 = bits(_T_259, 6, 6) @[util.scala 120:20]
    when _T_263 : @[util.scala 120:34]
      node _T_265 = add(_T_262, UInt<1>("h01")) @[util.scala 120:43]
      node _T_266 = tail(_T_265, 1) @[util.scala 120:43]
      _T_262 <= _T_266 @[util.scala 120:38]
      skip @[util.scala 120:34]
    node _T_267 = cat(_T_262, _T_258) @[Cat.scala 30:58]
    reg _T_270 : UInt<6>, clock with : (reset => (reset, UInt<6>("h00"))) @[util.scala 114:41]
    node _T_271 = add(_T_270, io.retire) @[util.scala 115:33]
    _T_270 <= _T_271 @[util.scala 116:9]
    reg _T_274 : UInt<58>, clock with : (reset => (reset, UInt<58>("h00"))) @[util.scala 119:31]
    node _T_275 = bits(_T_271, 6, 6) @[util.scala 120:20]
    when _T_275 : @[util.scala 120:34]
      node _T_277 = add(_T_274, UInt<1>("h01")) @[util.scala 120:43]
      node _T_278 = tail(_T_277, 1) @[util.scala 120:43]
      _T_274 <= _T_278 @[util.scala 120:38]
      skip @[util.scala 120:34]
    node _T_279 = cat(_T_274, _T_270) @[Cat.scala 30:58]
    reg reg_mcounteren : UInt<32>, clock @[csr.scala 179:27]
    reg _T_282 : UInt<40>, clock @[util.scala 114:74]
    node _T_283 = add(_T_282, io.counters[0].inc) @[util.scala 115:33]
    _T_282 <= _T_283 @[util.scala 116:9]
    reg _T_285 : UInt<40>, clock @[util.scala 114:74]
    node _T_286 = add(_T_285, io.counters[1].inc) @[util.scala 115:33]
    _T_285 <= _T_286 @[util.scala 116:9]
    reg _T_288 : UInt<40>, clock @[util.scala 114:74]
    node _T_289 = add(_T_288, io.counters[2].inc) @[util.scala 115:33]
    _T_288 <= _T_289 @[util.scala 116:9]
    reg _T_291 : UInt<40>, clock @[util.scala 114:74]
    node _T_292 = add(_T_291, io.counters[3].inc) @[util.scala 115:33]
    _T_291 <= _T_292 @[util.scala 116:9]
    reg _T_294 : UInt<40>, clock @[util.scala 114:74]
    node _T_295 = add(_T_294, io.counters[4].inc) @[util.scala 115:33]
    _T_294 <= _T_295 @[util.scala 116:9]
    reg _T_297 : UInt<40>, clock @[util.scala 114:74]
    node _T_298 = add(_T_297, io.counters[5].inc) @[util.scala 115:33]
    _T_297 <= _T_298 @[util.scala 116:9]
    reg _T_300 : UInt<40>, clock @[util.scala 114:74]
    node _T_301 = add(_T_300, io.counters[6].inc) @[util.scala 115:33]
    _T_300 <= _T_301 @[util.scala 116:9]
    reg _T_303 : UInt<40>, clock @[util.scala 114:74]
    node _T_304 = add(_T_303, io.counters[7].inc) @[util.scala 115:33]
    _T_303 <= _T_304 @[util.scala 116:9]
    reg _T_306 : UInt<40>, clock @[util.scala 114:74]
    node _T_307 = add(_T_306, io.counters[8].inc) @[util.scala 115:33]
    _T_306 <= _T_307 @[util.scala 116:9]
    reg _T_309 : UInt<40>, clock @[util.scala 114:74]
    node _T_310 = add(_T_309, io.counters[9].inc) @[util.scala 115:33]
    _T_309 <= _T_310 @[util.scala 116:9]
    reg _T_312 : UInt<40>, clock @[util.scala 114:74]
    node _T_313 = add(_T_312, io.counters[10].inc) @[util.scala 115:33]
    _T_312 <= _T_313 @[util.scala 116:9]
    reg _T_315 : UInt<40>, clock @[util.scala 114:74]
    node _T_316 = add(_T_315, io.counters[11].inc) @[util.scala 115:33]
    _T_315 <= _T_316 @[util.scala 116:9]
    reg _T_318 : UInt<40>, clock @[util.scala 114:74]
    node _T_319 = add(_T_318, io.counters[12].inc) @[util.scala 115:33]
    _T_318 <= _T_319 @[util.scala 116:9]
    reg _T_321 : UInt<40>, clock @[util.scala 114:74]
    node _T_322 = add(_T_321, io.counters[13].inc) @[util.scala 115:33]
    _T_321 <= _T_322 @[util.scala 116:9]
    reg _T_324 : UInt<40>, clock @[util.scala 114:74]
    node _T_325 = add(_T_324, io.counters[14].inc) @[util.scala 115:33]
    _T_324 <= _T_325 @[util.scala 116:9]
    reg _T_327 : UInt<40>, clock @[util.scala 114:74]
    node _T_328 = add(_T_327, io.counters[15].inc) @[util.scala 115:33]
    _T_327 <= _T_328 @[util.scala 116:9]
    reg _T_330 : UInt<40>, clock @[util.scala 114:74]
    node _T_331 = add(_T_330, io.counters[16].inc) @[util.scala 115:33]
    _T_330 <= _T_331 @[util.scala 116:9]
    reg _T_333 : UInt<40>, clock @[util.scala 114:74]
    node _T_334 = add(_T_333, io.counters[17].inc) @[util.scala 115:33]
    _T_333 <= _T_334 @[util.scala 116:9]
    reg _T_336 : UInt<40>, clock @[util.scala 114:74]
    node _T_337 = add(_T_336, io.counters[18].inc) @[util.scala 115:33]
    _T_336 <= _T_337 @[util.scala 116:9]
    reg _T_339 : UInt<40>, clock @[util.scala 114:74]
    node _T_340 = add(_T_339, io.counters[19].inc) @[util.scala 115:33]
    _T_339 <= _T_340 @[util.scala 116:9]
    reg _T_342 : UInt<40>, clock @[util.scala 114:74]
    node _T_343 = add(_T_342, io.counters[20].inc) @[util.scala 115:33]
    _T_342 <= _T_343 @[util.scala 116:9]
    reg _T_345 : UInt<40>, clock @[util.scala 114:74]
    node _T_346 = add(_T_345, io.counters[21].inc) @[util.scala 115:33]
    _T_345 <= _T_346 @[util.scala 116:9]
    reg _T_348 : UInt<40>, clock @[util.scala 114:74]
    node _T_349 = add(_T_348, io.counters[22].inc) @[util.scala 115:33]
    _T_348 <= _T_349 @[util.scala 116:9]
    reg _T_351 : UInt<40>, clock @[util.scala 114:74]
    node _T_352 = add(_T_351, io.counters[23].inc) @[util.scala 115:33]
    _T_351 <= _T_352 @[util.scala 116:9]
    reg _T_354 : UInt<40>, clock @[util.scala 114:74]
    node _T_355 = add(_T_354, io.counters[24].inc) @[util.scala 115:33]
    _T_354 <= _T_355 @[util.scala 116:9]
    reg _T_357 : UInt<40>, clock @[util.scala 114:74]
    node _T_358 = add(_T_357, io.counters[25].inc) @[util.scala 115:33]
    _T_357 <= _T_358 @[util.scala 116:9]
    reg _T_360 : UInt<40>, clock @[util.scala 114:74]
    node _T_361 = add(_T_360, io.counters[26].inc) @[util.scala 115:33]
    _T_360 <= _T_361 @[util.scala 116:9]
    reg _T_363 : UInt<40>, clock @[util.scala 114:74]
    node _T_364 = add(_T_363, io.counters[27].inc) @[util.scala 115:33]
    _T_363 <= _T_364 @[util.scala 116:9]
    reg _T_366 : UInt<40>, clock @[util.scala 114:74]
    node _T_367 = add(_T_366, io.counters[28].inc) @[util.scala 115:33]
    _T_366 <= _T_367 @[util.scala 116:9]
    reg _T_369 : UInt<40>, clock @[util.scala 114:74]
    node _T_370 = add(_T_369, io.counters[29].inc) @[util.scala 115:33]
    _T_369 <= _T_370 @[util.scala 116:9]
    reg _T_372 : UInt<40>, clock @[util.scala 114:74]
    node _T_373 = add(_T_372, io.counters[30].inc) @[util.scala 115:33]
    _T_372 <= _T_373 @[util.scala 116:9]
    reg _T_375 : UInt<40>, clock @[util.scala 114:74]
    node _T_376 = add(_T_375, io.counters[31].inc) @[util.scala 115:33]
    _T_375 <= _T_376 @[util.scala 116:9]
    reg _T_378 : UInt<40>, clock @[util.scala 114:74]
    node _T_379 = add(_T_378, io.counters[32].inc) @[util.scala 115:33]
    _T_378 <= _T_379 @[util.scala 116:9]
    reg _T_381 : UInt<40>, clock @[util.scala 114:74]
    node _T_382 = add(_T_381, io.counters[33].inc) @[util.scala 115:33]
    _T_381 <= _T_382 @[util.scala 116:9]
    reg _T_384 : UInt<40>, clock @[util.scala 114:74]
    node _T_385 = add(_T_384, io.counters[34].inc) @[util.scala 115:33]
    _T_384 <= _T_385 @[util.scala 116:9]
    reg _T_387 : UInt<40>, clock @[util.scala 114:74]
    node _T_388 = add(_T_387, io.counters[35].inc) @[util.scala 115:33]
    _T_387 <= _T_388 @[util.scala 116:9]
    reg _T_390 : UInt<40>, clock @[util.scala 114:74]
    node _T_391 = add(_T_390, io.counters[36].inc) @[util.scala 115:33]
    _T_390 <= _T_391 @[util.scala 116:9]
    reg _T_393 : UInt<40>, clock @[util.scala 114:74]
    node _T_394 = add(_T_393, io.counters[37].inc) @[util.scala 115:33]
    _T_393 <= _T_394 @[util.scala 116:9]
    reg _T_396 : UInt<40>, clock @[util.scala 114:74]
    node _T_397 = add(_T_396, io.counters[38].inc) @[util.scala 115:33]
    _T_396 <= _T_397 @[util.scala 116:9]
    reg _T_399 : UInt<40>, clock @[util.scala 114:74]
    node _T_400 = add(_T_399, io.counters[39].inc) @[util.scala 115:33]
    _T_399 <= _T_400 @[util.scala 116:9]
    reg _T_402 : UInt<40>, clock @[util.scala 114:74]
    node _T_403 = add(_T_402, io.counters[40].inc) @[util.scala 115:33]
    _T_402 <= _T_403 @[util.scala 116:9]
    reg _T_405 : UInt<40>, clock @[util.scala 114:74]
    node _T_406 = add(_T_405, io.counters[41].inc) @[util.scala 115:33]
    _T_405 <= _T_406 @[util.scala 116:9]
    reg _T_408 : UInt<40>, clock @[util.scala 114:74]
    node _T_409 = add(_T_408, io.counters[42].inc) @[util.scala 115:33]
    _T_408 <= _T_409 @[util.scala 116:9]
    reg _T_411 : UInt<40>, clock @[util.scala 114:74]
    node _T_412 = add(_T_411, io.counters[43].inc) @[util.scala 115:33]
    _T_411 <= _T_412 @[util.scala 116:9]
    reg _T_414 : UInt<40>, clock @[util.scala 114:74]
    node _T_415 = add(_T_414, io.counters[44].inc) @[util.scala 115:33]
    _T_414 <= _T_415 @[util.scala 116:9]
    reg _T_417 : UInt<40>, clock @[util.scala 114:74]
    node _T_418 = add(_T_417, io.counters[45].inc) @[util.scala 115:33]
    _T_417 <= _T_418 @[util.scala 116:9]
    reg _T_420 : UInt<40>, clock @[util.scala 114:74]
    node _T_421 = add(_T_420, io.counters[46].inc) @[util.scala 115:33]
    _T_420 <= _T_421 @[util.scala 116:9]
    reg _T_423 : UInt<40>, clock @[util.scala 114:74]
    node _T_424 = add(_T_423, io.counters[47].inc) @[util.scala 115:33]
    _T_423 <= _T_424 @[util.scala 116:9]
    reg _T_426 : UInt<40>, clock @[util.scala 114:74]
    node _T_427 = add(_T_426, io.counters[48].inc) @[util.scala 115:33]
    _T_426 <= _T_427 @[util.scala 116:9]
    reg _T_429 : UInt<40>, clock @[util.scala 114:74]
    node _T_430 = add(_T_429, io.counters[49].inc) @[util.scala 115:33]
    _T_429 <= _T_430 @[util.scala 116:9]
    reg _T_432 : UInt<40>, clock @[util.scala 114:74]
    node _T_433 = add(_T_432, io.counters[50].inc) @[util.scala 115:33]
    _T_432 <= _T_433 @[util.scala 116:9]
    reg _T_435 : UInt<40>, clock @[util.scala 114:74]
    node _T_436 = add(_T_435, io.counters[51].inc) @[util.scala 115:33]
    _T_435 <= _T_436 @[util.scala 116:9]
    reg _T_438 : UInt<40>, clock @[util.scala 114:74]
    node _T_439 = add(_T_438, io.counters[52].inc) @[util.scala 115:33]
    _T_438 <= _T_439 @[util.scala 116:9]
    reg _T_441 : UInt<40>, clock @[util.scala 114:74]
    node _T_442 = add(_T_441, io.counters[53].inc) @[util.scala 115:33]
    _T_441 <= _T_442 @[util.scala 116:9]
    reg _T_444 : UInt<40>, clock @[util.scala 114:74]
    node _T_445 = add(_T_444, io.counters[54].inc) @[util.scala 115:33]
    _T_444 <= _T_445 @[util.scala 116:9]
    reg _T_447 : UInt<40>, clock @[util.scala 114:74]
    node _T_448 = add(_T_447, io.counters[55].inc) @[util.scala 115:33]
    _T_447 <= _T_448 @[util.scala 116:9]
    reg _T_450 : UInt<40>, clock @[util.scala 114:74]
    node _T_451 = add(_T_450, io.counters[56].inc) @[util.scala 115:33]
    _T_450 <= _T_451 @[util.scala 116:9]
    reg _T_453 : UInt<40>, clock @[util.scala 114:74]
    node _T_454 = add(_T_453, io.counters[57].inc) @[util.scala 115:33]
    _T_453 <= _T_454 @[util.scala 116:9]
    reg _T_456 : UInt<40>, clock @[util.scala 114:74]
    node _T_457 = add(_T_456, io.counters[58].inc) @[util.scala 115:33]
    _T_456 <= _T_457 @[util.scala 116:9]
    reg _T_459 : UInt<40>, clock @[util.scala 114:74]
    node _T_460 = add(_T_459, io.counters[59].inc) @[util.scala 115:33]
    _T_459 <= _T_460 @[util.scala 116:9]
    wire new_prv : UInt
    new_prv <= reg_mstatus.prv
    reg_mstatus.prv <= new_prv @[csr.scala 185:19]
    reg reg_debug : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[csr.scala 187:26]
    reg reg_dpc : UInt<32>, clock @[csr.scala 188:20]
    reg reg_dscratch : UInt<32>, clock @[csr.scala 189:25]
    reg reg_singleStepped : UInt<1>, clock @[csr.scala 190:30]
    wire _T_470 : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>} @[csr.scala 191:41]
    wire _T_472 : UInt<32>
    _T_472 <= UInt<1>("h00")
    node _T_473 = bits(_T_472, 1, 0) @[csr.scala 191:41]
    _T_470.prv <= _T_473 @[csr.scala 191:41]
    node _T_474 = bits(_T_472, 2, 2) @[csr.scala 191:41]
    _T_470.step <= _T_474 @[csr.scala 191:41]
    node _T_475 = bits(_T_472, 4, 3) @[csr.scala 191:41]
    _T_470.zero1 <= _T_475 @[csr.scala 191:41]
    node _T_476 = bits(_T_472, 5, 5) @[csr.scala 191:41]
    _T_470.debugint <= _T_476 @[csr.scala 191:41]
    node _T_477 = bits(_T_472, 8, 6) @[csr.scala 191:41]
    _T_470.cause <= _T_477 @[csr.scala 191:41]
    node _T_478 = bits(_T_472, 9, 9) @[csr.scala 191:41]
    _T_470.stoptime <= _T_478 @[csr.scala 191:41]
    node _T_479 = bits(_T_472, 10, 10) @[csr.scala 191:41]
    _T_470.stopcycle <= _T_479 @[csr.scala 191:41]
    node _T_480 = bits(_T_472, 11, 11) @[csr.scala 191:41]
    _T_470.zero2 <= _T_480 @[csr.scala 191:41]
    node _T_481 = bits(_T_472, 12, 12) @[csr.scala 191:41]
    _T_470.ebreaku <= _T_481 @[csr.scala 191:41]
    node _T_482 = bits(_T_472, 13, 13) @[csr.scala 191:41]
    _T_470.ebreaks <= _T_482 @[csr.scala 191:41]
    node _T_483 = bits(_T_472, 14, 14) @[csr.scala 191:41]
    _T_470.ebreakh <= _T_483 @[csr.scala 191:41]
    node _T_484 = bits(_T_472, 15, 15) @[csr.scala 191:41]
    _T_470.ebreakm <= _T_484 @[csr.scala 191:41]
    node _T_485 = bits(_T_472, 27, 16) @[csr.scala 191:41]
    _T_470.zero3 <= _T_485 @[csr.scala 191:41]
    node _T_486 = bits(_T_472, 29, 28) @[csr.scala 191:41]
    _T_470.zero4 <= _T_486 @[csr.scala 191:41]
    node _T_487 = bits(_T_472, 31, 30) @[csr.scala 191:41]
    _T_470.xdebugver <= _T_487 @[csr.scala 191:41]
    wire reset_dcsr : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>}
    reset_dcsr.prv <= _T_470.prv
    reset_dcsr.step <= _T_470.step
    reset_dcsr.zero1 <= _T_470.zero1
    reset_dcsr.debugint <= _T_470.debugint
    reset_dcsr.cause <= _T_470.cause
    reset_dcsr.stoptime <= _T_470.stoptime
    reset_dcsr.stopcycle <= _T_470.stopcycle
    reset_dcsr.zero2 <= _T_470.zero2
    reset_dcsr.ebreaku <= _T_470.ebreaku
    reset_dcsr.ebreaks <= _T_470.ebreaks
    reset_dcsr.ebreakh <= _T_470.ebreakh
    reset_dcsr.ebreakm <= _T_470.ebreakm
    reset_dcsr.zero3 <= _T_470.zero3
    reset_dcsr.zero4 <= _T_470.zero4
    reset_dcsr.xdebugver <= _T_470.xdebugver
    reset_dcsr.xdebugver <= UInt<1>("h01") @[csr.scala 192:24]
    reset_dcsr.prv <= UInt<2>("h03") @[csr.scala 193:18]
    reg reg_dcsr : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>}, clock with : (reset => (reset, reset_dcsr)) @[csr.scala 194:25]
    node system_insn = eq(io.rw.cmd, UInt<3>("h04")) @[csr.scala 196:31]
    node _T_492 = neq(io.rw.cmd, UInt<3>("h00")) @[csr.scala 197:27]
    node _T_494 = eq(system_insn, UInt<1>("h00")) @[csr.scala 197:40]
    node cpu_ren = and(_T_492, _T_494) @[csr.scala 197:37]
    node _T_495 = cat(io.status.sie, io.status.uie) @[csr.scala 199:38]
    node _T_496 = cat(io.status.upie, io.status.mie) @[csr.scala 199:38]
    node _T_497 = cat(_T_496, io.status.hie) @[csr.scala 199:38]
    node _T_498 = cat(_T_497, _T_495) @[csr.scala 199:38]
    node _T_499 = cat(io.status.mpie, io.status.hpie) @[csr.scala 199:38]
    node _T_500 = cat(_T_499, io.status.spie) @[csr.scala 199:38]
    node _T_501 = cat(io.status.mpp, io.status.hpp) @[csr.scala 199:38]
    node _T_502 = cat(_T_501, io.status.spp) @[csr.scala 199:38]
    node _T_503 = cat(_T_502, _T_500) @[csr.scala 199:38]
    node _T_504 = cat(_T_503, _T_498) @[csr.scala 199:38]
    node _T_505 = cat(io.status.mprv, io.status.xs) @[csr.scala 199:38]
    node _T_506 = cat(_T_505, io.status.fs) @[csr.scala 199:38]
    node _T_507 = cat(io.status.tvm, io.status.mxr) @[csr.scala 199:38]
    node _T_508 = cat(_T_507, io.status.sum) @[csr.scala 199:38]
    node _T_509 = cat(_T_508, _T_506) @[csr.scala 199:38]
    node _T_510 = cat(io.status.zero1, io.status.tsr) @[csr.scala 199:38]
    node _T_511 = cat(_T_510, io.status.tw) @[csr.scala 199:38]
    node _T_512 = cat(io.status.debug, io.status.prv) @[csr.scala 199:38]
    node _T_513 = cat(_T_512, io.status.sd) @[csr.scala 199:38]
    node _T_514 = cat(_T_513, _T_511) @[csr.scala 199:38]
    node _T_515 = cat(_T_514, _T_509) @[csr.scala 199:38]
    node read_mstatus = cat(_T_515, _T_504) @[csr.scala 199:38]
    node _T_522 = cat(reg_mip.ssip, reg_mip.usip) @[csr.scala 215:31]
    node _T_523 = cat(reg_mip.msip, reg_mip.hsip) @[csr.scala 215:31]
    node _T_524 = cat(_T_523, _T_522) @[csr.scala 215:31]
    node _T_525 = cat(reg_mip.stip, reg_mip.utip) @[csr.scala 215:31]
    node _T_526 = cat(reg_mip.mtip, reg_mip.htip) @[csr.scala 215:31]
    node _T_527 = cat(_T_526, _T_525) @[csr.scala 215:31]
    node _T_528 = cat(_T_527, _T_524) @[csr.scala 215:31]
    node _T_529 = cat(reg_mip.seip, reg_mip.ueip) @[csr.scala 215:31]
    node _T_530 = cat(reg_mip.meip, reg_mip.heip) @[csr.scala 215:31]
    node _T_531 = cat(_T_530, _T_529) @[csr.scala 215:31]
    node _T_532 = cat(reg_mip.zero1, reg_mip.rocc) @[csr.scala 215:31]
    node _T_533 = cat(reg_mip.zero2, reg_mip.debug) @[csr.scala 215:31]
    node _T_534 = cat(_T_533, _T_532) @[csr.scala 215:31]
    node _T_535 = cat(_T_534, _T_531) @[csr.scala 215:31]
    node _T_536 = cat(_T_535, _T_528) @[csr.scala 215:31]
    node _T_537 = cat(reg_mie.ssip, reg_mie.usip) @[csr.scala 216:31]
    node _T_538 = cat(reg_mie.msip, reg_mie.hsip) @[csr.scala 216:31]
    node _T_539 = cat(_T_538, _T_537) @[csr.scala 216:31]
    node _T_540 = cat(reg_mie.stip, reg_mie.utip) @[csr.scala 216:31]
    node _T_541 = cat(reg_mie.mtip, reg_mie.htip) @[csr.scala 216:31]
    node _T_542 = cat(_T_541, _T_540) @[csr.scala 216:31]
    node _T_543 = cat(_T_542, _T_539) @[csr.scala 216:31]
    node _T_544 = cat(reg_mie.seip, reg_mie.ueip) @[csr.scala 216:31]
    node _T_545 = cat(reg_mie.meip, reg_mie.heip) @[csr.scala 216:31]
    node _T_546 = cat(_T_545, _T_544) @[csr.scala 216:31]
    node _T_547 = cat(reg_mie.zero1, reg_mie.rocc) @[csr.scala 216:31]
    node _T_548 = cat(reg_mie.zero2, reg_mie.debug) @[csr.scala 216:31]
    node _T_549 = cat(_T_548, _T_547) @[csr.scala 216:31]
    node _T_550 = cat(_T_549, _T_546) @[csr.scala 216:31]
    node _T_551 = cat(_T_550, _T_543) @[csr.scala 216:31]
    node _T_552 = cat(reg_dcsr.zero1, reg_dcsr.step) @[csr.scala 222:27]
    node _T_553 = cat(_T_552, reg_dcsr.prv) @[csr.scala 222:27]
    node _T_554 = cat(reg_dcsr.cause, reg_dcsr.debugint) @[csr.scala 222:27]
    node _T_555 = cat(reg_dcsr.stopcycle, reg_dcsr.stoptime) @[csr.scala 222:27]
    node _T_556 = cat(_T_555, _T_554) @[csr.scala 222:27]
    node _T_557 = cat(_T_556, _T_553) @[csr.scala 222:27]
    node _T_558 = cat(reg_dcsr.ebreaku, reg_dcsr.zero2) @[csr.scala 222:27]
    node _T_559 = cat(reg_dcsr.ebreakh, reg_dcsr.ebreaks) @[csr.scala 222:27]
    node _T_560 = cat(_T_559, _T_558) @[csr.scala 222:27]
    node _T_561 = cat(reg_dcsr.zero3, reg_dcsr.ebreakm) @[csr.scala 222:27]
    node _T_562 = cat(reg_dcsr.xdebugver, reg_dcsr.zero4) @[csr.scala 222:27]
    node _T_563 = cat(_T_562, _T_561) @[csr.scala 222:27]
    node _T_564 = cat(_T_563, _T_560) @[csr.scala 222:27]
    node _T_565 = cat(_T_564, _T_557) @[csr.scala 222:27]
    node _T_569 = eq(io.decode.csr, UInt<12>("h0b00")) @[csr.scala 259:76]
    node _T_571 = eq(io.decode.csr, UInt<12>("h0b02")) @[csr.scala 259:76]
    node _T_573 = eq(io.decode.csr, UInt<12>("h0f13")) @[csr.scala 259:76]
    node _T_575 = eq(io.decode.csr, UInt<12>("h0f12")) @[csr.scala 259:76]
    node _T_577 = eq(io.decode.csr, UInt<12>("h0f11")) @[csr.scala 259:76]
    node _T_579 = eq(io.decode.csr, UInt<10>("h0301")) @[csr.scala 259:76]
    node _T_581 = eq(io.decode.csr, UInt<10>("h0300")) @[csr.scala 259:76]
    node _T_583 = eq(io.decode.csr, UInt<10>("h0305")) @[csr.scala 259:76]
    node _T_585 = eq(io.decode.csr, UInt<10>("h0344")) @[csr.scala 259:76]
    node _T_587 = eq(io.decode.csr, UInt<10>("h0304")) @[csr.scala 259:76]
    node _T_589 = eq(io.decode.csr, UInt<10>("h0340")) @[csr.scala 259:76]
    node _T_591 = eq(io.decode.csr, UInt<10>("h0341")) @[csr.scala 259:76]
    node _T_593 = eq(io.decode.csr, UInt<10>("h0343")) @[csr.scala 259:76]
    node _T_595 = eq(io.decode.csr, UInt<10>("h0342")) @[csr.scala 259:76]
    node _T_597 = eq(io.decode.csr, UInt<12>("h0f14")) @[csr.scala 259:76]
    node _T_599 = eq(io.decode.csr, UInt<11>("h07b0")) @[csr.scala 259:76]
    node _T_601 = eq(io.decode.csr, UInt<11>("h07b1")) @[csr.scala 259:76]
    node _T_603 = eq(io.decode.csr, UInt<11>("h07b2")) @[csr.scala 259:76]
    node _T_605 = eq(io.decode.csr, UInt<10>("h0302")) @[csr.scala 259:76]
    node _T_607 = eq(io.decode.csr, UInt<12>("h0b03")) @[csr.scala 259:76]
    node _T_609 = eq(io.decode.csr, UInt<12>("h0b83")) @[csr.scala 259:76]
    node _T_611 = eq(io.decode.csr, UInt<12>("h0b04")) @[csr.scala 259:76]
    node _T_613 = eq(io.decode.csr, UInt<12>("h0b84")) @[csr.scala 259:76]
    node _T_615 = eq(io.decode.csr, UInt<12>("h0b05")) @[csr.scala 259:76]
    node _T_617 = eq(io.decode.csr, UInt<12>("h0b85")) @[csr.scala 259:76]
    node _T_619 = eq(io.decode.csr, UInt<12>("h0b06")) @[csr.scala 259:76]
    node _T_621 = eq(io.decode.csr, UInt<12>("h0b86")) @[csr.scala 259:76]
    node _T_623 = eq(io.decode.csr, UInt<12>("h0b07")) @[csr.scala 259:76]
    node _T_625 = eq(io.decode.csr, UInt<12>("h0b87")) @[csr.scala 259:76]
    node _T_627 = eq(io.decode.csr, UInt<12>("h0b08")) @[csr.scala 259:76]
    node _T_629 = eq(io.decode.csr, UInt<12>("h0b88")) @[csr.scala 259:76]
    node _T_631 = eq(io.decode.csr, UInt<12>("h0b09")) @[csr.scala 259:76]
    node _T_633 = eq(io.decode.csr, UInt<12>("h0b89")) @[csr.scala 259:76]
    node _T_635 = eq(io.decode.csr, UInt<12>("h0b0a")) @[csr.scala 259:76]
    node _T_637 = eq(io.decode.csr, UInt<12>("h0b8a")) @[csr.scala 259:76]
    node _T_639 = eq(io.decode.csr, UInt<12>("h0b0b")) @[csr.scala 259:76]
    node _T_641 = eq(io.decode.csr, UInt<12>("h0b8b")) @[csr.scala 259:76]
    node _T_643 = eq(io.decode.csr, UInt<12>("h0b0c")) @[csr.scala 259:76]
    node _T_645 = eq(io.decode.csr, UInt<12>("h0b8c")) @[csr.scala 259:76]
    node _T_647 = eq(io.decode.csr, UInt<12>("h0b0d")) @[csr.scala 259:76]
    node _T_649 = eq(io.decode.csr, UInt<12>("h0b8d")) @[csr.scala 259:76]
    node _T_651 = eq(io.decode.csr, UInt<12>("h0b0e")) @[csr.scala 259:76]
    node _T_653 = eq(io.decode.csr, UInt<12>("h0b8e")) @[csr.scala 259:76]
    node _T_655 = eq(io.decode.csr, UInt<12>("h0b0f")) @[csr.scala 259:76]
    node _T_657 = eq(io.decode.csr, UInt<12>("h0b8f")) @[csr.scala 259:76]
    node _T_659 = eq(io.decode.csr, UInt<12>("h0b10")) @[csr.scala 259:76]
    node _T_661 = eq(io.decode.csr, UInt<12>("h0b90")) @[csr.scala 259:76]
    node _T_663 = eq(io.decode.csr, UInt<12>("h0b11")) @[csr.scala 259:76]
    node _T_665 = eq(io.decode.csr, UInt<12>("h0b91")) @[csr.scala 259:76]
    node _T_667 = eq(io.decode.csr, UInt<12>("h0b12")) @[csr.scala 259:76]
    node _T_669 = eq(io.decode.csr, UInt<12>("h0b92")) @[csr.scala 259:76]
    node _T_671 = eq(io.decode.csr, UInt<12>("h0b13")) @[csr.scala 259:76]
    node _T_673 = eq(io.decode.csr, UInt<12>("h0b93")) @[csr.scala 259:76]
    node _T_675 = eq(io.decode.csr, UInt<12>("h0b14")) @[csr.scala 259:76]
    node _T_677 = eq(io.decode.csr, UInt<12>("h0b94")) @[csr.scala 259:76]
    node _T_679 = eq(io.decode.csr, UInt<12>("h0b15")) @[csr.scala 259:76]
    node _T_681 = eq(io.decode.csr, UInt<12>("h0b95")) @[csr.scala 259:76]
    node _T_683 = eq(io.decode.csr, UInt<12>("h0b16")) @[csr.scala 259:76]
    node _T_685 = eq(io.decode.csr, UInt<12>("h0b96")) @[csr.scala 259:76]
    node _T_687 = eq(io.decode.csr, UInt<12>("h0b17")) @[csr.scala 259:76]
    node _T_689 = eq(io.decode.csr, UInt<12>("h0b97")) @[csr.scala 259:76]
    node _T_691 = eq(io.decode.csr, UInt<12>("h0b18")) @[csr.scala 259:76]
    node _T_693 = eq(io.decode.csr, UInt<12>("h0b98")) @[csr.scala 259:76]
    node _T_695 = eq(io.decode.csr, UInt<12>("h0b19")) @[csr.scala 259:76]
    node _T_697 = eq(io.decode.csr, UInt<12>("h0b99")) @[csr.scala 259:76]
    node _T_699 = eq(io.decode.csr, UInt<12>("h0b1a")) @[csr.scala 259:76]
    node _T_701 = eq(io.decode.csr, UInt<12>("h0b9a")) @[csr.scala 259:76]
    node _T_703 = eq(io.decode.csr, UInt<12>("h0b1b")) @[csr.scala 259:76]
    node _T_705 = eq(io.decode.csr, UInt<12>("h0b9b")) @[csr.scala 259:76]
    node _T_707 = eq(io.decode.csr, UInt<12>("h0b1c")) @[csr.scala 259:76]
    node _T_709 = eq(io.decode.csr, UInt<12>("h0b9c")) @[csr.scala 259:76]
    node _T_711 = eq(io.decode.csr, UInt<12>("h0b1d")) @[csr.scala 259:76]
    node _T_713 = eq(io.decode.csr, UInt<12>("h0b9d")) @[csr.scala 259:76]
    node _T_715 = eq(io.decode.csr, UInt<12>("h0b1e")) @[csr.scala 259:76]
    node _T_717 = eq(io.decode.csr, UInt<12>("h0b9e")) @[csr.scala 259:76]
    node _T_719 = eq(io.decode.csr, UInt<12>("h0b1f")) @[csr.scala 259:76]
    node _T_721 = eq(io.decode.csr, UInt<12>("h0b9f")) @[csr.scala 259:76]
    node _T_723 = eq(io.decode.csr, UInt<12>("h0b20")) @[csr.scala 259:76]
    node _T_725 = eq(io.decode.csr, UInt<12>("h0ba0")) @[csr.scala 259:76]
    node _T_727 = eq(io.decode.csr, UInt<12>("h0b21")) @[csr.scala 259:76]
    node _T_729 = eq(io.decode.csr, UInt<12>("h0ba1")) @[csr.scala 259:76]
    node _T_731 = eq(io.decode.csr, UInt<12>("h0b22")) @[csr.scala 259:76]
    node _T_733 = eq(io.decode.csr, UInt<12>("h0ba2")) @[csr.scala 259:76]
    node _T_735 = eq(io.decode.csr, UInt<12>("h0b80")) @[csr.scala 259:76]
    node _T_737 = eq(io.decode.csr, UInt<12>("h0b82")) @[csr.scala 259:76]
    node _T_738 = bits(io.decode.csr, 9, 8) @[csr.scala 261:57]
    node priv_sufficient = geq(reg_mstatus.prv, _T_738) @[csr.scala 261:41]
    node _T_739 = bits(io.decode.csr, 11, 10) @[csr.scala 262:32]
    node _T_740 = not(_T_739) @[csr.scala 262:40]
    node read_only = eq(_T_740, UInt<1>("h00")) @[csr.scala 262:40]
    node _T_742 = neq(io.rw.cmd, UInt<3>("h05")) @[csr.scala 263:38]
    node _T_743 = and(cpu_ren, _T_742) @[csr.scala 263:25]
    node cpu_wen = and(_T_743, priv_sufficient) @[csr.scala 263:48]
    node _T_745 = eq(read_only, UInt<1>("h00")) @[csr.scala 264:24]
    node wen = and(cpu_wen, _T_745) @[csr.scala 264:21]
    node _T_746 = eq(io.rw.cmd, UInt<3>("h02")) @[util.scala 25:47]
    node _T_747 = eq(io.rw.cmd, UInt<3>("h03")) @[util.scala 25:47]
    node _T_748 = or(_T_746, _T_747) @[util.scala 25:62]
    node _T_750 = mux(_T_748, io.rw.rdata, UInt<1>("h00")) @[csr.scala 390:9]
    node _T_751 = or(_T_750, io.rw.wdata) @[csr.scala 390:49]
    node _T_752 = eq(io.rw.cmd, UInt<3>("h03")) @[csr.scala 390:69]
    node _T_754 = mux(_T_752, io.rw.wdata, UInt<1>("h00")) @[csr.scala 390:64]
    node _T_755 = not(_T_754) @[csr.scala 390:60]
    node wdata = and(_T_751, _T_755) @[csr.scala 390:58]
    node _T_757 = bits(io.decode.csr, 2, 0) @[csr.scala 267:36]
    node opcode = dshl(UInt<1>("h01"), _T_757) @[csr.scala 267:20]
    node _T_758 = bits(opcode, 0, 0) @[csr.scala 268:40]
    node insn_call = and(system_insn, _T_758) @[csr.scala 268:31]
    node _T_759 = bits(opcode, 1, 1) @[csr.scala 269:41]
    node insn_break = and(system_insn, _T_759) @[csr.scala 269:32]
    node _T_760 = bits(opcode, 2, 2) @[csr.scala 270:39]
    node _T_761 = and(system_insn, _T_760) @[csr.scala 270:30]
    node insn_ret = and(_T_761, priv_sufficient) @[csr.scala 270:43]
    node _T_762 = bits(opcode, 5, 5) @[csr.scala 271:39]
    node _T_763 = and(system_insn, _T_762) @[csr.scala 271:30]
    node insn_wfi = and(_T_763, priv_sufficient) @[csr.scala 271:43]
    node _T_764 = bits(io.decode.csr, 9, 8) @[csr.scala 274:60]
    node _T_765 = lt(reg_mstatus.prv, _T_764) @[csr.scala 274:45]
    node _T_767 = eq(io.decode.csr, UInt<12>("h0b00")) @[csr.scala 273:108]
    node _T_769 = eq(io.decode.csr, UInt<12>("h0b02")) @[csr.scala 273:108]
    node _T_771 = eq(io.decode.csr, UInt<12>("h0f13")) @[csr.scala 273:108]
    node _T_773 = eq(io.decode.csr, UInt<12>("h0f12")) @[csr.scala 273:108]
    node _T_775 = eq(io.decode.csr, UInt<12>("h0f11")) @[csr.scala 273:108]
    node _T_777 = eq(io.decode.csr, UInt<10>("h0301")) @[csr.scala 273:108]
    node _T_779 = eq(io.decode.csr, UInt<10>("h0300")) @[csr.scala 273:108]
    node _T_781 = eq(io.decode.csr, UInt<10>("h0305")) @[csr.scala 273:108]
    node _T_783 = eq(io.decode.csr, UInt<10>("h0344")) @[csr.scala 273:108]
    node _T_785 = eq(io.decode.csr, UInt<10>("h0304")) @[csr.scala 273:108]
    node _T_787 = eq(io.decode.csr, UInt<10>("h0340")) @[csr.scala 273:108]
    node _T_789 = eq(io.decode.csr, UInt<10>("h0341")) @[csr.scala 273:108]
    node _T_791 = eq(io.decode.csr, UInt<10>("h0343")) @[csr.scala 273:108]
    node _T_793 = eq(io.decode.csr, UInt<10>("h0342")) @[csr.scala 273:108]
    node _T_795 = eq(io.decode.csr, UInt<12>("h0f14")) @[csr.scala 273:108]
    node _T_797 = eq(io.decode.csr, UInt<11>("h07b0")) @[csr.scala 273:108]
    node _T_799 = eq(io.decode.csr, UInt<11>("h07b1")) @[csr.scala 273:108]
    node _T_801 = eq(io.decode.csr, UInt<11>("h07b2")) @[csr.scala 273:108]
    node _T_803 = eq(io.decode.csr, UInt<10>("h0302")) @[csr.scala 273:108]
    node _T_805 = eq(io.decode.csr, UInt<12>("h0b03")) @[csr.scala 273:108]
    node _T_807 = eq(io.decode.csr, UInt<12>("h0b83")) @[csr.scala 273:108]
    node _T_809 = eq(io.decode.csr, UInt<12>("h0b04")) @[csr.scala 273:108]
    node _T_811 = eq(io.decode.csr, UInt<12>("h0b84")) @[csr.scala 273:108]
    node _T_813 = eq(io.decode.csr, UInt<12>("h0b05")) @[csr.scala 273:108]
    node _T_815 = eq(io.decode.csr, UInt<12>("h0b85")) @[csr.scala 273:108]
    node _T_817 = eq(io.decode.csr, UInt<12>("h0b06")) @[csr.scala 273:108]
    node _T_819 = eq(io.decode.csr, UInt<12>("h0b86")) @[csr.scala 273:108]
    node _T_821 = eq(io.decode.csr, UInt<12>("h0b07")) @[csr.scala 273:108]
    node _T_823 = eq(io.decode.csr, UInt<12>("h0b87")) @[csr.scala 273:108]
    node _T_825 = eq(io.decode.csr, UInt<12>("h0b08")) @[csr.scala 273:108]
    node _T_827 = eq(io.decode.csr, UInt<12>("h0b88")) @[csr.scala 273:108]
    node _T_829 = eq(io.decode.csr, UInt<12>("h0b09")) @[csr.scala 273:108]
    node _T_831 = eq(io.decode.csr, UInt<12>("h0b89")) @[csr.scala 273:108]
    node _T_833 = eq(io.decode.csr, UInt<12>("h0b0a")) @[csr.scala 273:108]
    node _T_835 = eq(io.decode.csr, UInt<12>("h0b8a")) @[csr.scala 273:108]
    node _T_837 = eq(io.decode.csr, UInt<12>("h0b0b")) @[csr.scala 273:108]
    node _T_839 = eq(io.decode.csr, UInt<12>("h0b8b")) @[csr.scala 273:108]
    node _T_841 = eq(io.decode.csr, UInt<12>("h0b0c")) @[csr.scala 273:108]
    node _T_843 = eq(io.decode.csr, UInt<12>("h0b8c")) @[csr.scala 273:108]
    node _T_845 = eq(io.decode.csr, UInt<12>("h0b0d")) @[csr.scala 273:108]
    node _T_847 = eq(io.decode.csr, UInt<12>("h0b8d")) @[csr.scala 273:108]
    node _T_849 = eq(io.decode.csr, UInt<12>("h0b0e")) @[csr.scala 273:108]
    node _T_851 = eq(io.decode.csr, UInt<12>("h0b8e")) @[csr.scala 273:108]
    node _T_853 = eq(io.decode.csr, UInt<12>("h0b0f")) @[csr.scala 273:108]
    node _T_855 = eq(io.decode.csr, UInt<12>("h0b8f")) @[csr.scala 273:108]
    node _T_857 = eq(io.decode.csr, UInt<12>("h0b10")) @[csr.scala 273:108]
    node _T_859 = eq(io.decode.csr, UInt<12>("h0b90")) @[csr.scala 273:108]
    node _T_861 = eq(io.decode.csr, UInt<12>("h0b11")) @[csr.scala 273:108]
    node _T_863 = eq(io.decode.csr, UInt<12>("h0b91")) @[csr.scala 273:108]
    node _T_865 = eq(io.decode.csr, UInt<12>("h0b12")) @[csr.scala 273:108]
    node _T_867 = eq(io.decode.csr, UInt<12>("h0b92")) @[csr.scala 273:108]
    node _T_869 = eq(io.decode.csr, UInt<12>("h0b13")) @[csr.scala 273:108]
    node _T_871 = eq(io.decode.csr, UInt<12>("h0b93")) @[csr.scala 273:108]
    node _T_873 = eq(io.decode.csr, UInt<12>("h0b14")) @[csr.scala 273:108]
    node _T_875 = eq(io.decode.csr, UInt<12>("h0b94")) @[csr.scala 273:108]
    node _T_877 = eq(io.decode.csr, UInt<12>("h0b15")) @[csr.scala 273:108]
    node _T_879 = eq(io.decode.csr, UInt<12>("h0b95")) @[csr.scala 273:108]
    node _T_881 = eq(io.decode.csr, UInt<12>("h0b16")) @[csr.scala 273:108]
    node _T_883 = eq(io.decode.csr, UInt<12>("h0b96")) @[csr.scala 273:108]
    node _T_885 = eq(io.decode.csr, UInt<12>("h0b17")) @[csr.scala 273:108]
    node _T_887 = eq(io.decode.csr, UInt<12>("h0b97")) @[csr.scala 273:108]
    node _T_889 = eq(io.decode.csr, UInt<12>("h0b18")) @[csr.scala 273:108]
    node _T_891 = eq(io.decode.csr, UInt<12>("h0b98")) @[csr.scala 273:108]
    node _T_893 = eq(io.decode.csr, UInt<12>("h0b19")) @[csr.scala 273:108]
    node _T_895 = eq(io.decode.csr, UInt<12>("h0b99")) @[csr.scala 273:108]
    node _T_897 = eq(io.decode.csr, UInt<12>("h0b1a")) @[csr.scala 273:108]
    node _T_899 = eq(io.decode.csr, UInt<12>("h0b9a")) @[csr.scala 273:108]
    node _T_901 = eq(io.decode.csr, UInt<12>("h0b1b")) @[csr.scala 273:108]
    node _T_903 = eq(io.decode.csr, UInt<12>("h0b9b")) @[csr.scala 273:108]
    node _T_905 = eq(io.decode.csr, UInt<12>("h0b1c")) @[csr.scala 273:108]
    node _T_907 = eq(io.decode.csr, UInt<12>("h0b9c")) @[csr.scala 273:108]
    node _T_909 = eq(io.decode.csr, UInt<12>("h0b1d")) @[csr.scala 273:108]
    node _T_911 = eq(io.decode.csr, UInt<12>("h0b9d")) @[csr.scala 273:108]
    node _T_913 = eq(io.decode.csr, UInt<12>("h0b1e")) @[csr.scala 273:108]
    node _T_915 = eq(io.decode.csr, UInt<12>("h0b9e")) @[csr.scala 273:108]
    node _T_917 = eq(io.decode.csr, UInt<12>("h0b1f")) @[csr.scala 273:108]
    node _T_919 = eq(io.decode.csr, UInt<12>("h0b9f")) @[csr.scala 273:108]
    node _T_921 = eq(io.decode.csr, UInt<12>("h0b20")) @[csr.scala 273:108]
    node _T_923 = eq(io.decode.csr, UInt<12>("h0ba0")) @[csr.scala 273:108]
    node _T_925 = eq(io.decode.csr, UInt<12>("h0b21")) @[csr.scala 273:108]
    node _T_927 = eq(io.decode.csr, UInt<12>("h0ba1")) @[csr.scala 273:108]
    node _T_929 = eq(io.decode.csr, UInt<12>("h0b22")) @[csr.scala 273:108]
    node _T_931 = eq(io.decode.csr, UInt<12>("h0ba2")) @[csr.scala 273:108]
    node _T_933 = eq(io.decode.csr, UInt<12>("h0b80")) @[csr.scala 273:108]
    node _T_935 = eq(io.decode.csr, UInt<12>("h0b82")) @[csr.scala 273:108]
    node _T_936 = or(_T_767, _T_769) @[csr.scala 273:124]
    node _T_937 = or(_T_936, _T_771) @[csr.scala 273:124]
    node _T_938 = or(_T_937, _T_773) @[csr.scala 273:124]
    node _T_939 = or(_T_938, _T_775) @[csr.scala 273:124]
    node _T_940 = or(_T_939, _T_777) @[csr.scala 273:124]
    node _T_941 = or(_T_940, _T_779) @[csr.scala 273:124]
    node _T_942 = or(_T_941, _T_781) @[csr.scala 273:124]
    node _T_943 = or(_T_942, _T_783) @[csr.scala 273:124]
    node _T_944 = or(_T_943, _T_785) @[csr.scala 273:124]
    node _T_945 = or(_T_944, _T_787) @[csr.scala 273:124]
    node _T_946 = or(_T_945, _T_789) @[csr.scala 273:124]
    node _T_947 = or(_T_946, _T_791) @[csr.scala 273:124]
    node _T_948 = or(_T_947, _T_793) @[csr.scala 273:124]
    node _T_949 = or(_T_948, _T_795) @[csr.scala 273:124]
    node _T_950 = or(_T_949, _T_797) @[csr.scala 273:124]
    node _T_951 = or(_T_950, _T_799) @[csr.scala 273:124]
    node _T_952 = or(_T_951, _T_801) @[csr.scala 273:124]
    node _T_953 = or(_T_952, _T_803) @[csr.scala 273:124]
    node _T_954 = or(_T_953, _T_805) @[csr.scala 273:124]
    node _T_955 = or(_T_954, _T_807) @[csr.scala 273:124]
    node _T_956 = or(_T_955, _T_809) @[csr.scala 273:124]
    node _T_957 = or(_T_956, _T_811) @[csr.scala 273:124]
    node _T_958 = or(_T_957, _T_813) @[csr.scala 273:124]
    node _T_959 = or(_T_958, _T_815) @[csr.scala 273:124]
    node _T_960 = or(_T_959, _T_817) @[csr.scala 273:124]
    node _T_961 = or(_T_960, _T_819) @[csr.scala 273:124]
    node _T_962 = or(_T_961, _T_821) @[csr.scala 273:124]
    node _T_963 = or(_T_962, _T_823) @[csr.scala 273:124]
    node _T_964 = or(_T_963, _T_825) @[csr.scala 273:124]
    node _T_965 = or(_T_964, _T_827) @[csr.scala 273:124]
    node _T_966 = or(_T_965, _T_829) @[csr.scala 273:124]
    node _T_967 = or(_T_966, _T_831) @[csr.scala 273:124]
    node _T_968 = or(_T_967, _T_833) @[csr.scala 273:124]
    node _T_969 = or(_T_968, _T_835) @[csr.scala 273:124]
    node _T_970 = or(_T_969, _T_837) @[csr.scala 273:124]
    node _T_971 = or(_T_970, _T_839) @[csr.scala 273:124]
    node _T_972 = or(_T_971, _T_841) @[csr.scala 273:124]
    node _T_973 = or(_T_972, _T_843) @[csr.scala 273:124]
    node _T_974 = or(_T_973, _T_845) @[csr.scala 273:124]
    node _T_975 = or(_T_974, _T_847) @[csr.scala 273:124]
    node _T_976 = or(_T_975, _T_849) @[csr.scala 273:124]
    node _T_977 = or(_T_976, _T_851) @[csr.scala 273:124]
    node _T_978 = or(_T_977, _T_853) @[csr.scala 273:124]
    node _T_979 = or(_T_978, _T_855) @[csr.scala 273:124]
    node _T_980 = or(_T_979, _T_857) @[csr.scala 273:124]
    node _T_981 = or(_T_980, _T_859) @[csr.scala 273:124]
    node _T_982 = or(_T_981, _T_861) @[csr.scala 273:124]
    node _T_983 = or(_T_982, _T_863) @[csr.scala 273:124]
    node _T_984 = or(_T_983, _T_865) @[csr.scala 273:124]
    node _T_985 = or(_T_984, _T_867) @[csr.scala 273:124]
    node _T_986 = or(_T_985, _T_869) @[csr.scala 273:124]
    node _T_987 = or(_T_986, _T_871) @[csr.scala 273:124]
    node _T_988 = or(_T_987, _T_873) @[csr.scala 273:124]
    node _T_989 = or(_T_988, _T_875) @[csr.scala 273:124]
    node _T_990 = or(_T_989, _T_877) @[csr.scala 273:124]
    node _T_991 = or(_T_990, _T_879) @[csr.scala 273:124]
    node _T_992 = or(_T_991, _T_881) @[csr.scala 273:124]
    node _T_993 = or(_T_992, _T_883) @[csr.scala 273:124]
    node _T_994 = or(_T_993, _T_885) @[csr.scala 273:124]
    node _T_995 = or(_T_994, _T_887) @[csr.scala 273:124]
    node _T_996 = or(_T_995, _T_889) @[csr.scala 273:124]
    node _T_997 = or(_T_996, _T_891) @[csr.scala 273:124]
    node _T_998 = or(_T_997, _T_893) @[csr.scala 273:124]
    node _T_999 = or(_T_998, _T_895) @[csr.scala 273:124]
    node _T_1000 = or(_T_999, _T_897) @[csr.scala 273:124]
    node _T_1001 = or(_T_1000, _T_899) @[csr.scala 273:124]
    node _T_1002 = or(_T_1001, _T_901) @[csr.scala 273:124]
    node _T_1003 = or(_T_1002, _T_903) @[csr.scala 273:124]
    node _T_1004 = or(_T_1003, _T_905) @[csr.scala 273:124]
    node _T_1005 = or(_T_1004, _T_907) @[csr.scala 273:124]
    node _T_1006 = or(_T_1005, _T_909) @[csr.scala 273:124]
    node _T_1007 = or(_T_1006, _T_911) @[csr.scala 273:124]
    node _T_1008 = or(_T_1007, _T_913) @[csr.scala 273:124]
    node _T_1009 = or(_T_1008, _T_915) @[csr.scala 273:124]
    node _T_1010 = or(_T_1009, _T_917) @[csr.scala 273:124]
    node _T_1011 = or(_T_1010, _T_919) @[csr.scala 273:124]
    node _T_1012 = or(_T_1011, _T_921) @[csr.scala 273:124]
    node _T_1013 = or(_T_1012, _T_923) @[csr.scala 273:124]
    node _T_1014 = or(_T_1013, _T_925) @[csr.scala 273:124]
    node _T_1015 = or(_T_1014, _T_927) @[csr.scala 273:124]
    node _T_1016 = or(_T_1015, _T_929) @[csr.scala 273:124]
    node _T_1017 = or(_T_1016, _T_931) @[csr.scala 273:124]
    node _T_1018 = or(_T_1017, _T_933) @[csr.scala 273:124]
    node _T_1019 = or(_T_1018, _T_935) @[csr.scala 273:124]
    node _T_1021 = eq(_T_1019, UInt<1>("h00")) @[csr.scala 274:69]
    node _T_1022 = or(_T_765, _T_1021) @[csr.scala 274:66]
    node _T_1025 = geq(io.decode.csr, UInt<12>("h0c00")) @[util.scala 48:47]
    node _T_1026 = lt(io.decode.csr, UInt<12>("h0c20")) @[util.scala 48:60]
    node _T_1027 = and(_T_1025, _T_1026) @[util.scala 48:55]
    node _T_1030 = geq(io.decode.csr, UInt<12>("h0c80")) @[util.scala 48:47]
    node _T_1031 = lt(io.decode.csr, UInt<12>("h0ca0")) @[util.scala 48:60]
    node _T_1032 = and(_T_1030, _T_1031) @[util.scala 48:55]
    node _T_1033 = or(_T_1027, _T_1032) @[csr.scala 275:67]
    node _T_1034 = or(_T_1022, _T_1033) @[csr.scala 274:94]
    node _T_1036 = eq(reg_debug, UInt<1>("h00")) @[csr.scala 276:5]
    node _T_1037 = or(_T_1034, _T_1036) @[csr.scala 275:134]
    io.decode.read_illegal <= _T_1037 @[csr.scala 274:26]
    node _T_1038 = bits(io.decode.csr, 11, 10) @[csr.scala 277:43]
    node _T_1039 = not(_T_1038) @[csr.scala 277:51]
    node _T_1041 = eq(_T_1039, UInt<1>("h00")) @[csr.scala 277:51]
    io.decode.write_illegal <= _T_1041 @[csr.scala 277:27]
    node _T_1042 = bits(io.decode.csr, 9, 8) @[csr.scala 278:62]
    node _T_1043 = lt(reg_mstatus.prv, _T_1042) @[csr.scala 278:47]
    io.decode.system_illegal <= _T_1043 @[csr.scala 278:28]
    io.status.uie <= reg_mstatus.uie @[csr.scala 280:13]
    io.status.sie <= reg_mstatus.sie @[csr.scala 280:13]
    io.status.hie <= reg_mstatus.hie @[csr.scala 280:13]
    io.status.mie <= reg_mstatus.mie @[csr.scala 280:13]
    io.status.upie <= reg_mstatus.upie @[csr.scala 280:13]
    io.status.spie <= reg_mstatus.spie @[csr.scala 280:13]
    io.status.hpie <= reg_mstatus.hpie @[csr.scala 280:13]
    io.status.mpie <= reg_mstatus.mpie @[csr.scala 280:13]
    io.status.spp <= reg_mstatus.spp @[csr.scala 280:13]
    io.status.hpp <= reg_mstatus.hpp @[csr.scala 280:13]
    io.status.mpp <= reg_mstatus.mpp @[csr.scala 280:13]
    io.status.fs <= reg_mstatus.fs @[csr.scala 280:13]
    io.status.xs <= reg_mstatus.xs @[csr.scala 280:13]
    io.status.mprv <= reg_mstatus.mprv @[csr.scala 280:13]
    io.status.sum <= reg_mstatus.sum @[csr.scala 280:13]
    io.status.mxr <= reg_mstatus.mxr @[csr.scala 280:13]
    io.status.tvm <= reg_mstatus.tvm @[csr.scala 280:13]
    io.status.tw <= reg_mstatus.tw @[csr.scala 280:13]
    io.status.tsr <= reg_mstatus.tsr @[csr.scala 280:13]
    io.status.zero1 <= reg_mstatus.zero1 @[csr.scala 280:13]
    io.status.sd <= reg_mstatus.sd @[csr.scala 280:13]
    io.status.prv <= reg_mstatus.prv @[csr.scala 280:13]
    io.status.debug <= reg_mstatus.debug @[csr.scala 280:13]
    node _T_1044 = or(insn_call, insn_break) @[csr.scala 282:24]
    node _T_1045 = or(_T_1044, insn_ret) @[csr.scala 282:38]
    io.eret <= _T_1045 @[csr.scala 282:11]
    when io.exception : @[csr.scala 285:23]
      reg_mcause <= UInt<2>("h02") @[csr.scala 286:16]
      io.evec <= UInt<32>("h080000004") @[csr.scala 287:13]
      reg_mepc <= io.pc @[csr.scala 288:14]
      skip @[csr.scala 285:23]
    node _T_1048 = add(insn_ret, io.exception) @[Bitwise.scala 48:55]
    node _T_1050 = leq(_T_1048, UInt<1>("h01")) @[csr.scala 291:52]
    node _T_1051 = bits(reset, 0, 0) @[csr.scala 291:9]
    node _T_1052 = or(_T_1050, _T_1051) @[csr.scala 291:9]
    node _T_1054 = eq(_T_1052, UInt<1>("h00")) @[csr.scala 291:9]
    when _T_1054 : @[csr.scala 291:9]
      printf(clock, UInt<1>(1), "Assertion failed: these conditions must be mutually exclusive\n    at csr.scala:291 assert(PopCount(insn_ret :: io.exception :: Nil) <= 1, \"these conditions must be mutually exclusive\")\n") @[csr.scala 291:9]
      stop(clock, UInt<1>(1), 1) @[csr.scala 291:9]
      skip @[csr.scala 291:9]
    node _T_1055 = geq(_T_267, reg_mtimecmp) @[csr.scala 293:19]
    when _T_1055 : @[csr.scala 293:36]
      reg_mip.mtip <= UInt<1>("h01") @[csr.scala 294:20]
      skip @[csr.scala 293:36]
    node _T_1057 = bits(io.decode.csr, 10, 10) @[csr.scala 298:33]
    node _T_1058 = and(insn_ret, _T_1057) @[csr.scala 298:17]
    when _T_1058 : @[csr.scala 298:38]
      new_prv <= reg_dcsr.prv @[csr.scala 299:13]
      reg_debug <= UInt<1>("h00") @[csr.scala 300:15]
      io.evec <= reg_dpc @[csr.scala 301:13]
      skip @[csr.scala 298:38]
    node _T_1060 = bits(io.decode.csr, 10, 10) @[csr.scala 305:35]
    node _T_1062 = eq(_T_1060, UInt<1>("h00")) @[csr.scala 305:21]
    node _T_1063 = and(insn_ret, _T_1062) @[csr.scala 305:18]
    when _T_1063 : @[csr.scala 305:41]
      reg_mstatus.mie <= reg_mstatus.mpie @[csr.scala 306:21]
      reg_mstatus.mpie <= UInt<1>("h01") @[csr.scala 307:22]
      new_prv <= reg_mstatus.mpp @[csr.scala 308:13]
      io.evec <= reg_mepc @[csr.scala 309:13]
      skip @[csr.scala 305:41]
    when insn_call : @[csr.scala 313:18]
      io.evec <= UInt<32>("h080000004") @[csr.scala 314:13]
      node _T_1067 = add(reg_mstatus.prv, UInt<4>("h08")) @[csr.scala 315:35]
      node _T_1068 = tail(_T_1067, 1) @[csr.scala 315:35]
      reg_mcause <= _T_1068 @[csr.scala 315:16]
      skip @[csr.scala 313:18]
    when insn_break : @[csr.scala 319:19]
      io.evec <= UInt<32>("h080000004") @[csr.scala 320:13]
      reg_mcause <= UInt<2>("h03") @[csr.scala 321:16]
      skip @[csr.scala 319:19]
    io.time <= _T_267 @[csr.scala 325:11]
    io.csr_stall <= reg_wfi @[csr.scala 326:16]
    node _T_1073 = mux(_T_569, _T_267, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1075 = mux(_T_571, _T_279, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1077 = mux(_T_573, UInt<16>("h08000"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1079 = mux(_T_575, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1081 = mux(_T_577, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1083 = mux(_T_579, UInt<9>("h0100"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1085 = mux(_T_581, read_mstatus, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1087 = mux(_T_583, UInt<9>("h0100"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1089 = mux(_T_585, _T_536, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1091 = mux(_T_587, _T_551, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1093 = mux(_T_589, reg_mscratch, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1095 = mux(_T_591, reg_mepc, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1097 = mux(_T_593, reg_mtval, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1099 = mux(_T_595, reg_mcause, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1101 = mux(_T_597, io.hartid, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1103 = mux(_T_599, _T_565, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1105 = mux(_T_601, reg_dpc, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1107 = mux(_T_603, reg_dscratch, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1109 = mux(_T_605, reg_medeleg, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1111 = mux(_T_607, _T_282, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1113 = mux(_T_609, _T_282, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1115 = mux(_T_611, _T_285, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1117 = mux(_T_613, _T_285, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1119 = mux(_T_615, _T_288, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1121 = mux(_T_617, _T_288, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1123 = mux(_T_619, _T_291, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1125 = mux(_T_621, _T_291, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1127 = mux(_T_623, _T_294, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1129 = mux(_T_625, _T_294, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1131 = mux(_T_627, _T_297, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1133 = mux(_T_629, _T_297, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1135 = mux(_T_631, _T_300, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1137 = mux(_T_633, _T_300, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1139 = mux(_T_635, _T_303, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1141 = mux(_T_637, _T_303, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1143 = mux(_T_639, _T_306, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1145 = mux(_T_641, _T_306, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1147 = mux(_T_643, _T_309, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1149 = mux(_T_645, _T_309, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1151 = mux(_T_647, _T_312, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1153 = mux(_T_649, _T_312, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1155 = mux(_T_651, _T_315, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1157 = mux(_T_653, _T_315, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1159 = mux(_T_655, _T_318, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1161 = mux(_T_657, _T_318, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1163 = mux(_T_659, _T_321, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1165 = mux(_T_661, _T_321, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1167 = mux(_T_663, _T_324, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1169 = mux(_T_665, _T_324, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1171 = mux(_T_667, _T_327, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1173 = mux(_T_669, _T_327, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1175 = mux(_T_671, _T_330, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1177 = mux(_T_673, _T_330, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1179 = mux(_T_675, _T_333, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1181 = mux(_T_677, _T_333, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1183 = mux(_T_679, _T_336, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1185 = mux(_T_681, _T_336, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1187 = mux(_T_683, _T_339, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1189 = mux(_T_685, _T_339, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1191 = mux(_T_687, _T_342, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1193 = mux(_T_689, _T_342, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1195 = mux(_T_691, _T_345, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1197 = mux(_T_693, _T_345, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1199 = mux(_T_695, _T_348, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1201 = mux(_T_697, _T_348, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1203 = mux(_T_699, _T_351, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1205 = mux(_T_701, _T_351, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1207 = mux(_T_703, _T_354, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1209 = mux(_T_705, _T_354, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1211 = mux(_T_707, _T_357, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1213 = mux(_T_709, _T_357, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1215 = mux(_T_711, _T_360, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1217 = mux(_T_713, _T_360, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1219 = mux(_T_715, _T_363, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1221 = mux(_T_717, _T_363, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1223 = mux(_T_719, _T_366, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1225 = mux(_T_721, _T_366, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1227 = mux(_T_723, _T_369, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1229 = mux(_T_725, _T_369, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1231 = mux(_T_727, _T_372, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1233 = mux(_T_729, _T_372, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1235 = mux(_T_731, _T_375, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1237 = mux(_T_733, _T_375, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1239 = mux(_T_735, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1241 = mux(_T_737, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1242 = or(_T_1073, _T_1075) @[Mux.scala 19:72]
    node _T_1243 = or(_T_1242, _T_1077) @[Mux.scala 19:72]
    node _T_1244 = or(_T_1243, _T_1079) @[Mux.scala 19:72]
    node _T_1245 = or(_T_1244, _T_1081) @[Mux.scala 19:72]
    node _T_1246 = or(_T_1245, _T_1083) @[Mux.scala 19:72]
    node _T_1247 = or(_T_1246, _T_1085) @[Mux.scala 19:72]
    node _T_1248 = or(_T_1247, _T_1087) @[Mux.scala 19:72]
    node _T_1249 = or(_T_1248, _T_1089) @[Mux.scala 19:72]
    node _T_1250 = or(_T_1249, _T_1091) @[Mux.scala 19:72]
    node _T_1251 = or(_T_1250, _T_1093) @[Mux.scala 19:72]
    node _T_1252 = or(_T_1251, _T_1095) @[Mux.scala 19:72]
    node _T_1253 = or(_T_1252, _T_1097) @[Mux.scala 19:72]
    node _T_1254 = or(_T_1253, _T_1099) @[Mux.scala 19:72]
    node _T_1255 = or(_T_1254, _T_1101) @[Mux.scala 19:72]
    node _T_1256 = or(_T_1255, _T_1103) @[Mux.scala 19:72]
    node _T_1257 = or(_T_1256, _T_1105) @[Mux.scala 19:72]
    node _T_1258 = or(_T_1257, _T_1107) @[Mux.scala 19:72]
    node _T_1259 = or(_T_1258, _T_1109) @[Mux.scala 19:72]
    node _T_1260 = or(_T_1259, _T_1111) @[Mux.scala 19:72]
    node _T_1261 = or(_T_1260, _T_1113) @[Mux.scala 19:72]
    node _T_1262 = or(_T_1261, _T_1115) @[Mux.scala 19:72]
    node _T_1263 = or(_T_1262, _T_1117) @[Mux.scala 19:72]
    node _T_1264 = or(_T_1263, _T_1119) @[Mux.scala 19:72]
    node _T_1265 = or(_T_1264, _T_1121) @[Mux.scala 19:72]
    node _T_1266 = or(_T_1265, _T_1123) @[Mux.scala 19:72]
    node _T_1267 = or(_T_1266, _T_1125) @[Mux.scala 19:72]
    node _T_1268 = or(_T_1267, _T_1127) @[Mux.scala 19:72]
    node _T_1269 = or(_T_1268, _T_1129) @[Mux.scala 19:72]
    node _T_1270 = or(_T_1269, _T_1131) @[Mux.scala 19:72]
    node _T_1271 = or(_T_1270, _T_1133) @[Mux.scala 19:72]
    node _T_1272 = or(_T_1271, _T_1135) @[Mux.scala 19:72]
    node _T_1273 = or(_T_1272, _T_1137) @[Mux.scala 19:72]
    node _T_1274 = or(_T_1273, _T_1139) @[Mux.scala 19:72]
    node _T_1275 = or(_T_1274, _T_1141) @[Mux.scala 19:72]
    node _T_1276 = or(_T_1275, _T_1143) @[Mux.scala 19:72]
    node _T_1277 = or(_T_1276, _T_1145) @[Mux.scala 19:72]
    node _T_1278 = or(_T_1277, _T_1147) @[Mux.scala 19:72]
    node _T_1279 = or(_T_1278, _T_1149) @[Mux.scala 19:72]
    node _T_1280 = or(_T_1279, _T_1151) @[Mux.scala 19:72]
    node _T_1281 = or(_T_1280, _T_1153) @[Mux.scala 19:72]
    node _T_1282 = or(_T_1281, _T_1155) @[Mux.scala 19:72]
    node _T_1283 = or(_T_1282, _T_1157) @[Mux.scala 19:72]
    node _T_1284 = or(_T_1283, _T_1159) @[Mux.scala 19:72]
    node _T_1285 = or(_T_1284, _T_1161) @[Mux.scala 19:72]
    node _T_1286 = or(_T_1285, _T_1163) @[Mux.scala 19:72]
    node _T_1287 = or(_T_1286, _T_1165) @[Mux.scala 19:72]
    node _T_1288 = or(_T_1287, _T_1167) @[Mux.scala 19:72]
    node _T_1289 = or(_T_1288, _T_1169) @[Mux.scala 19:72]
    node _T_1290 = or(_T_1289, _T_1171) @[Mux.scala 19:72]
    node _T_1291 = or(_T_1290, _T_1173) @[Mux.scala 19:72]
    node _T_1292 = or(_T_1291, _T_1175) @[Mux.scala 19:72]
    node _T_1293 = or(_T_1292, _T_1177) @[Mux.scala 19:72]
    node _T_1294 = or(_T_1293, _T_1179) @[Mux.scala 19:72]
    node _T_1295 = or(_T_1294, _T_1181) @[Mux.scala 19:72]
    node _T_1296 = or(_T_1295, _T_1183) @[Mux.scala 19:72]
    node _T_1297 = or(_T_1296, _T_1185) @[Mux.scala 19:72]
    node _T_1298 = or(_T_1297, _T_1187) @[Mux.scala 19:72]
    node _T_1299 = or(_T_1298, _T_1189) @[Mux.scala 19:72]
    node _T_1300 = or(_T_1299, _T_1191) @[Mux.scala 19:72]
    node _T_1301 = or(_T_1300, _T_1193) @[Mux.scala 19:72]
    node _T_1302 = or(_T_1301, _T_1195) @[Mux.scala 19:72]
    node _T_1303 = or(_T_1302, _T_1197) @[Mux.scala 19:72]
    node _T_1304 = or(_T_1303, _T_1199) @[Mux.scala 19:72]
    node _T_1305 = or(_T_1304, _T_1201) @[Mux.scala 19:72]
    node _T_1306 = or(_T_1305, _T_1203) @[Mux.scala 19:72]
    node _T_1307 = or(_T_1306, _T_1205) @[Mux.scala 19:72]
    node _T_1308 = or(_T_1307, _T_1207) @[Mux.scala 19:72]
    node _T_1309 = or(_T_1308, _T_1209) @[Mux.scala 19:72]
    node _T_1310 = or(_T_1309, _T_1211) @[Mux.scala 19:72]
    node _T_1311 = or(_T_1310, _T_1213) @[Mux.scala 19:72]
    node _T_1312 = or(_T_1311, _T_1215) @[Mux.scala 19:72]
    node _T_1313 = or(_T_1312, _T_1217) @[Mux.scala 19:72]
    node _T_1314 = or(_T_1313, _T_1219) @[Mux.scala 19:72]
    node _T_1315 = or(_T_1314, _T_1221) @[Mux.scala 19:72]
    node _T_1316 = or(_T_1315, _T_1223) @[Mux.scala 19:72]
    node _T_1317 = or(_T_1316, _T_1225) @[Mux.scala 19:72]
    node _T_1318 = or(_T_1317, _T_1227) @[Mux.scala 19:72]
    node _T_1319 = or(_T_1318, _T_1229) @[Mux.scala 19:72]
    node _T_1320 = or(_T_1319, _T_1231) @[Mux.scala 19:72]
    node _T_1321 = or(_T_1320, _T_1233) @[Mux.scala 19:72]
    node _T_1322 = or(_T_1321, _T_1235) @[Mux.scala 19:72]
    node _T_1323 = or(_T_1322, _T_1237) @[Mux.scala 19:72]
    node _T_1324 = or(_T_1323, _T_1239) @[Mux.scala 19:72]
    node _T_1325 = or(_T_1324, _T_1241) @[Mux.scala 19:72]
    wire _T_1327 : UInt<64> @[Mux.scala 19:72]
    _T_1327 <= _T_1325 @[Mux.scala 19:72]
    io.rw.rdata <= _T_1327 @[csr.scala 329:15]
    when wen : @[csr.scala 331:14]
      when _T_599 : @[csr.scala 333:36]
        wire _T_1330 : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>} @[csr.scala 334:38]
        wire _T_1332 : UInt<32>
        _T_1332 <= wdata
        node _T_1333 = bits(_T_1332, 1, 0) @[csr.scala 334:38]
        _T_1330.prv <= _T_1333 @[csr.scala 334:38]
        node _T_1334 = bits(_T_1332, 2, 2) @[csr.scala 334:38]
        _T_1330.step <= _T_1334 @[csr.scala 334:38]
        node _T_1335 = bits(_T_1332, 4, 3) @[csr.scala 334:38]
        _T_1330.zero1 <= _T_1335 @[csr.scala 334:38]
        node _T_1336 = bits(_T_1332, 5, 5) @[csr.scala 334:38]
        _T_1330.debugint <= _T_1336 @[csr.scala 334:38]
        node _T_1337 = bits(_T_1332, 8, 6) @[csr.scala 334:38]
        _T_1330.cause <= _T_1337 @[csr.scala 334:38]
        node _T_1338 = bits(_T_1332, 9, 9) @[csr.scala 334:38]
        _T_1330.stoptime <= _T_1338 @[csr.scala 334:38]
        node _T_1339 = bits(_T_1332, 10, 10) @[csr.scala 334:38]
        _T_1330.stopcycle <= _T_1339 @[csr.scala 334:38]
        node _T_1340 = bits(_T_1332, 11, 11) @[csr.scala 334:38]
        _T_1330.zero2 <= _T_1340 @[csr.scala 334:38]
        node _T_1341 = bits(_T_1332, 12, 12) @[csr.scala 334:38]
        _T_1330.ebreaku <= _T_1341 @[csr.scala 334:38]
        node _T_1342 = bits(_T_1332, 13, 13) @[csr.scala 334:38]
        _T_1330.ebreaks <= _T_1342 @[csr.scala 334:38]
        node _T_1343 = bits(_T_1332, 14, 14) @[csr.scala 334:38]
        _T_1330.ebreakh <= _T_1343 @[csr.scala 334:38]
        node _T_1344 = bits(_T_1332, 15, 15) @[csr.scala 334:38]
        _T_1330.ebreakm <= _T_1344 @[csr.scala 334:38]
        node _T_1345 = bits(_T_1332, 27, 16) @[csr.scala 334:38]
        _T_1330.zero3 <= _T_1345 @[csr.scala 334:38]
        node _T_1346 = bits(_T_1332, 29, 28) @[csr.scala 334:38]
        _T_1330.zero4 <= _T_1346 @[csr.scala 334:38]
        node _T_1347 = bits(_T_1332, 31, 30) @[csr.scala 334:38]
        _T_1330.xdebugver <= _T_1347 @[csr.scala 334:38]
        reg_dcsr.step <= _T_1330.step @[csr.scala 335:23]
        reg_dcsr.ebreakm <= _T_1330.ebreakm @[csr.scala 336:26]
        skip @[csr.scala 333:36]
      when _T_581 : @[csr.scala 340:39]
        wire _T_1350 : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>} @[csr.scala 341:39]
        wire _T_1352 : UInt<35>
        _T_1352 <= wdata
        node _T_1353 = bits(_T_1352, 0, 0) @[csr.scala 341:39]
        _T_1350.uie <= _T_1353 @[csr.scala 341:39]
        node _T_1354 = bits(_T_1352, 1, 1) @[csr.scala 341:39]
        _T_1350.sie <= _T_1354 @[csr.scala 341:39]
        node _T_1355 = bits(_T_1352, 2, 2) @[csr.scala 341:39]
        _T_1350.hie <= _T_1355 @[csr.scala 341:39]
        node _T_1356 = bits(_T_1352, 3, 3) @[csr.scala 341:39]
        _T_1350.mie <= _T_1356 @[csr.scala 341:39]
        node _T_1357 = bits(_T_1352, 4, 4) @[csr.scala 341:39]
        _T_1350.upie <= _T_1357 @[csr.scala 341:39]
        node _T_1358 = bits(_T_1352, 5, 5) @[csr.scala 341:39]
        _T_1350.spie <= _T_1358 @[csr.scala 341:39]
        node _T_1359 = bits(_T_1352, 6, 6) @[csr.scala 341:39]
        _T_1350.hpie <= _T_1359 @[csr.scala 341:39]
        node _T_1360 = bits(_T_1352, 7, 7) @[csr.scala 341:39]
        _T_1350.mpie <= _T_1360 @[csr.scala 341:39]
        node _T_1361 = bits(_T_1352, 8, 8) @[csr.scala 341:39]
        _T_1350.spp <= _T_1361 @[csr.scala 341:39]
        node _T_1362 = bits(_T_1352, 10, 9) @[csr.scala 341:39]
        _T_1350.hpp <= _T_1362 @[csr.scala 341:39]
        node _T_1363 = bits(_T_1352, 12, 11) @[csr.scala 341:39]
        _T_1350.mpp <= _T_1363 @[csr.scala 341:39]
        node _T_1364 = bits(_T_1352, 14, 13) @[csr.scala 341:39]
        _T_1350.fs <= _T_1364 @[csr.scala 341:39]
        node _T_1365 = bits(_T_1352, 16, 15) @[csr.scala 341:39]
        _T_1350.xs <= _T_1365 @[csr.scala 341:39]
        node _T_1366 = bits(_T_1352, 17, 17) @[csr.scala 341:39]
        _T_1350.mprv <= _T_1366 @[csr.scala 341:39]
        node _T_1367 = bits(_T_1352, 18, 18) @[csr.scala 341:39]
        _T_1350.sum <= _T_1367 @[csr.scala 341:39]
        node _T_1368 = bits(_T_1352, 19, 19) @[csr.scala 341:39]
        _T_1350.mxr <= _T_1368 @[csr.scala 341:39]
        node _T_1369 = bits(_T_1352, 20, 20) @[csr.scala 341:39]
        _T_1350.tvm <= _T_1369 @[csr.scala 341:39]
        node _T_1370 = bits(_T_1352, 21, 21) @[csr.scala 341:39]
        _T_1350.tw <= _T_1370 @[csr.scala 341:39]
        node _T_1371 = bits(_T_1352, 22, 22) @[csr.scala 341:39]
        _T_1350.tsr <= _T_1371 @[csr.scala 341:39]
        node _T_1372 = bits(_T_1352, 30, 23) @[csr.scala 341:39]
        _T_1350.zero1 <= _T_1372 @[csr.scala 341:39]
        node _T_1373 = bits(_T_1352, 31, 31) @[csr.scala 341:39]
        _T_1350.sd <= _T_1373 @[csr.scala 341:39]
        node _T_1374 = bits(_T_1352, 33, 32) @[csr.scala 341:39]
        _T_1350.prv <= _T_1374 @[csr.scala 341:39]
        node _T_1375 = bits(_T_1352, 34, 34) @[csr.scala 341:39]
        _T_1350.debug <= _T_1375 @[csr.scala 341:39]
        reg_mstatus.mie <= _T_1350.mie @[csr.scala 342:23]
        reg_mstatus.mpie <= _T_1350.mpie @[csr.scala 343:24]
        skip @[csr.scala 340:39]
      when _T_585 : @[csr.scala 345:35]
        wire _T_1378 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 346:35]
        wire _T_1380 : UInt<16>
        _T_1380 <= wdata
        node _T_1381 = bits(_T_1380, 0, 0) @[csr.scala 346:35]
        _T_1378.usip <= _T_1381 @[csr.scala 346:35]
        node _T_1382 = bits(_T_1380, 1, 1) @[csr.scala 346:35]
        _T_1378.ssip <= _T_1382 @[csr.scala 346:35]
        node _T_1383 = bits(_T_1380, 2, 2) @[csr.scala 346:35]
        _T_1378.hsip <= _T_1383 @[csr.scala 346:35]
        node _T_1384 = bits(_T_1380, 3, 3) @[csr.scala 346:35]
        _T_1378.msip <= _T_1384 @[csr.scala 346:35]
        node _T_1385 = bits(_T_1380, 4, 4) @[csr.scala 346:35]
        _T_1378.utip <= _T_1385 @[csr.scala 346:35]
        node _T_1386 = bits(_T_1380, 5, 5) @[csr.scala 346:35]
        _T_1378.stip <= _T_1386 @[csr.scala 346:35]
        node _T_1387 = bits(_T_1380, 6, 6) @[csr.scala 346:35]
        _T_1378.htip <= _T_1387 @[csr.scala 346:35]
        node _T_1388 = bits(_T_1380, 7, 7) @[csr.scala 346:35]
        _T_1378.mtip <= _T_1388 @[csr.scala 346:35]
        node _T_1389 = bits(_T_1380, 8, 8) @[csr.scala 346:35]
        _T_1378.ueip <= _T_1389 @[csr.scala 346:35]
        node _T_1390 = bits(_T_1380, 9, 9) @[csr.scala 346:35]
        _T_1378.seip <= _T_1390 @[csr.scala 346:35]
        node _T_1391 = bits(_T_1380, 10, 10) @[csr.scala 346:35]
        _T_1378.heip <= _T_1391 @[csr.scala 346:35]
        node _T_1392 = bits(_T_1380, 11, 11) @[csr.scala 346:35]
        _T_1378.meip <= _T_1392 @[csr.scala 346:35]
        node _T_1393 = bits(_T_1380, 12, 12) @[csr.scala 346:35]
        _T_1378.rocc <= _T_1393 @[csr.scala 346:35]
        node _T_1394 = bits(_T_1380, 13, 13) @[csr.scala 346:35]
        _T_1378.zero1 <= _T_1394 @[csr.scala 346:35]
        node _T_1395 = bits(_T_1380, 14, 14) @[csr.scala 346:35]
        _T_1378.debug <= _T_1395 @[csr.scala 346:35]
        node _T_1396 = bits(_T_1380, 15, 15) @[csr.scala 346:35]
        _T_1378.zero2 <= _T_1396 @[csr.scala 346:35]
        reg_mip.msip <= _T_1378.msip @[csr.scala 347:20]
        skip @[csr.scala 345:35]
      when _T_587 : @[csr.scala 349:35]
        wire _T_1399 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 350:35]
        wire _T_1401 : UInt<16>
        _T_1401 <= wdata
        node _T_1402 = bits(_T_1401, 0, 0) @[csr.scala 350:35]
        _T_1399.usip <= _T_1402 @[csr.scala 350:35]
        node _T_1403 = bits(_T_1401, 1, 1) @[csr.scala 350:35]
        _T_1399.ssip <= _T_1403 @[csr.scala 350:35]
        node _T_1404 = bits(_T_1401, 2, 2) @[csr.scala 350:35]
        _T_1399.hsip <= _T_1404 @[csr.scala 350:35]
        node _T_1405 = bits(_T_1401, 3, 3) @[csr.scala 350:35]
        _T_1399.msip <= _T_1405 @[csr.scala 350:35]
        node _T_1406 = bits(_T_1401, 4, 4) @[csr.scala 350:35]
        _T_1399.utip <= _T_1406 @[csr.scala 350:35]
        node _T_1407 = bits(_T_1401, 5, 5) @[csr.scala 350:35]
        _T_1399.stip <= _T_1407 @[csr.scala 350:35]
        node _T_1408 = bits(_T_1401, 6, 6) @[csr.scala 350:35]
        _T_1399.htip <= _T_1408 @[csr.scala 350:35]
        node _T_1409 = bits(_T_1401, 7, 7) @[csr.scala 350:35]
        _T_1399.mtip <= _T_1409 @[csr.scala 350:35]
        node _T_1410 = bits(_T_1401, 8, 8) @[csr.scala 350:35]
        _T_1399.ueip <= _T_1410 @[csr.scala 350:35]
        node _T_1411 = bits(_T_1401, 9, 9) @[csr.scala 350:35]
        _T_1399.seip <= _T_1411 @[csr.scala 350:35]
        node _T_1412 = bits(_T_1401, 10, 10) @[csr.scala 350:35]
        _T_1399.heip <= _T_1412 @[csr.scala 350:35]
        node _T_1413 = bits(_T_1401, 11, 11) @[csr.scala 350:35]
        _T_1399.meip <= _T_1413 @[csr.scala 350:35]
        node _T_1414 = bits(_T_1401, 12, 12) @[csr.scala 350:35]
        _T_1399.rocc <= _T_1414 @[csr.scala 350:35]
        node _T_1415 = bits(_T_1401, 13, 13) @[csr.scala 350:35]
        _T_1399.zero1 <= _T_1415 @[csr.scala 350:35]
        node _T_1416 = bits(_T_1401, 14, 14) @[csr.scala 350:35]
        _T_1399.debug <= _T_1416 @[csr.scala 350:35]
        node _T_1417 = bits(_T_1401, 15, 15) @[csr.scala 350:35]
        _T_1399.zero2 <= _T_1417 @[csr.scala 350:35]
        reg_mie.msip <= _T_1399.msip @[csr.scala 351:20]
        reg_mie.mtip <= _T_1399.mtip @[csr.scala 352:20]
        skip @[csr.scala 349:35]
      when _T_609 : @[csr.scala 386:29]
        node _T_1418 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1419 = bits(_T_282, 31, 0) @[csr.scala 386:72]
        node _T_1420 = cat(_T_1418, _T_1419) @[Cat.scala 30:58]
        _T_282 <= _T_1420 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_607 : @[csr.scala 387:29]
        node _T_1421 = bits(_T_282, 39, 32) @[csr.scala 387:45]
        node _T_1422 = cat(_T_1421, wdata) @[Cat.scala 30:58]
        _T_282 <= _T_1422 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_613 : @[csr.scala 386:29]
        node _T_1423 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1424 = bits(_T_285, 31, 0) @[csr.scala 386:72]
        node _T_1425 = cat(_T_1423, _T_1424) @[Cat.scala 30:58]
        _T_285 <= _T_1425 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_611 : @[csr.scala 387:29]
        node _T_1426 = bits(_T_285, 39, 32) @[csr.scala 387:45]
        node _T_1427 = cat(_T_1426, wdata) @[Cat.scala 30:58]
        _T_285 <= _T_1427 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_617 : @[csr.scala 386:29]
        node _T_1428 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1429 = bits(_T_288, 31, 0) @[csr.scala 386:72]
        node _T_1430 = cat(_T_1428, _T_1429) @[Cat.scala 30:58]
        _T_288 <= _T_1430 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_615 : @[csr.scala 387:29]
        node _T_1431 = bits(_T_288, 39, 32) @[csr.scala 387:45]
        node _T_1432 = cat(_T_1431, wdata) @[Cat.scala 30:58]
        _T_288 <= _T_1432 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_621 : @[csr.scala 386:29]
        node _T_1433 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1434 = bits(_T_291, 31, 0) @[csr.scala 386:72]
        node _T_1435 = cat(_T_1433, _T_1434) @[Cat.scala 30:58]
        _T_291 <= _T_1435 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_619 : @[csr.scala 387:29]
        node _T_1436 = bits(_T_291, 39, 32) @[csr.scala 387:45]
        node _T_1437 = cat(_T_1436, wdata) @[Cat.scala 30:58]
        _T_291 <= _T_1437 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_625 : @[csr.scala 386:29]
        node _T_1438 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1439 = bits(_T_294, 31, 0) @[csr.scala 386:72]
        node _T_1440 = cat(_T_1438, _T_1439) @[Cat.scala 30:58]
        _T_294 <= _T_1440 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_623 : @[csr.scala 387:29]
        node _T_1441 = bits(_T_294, 39, 32) @[csr.scala 387:45]
        node _T_1442 = cat(_T_1441, wdata) @[Cat.scala 30:58]
        _T_294 <= _T_1442 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_629 : @[csr.scala 386:29]
        node _T_1443 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1444 = bits(_T_297, 31, 0) @[csr.scala 386:72]
        node _T_1445 = cat(_T_1443, _T_1444) @[Cat.scala 30:58]
        _T_297 <= _T_1445 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_627 : @[csr.scala 387:29]
        node _T_1446 = bits(_T_297, 39, 32) @[csr.scala 387:45]
        node _T_1447 = cat(_T_1446, wdata) @[Cat.scala 30:58]
        _T_297 <= _T_1447 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_633 : @[csr.scala 386:29]
        node _T_1448 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1449 = bits(_T_300, 31, 0) @[csr.scala 386:72]
        node _T_1450 = cat(_T_1448, _T_1449) @[Cat.scala 30:58]
        _T_300 <= _T_1450 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_631 : @[csr.scala 387:29]
        node _T_1451 = bits(_T_300, 39, 32) @[csr.scala 387:45]
        node _T_1452 = cat(_T_1451, wdata) @[Cat.scala 30:58]
        _T_300 <= _T_1452 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_637 : @[csr.scala 386:29]
        node _T_1453 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1454 = bits(_T_303, 31, 0) @[csr.scala 386:72]
        node _T_1455 = cat(_T_1453, _T_1454) @[Cat.scala 30:58]
        _T_303 <= _T_1455 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_635 : @[csr.scala 387:29]
        node _T_1456 = bits(_T_303, 39, 32) @[csr.scala 387:45]
        node _T_1457 = cat(_T_1456, wdata) @[Cat.scala 30:58]
        _T_303 <= _T_1457 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_641 : @[csr.scala 386:29]
        node _T_1458 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1459 = bits(_T_306, 31, 0) @[csr.scala 386:72]
        node _T_1460 = cat(_T_1458, _T_1459) @[Cat.scala 30:58]
        _T_306 <= _T_1460 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_639 : @[csr.scala 387:29]
        node _T_1461 = bits(_T_306, 39, 32) @[csr.scala 387:45]
        node _T_1462 = cat(_T_1461, wdata) @[Cat.scala 30:58]
        _T_306 <= _T_1462 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_645 : @[csr.scala 386:29]
        node _T_1463 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1464 = bits(_T_309, 31, 0) @[csr.scala 386:72]
        node _T_1465 = cat(_T_1463, _T_1464) @[Cat.scala 30:58]
        _T_309 <= _T_1465 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_643 : @[csr.scala 387:29]
        node _T_1466 = bits(_T_309, 39, 32) @[csr.scala 387:45]
        node _T_1467 = cat(_T_1466, wdata) @[Cat.scala 30:58]
        _T_309 <= _T_1467 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_649 : @[csr.scala 386:29]
        node _T_1468 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1469 = bits(_T_312, 31, 0) @[csr.scala 386:72]
        node _T_1470 = cat(_T_1468, _T_1469) @[Cat.scala 30:58]
        _T_312 <= _T_1470 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_647 : @[csr.scala 387:29]
        node _T_1471 = bits(_T_312, 39, 32) @[csr.scala 387:45]
        node _T_1472 = cat(_T_1471, wdata) @[Cat.scala 30:58]
        _T_312 <= _T_1472 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_653 : @[csr.scala 386:29]
        node _T_1473 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1474 = bits(_T_315, 31, 0) @[csr.scala 386:72]
        node _T_1475 = cat(_T_1473, _T_1474) @[Cat.scala 30:58]
        _T_315 <= _T_1475 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_651 : @[csr.scala 387:29]
        node _T_1476 = bits(_T_315, 39, 32) @[csr.scala 387:45]
        node _T_1477 = cat(_T_1476, wdata) @[Cat.scala 30:58]
        _T_315 <= _T_1477 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_657 : @[csr.scala 386:29]
        node _T_1478 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1479 = bits(_T_318, 31, 0) @[csr.scala 386:72]
        node _T_1480 = cat(_T_1478, _T_1479) @[Cat.scala 30:58]
        _T_318 <= _T_1480 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_655 : @[csr.scala 387:29]
        node _T_1481 = bits(_T_318, 39, 32) @[csr.scala 387:45]
        node _T_1482 = cat(_T_1481, wdata) @[Cat.scala 30:58]
        _T_318 <= _T_1482 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_661 : @[csr.scala 386:29]
        node _T_1483 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1484 = bits(_T_321, 31, 0) @[csr.scala 386:72]
        node _T_1485 = cat(_T_1483, _T_1484) @[Cat.scala 30:58]
        _T_321 <= _T_1485 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_659 : @[csr.scala 387:29]
        node _T_1486 = bits(_T_321, 39, 32) @[csr.scala 387:45]
        node _T_1487 = cat(_T_1486, wdata) @[Cat.scala 30:58]
        _T_321 <= _T_1487 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_665 : @[csr.scala 386:29]
        node _T_1488 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1489 = bits(_T_324, 31, 0) @[csr.scala 386:72]
        node _T_1490 = cat(_T_1488, _T_1489) @[Cat.scala 30:58]
        _T_324 <= _T_1490 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_663 : @[csr.scala 387:29]
        node _T_1491 = bits(_T_324, 39, 32) @[csr.scala 387:45]
        node _T_1492 = cat(_T_1491, wdata) @[Cat.scala 30:58]
        _T_324 <= _T_1492 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_669 : @[csr.scala 386:29]
        node _T_1493 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1494 = bits(_T_327, 31, 0) @[csr.scala 386:72]
        node _T_1495 = cat(_T_1493, _T_1494) @[Cat.scala 30:58]
        _T_327 <= _T_1495 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_667 : @[csr.scala 387:29]
        node _T_1496 = bits(_T_327, 39, 32) @[csr.scala 387:45]
        node _T_1497 = cat(_T_1496, wdata) @[Cat.scala 30:58]
        _T_327 <= _T_1497 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_673 : @[csr.scala 386:29]
        node _T_1498 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1499 = bits(_T_330, 31, 0) @[csr.scala 386:72]
        node _T_1500 = cat(_T_1498, _T_1499) @[Cat.scala 30:58]
        _T_330 <= _T_1500 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_671 : @[csr.scala 387:29]
        node _T_1501 = bits(_T_330, 39, 32) @[csr.scala 387:45]
        node _T_1502 = cat(_T_1501, wdata) @[Cat.scala 30:58]
        _T_330 <= _T_1502 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_677 : @[csr.scala 386:29]
        node _T_1503 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1504 = bits(_T_333, 31, 0) @[csr.scala 386:72]
        node _T_1505 = cat(_T_1503, _T_1504) @[Cat.scala 30:58]
        _T_333 <= _T_1505 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_675 : @[csr.scala 387:29]
        node _T_1506 = bits(_T_333, 39, 32) @[csr.scala 387:45]
        node _T_1507 = cat(_T_1506, wdata) @[Cat.scala 30:58]
        _T_333 <= _T_1507 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_681 : @[csr.scala 386:29]
        node _T_1508 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1509 = bits(_T_336, 31, 0) @[csr.scala 386:72]
        node _T_1510 = cat(_T_1508, _T_1509) @[Cat.scala 30:58]
        _T_336 <= _T_1510 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_679 : @[csr.scala 387:29]
        node _T_1511 = bits(_T_336, 39, 32) @[csr.scala 387:45]
        node _T_1512 = cat(_T_1511, wdata) @[Cat.scala 30:58]
        _T_336 <= _T_1512 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_685 : @[csr.scala 386:29]
        node _T_1513 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1514 = bits(_T_339, 31, 0) @[csr.scala 386:72]
        node _T_1515 = cat(_T_1513, _T_1514) @[Cat.scala 30:58]
        _T_339 <= _T_1515 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_683 : @[csr.scala 387:29]
        node _T_1516 = bits(_T_339, 39, 32) @[csr.scala 387:45]
        node _T_1517 = cat(_T_1516, wdata) @[Cat.scala 30:58]
        _T_339 <= _T_1517 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_689 : @[csr.scala 386:29]
        node _T_1518 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1519 = bits(_T_342, 31, 0) @[csr.scala 386:72]
        node _T_1520 = cat(_T_1518, _T_1519) @[Cat.scala 30:58]
        _T_342 <= _T_1520 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_687 : @[csr.scala 387:29]
        node _T_1521 = bits(_T_342, 39, 32) @[csr.scala 387:45]
        node _T_1522 = cat(_T_1521, wdata) @[Cat.scala 30:58]
        _T_342 <= _T_1522 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_693 : @[csr.scala 386:29]
        node _T_1523 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1524 = bits(_T_345, 31, 0) @[csr.scala 386:72]
        node _T_1525 = cat(_T_1523, _T_1524) @[Cat.scala 30:58]
        _T_345 <= _T_1525 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_691 : @[csr.scala 387:29]
        node _T_1526 = bits(_T_345, 39, 32) @[csr.scala 387:45]
        node _T_1527 = cat(_T_1526, wdata) @[Cat.scala 30:58]
        _T_345 <= _T_1527 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_697 : @[csr.scala 386:29]
        node _T_1528 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1529 = bits(_T_348, 31, 0) @[csr.scala 386:72]
        node _T_1530 = cat(_T_1528, _T_1529) @[Cat.scala 30:58]
        _T_348 <= _T_1530 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_695 : @[csr.scala 387:29]
        node _T_1531 = bits(_T_348, 39, 32) @[csr.scala 387:45]
        node _T_1532 = cat(_T_1531, wdata) @[Cat.scala 30:58]
        _T_348 <= _T_1532 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_701 : @[csr.scala 386:29]
        node _T_1533 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1534 = bits(_T_351, 31, 0) @[csr.scala 386:72]
        node _T_1535 = cat(_T_1533, _T_1534) @[Cat.scala 30:58]
        _T_351 <= _T_1535 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_699 : @[csr.scala 387:29]
        node _T_1536 = bits(_T_351, 39, 32) @[csr.scala 387:45]
        node _T_1537 = cat(_T_1536, wdata) @[Cat.scala 30:58]
        _T_351 <= _T_1537 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_705 : @[csr.scala 386:29]
        node _T_1538 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1539 = bits(_T_354, 31, 0) @[csr.scala 386:72]
        node _T_1540 = cat(_T_1538, _T_1539) @[Cat.scala 30:58]
        _T_354 <= _T_1540 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_703 : @[csr.scala 387:29]
        node _T_1541 = bits(_T_354, 39, 32) @[csr.scala 387:45]
        node _T_1542 = cat(_T_1541, wdata) @[Cat.scala 30:58]
        _T_354 <= _T_1542 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_709 : @[csr.scala 386:29]
        node _T_1543 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1544 = bits(_T_357, 31, 0) @[csr.scala 386:72]
        node _T_1545 = cat(_T_1543, _T_1544) @[Cat.scala 30:58]
        _T_357 <= _T_1545 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_707 : @[csr.scala 387:29]
        node _T_1546 = bits(_T_357, 39, 32) @[csr.scala 387:45]
        node _T_1547 = cat(_T_1546, wdata) @[Cat.scala 30:58]
        _T_357 <= _T_1547 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_713 : @[csr.scala 386:29]
        node _T_1548 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1549 = bits(_T_360, 31, 0) @[csr.scala 386:72]
        node _T_1550 = cat(_T_1548, _T_1549) @[Cat.scala 30:58]
        _T_360 <= _T_1550 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_711 : @[csr.scala 387:29]
        node _T_1551 = bits(_T_360, 39, 32) @[csr.scala 387:45]
        node _T_1552 = cat(_T_1551, wdata) @[Cat.scala 30:58]
        _T_360 <= _T_1552 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_717 : @[csr.scala 386:29]
        node _T_1553 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1554 = bits(_T_363, 31, 0) @[csr.scala 386:72]
        node _T_1555 = cat(_T_1553, _T_1554) @[Cat.scala 30:58]
        _T_363 <= _T_1555 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_715 : @[csr.scala 387:29]
        node _T_1556 = bits(_T_363, 39, 32) @[csr.scala 387:45]
        node _T_1557 = cat(_T_1556, wdata) @[Cat.scala 30:58]
        _T_363 <= _T_1557 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_721 : @[csr.scala 386:29]
        node _T_1558 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1559 = bits(_T_366, 31, 0) @[csr.scala 386:72]
        node _T_1560 = cat(_T_1558, _T_1559) @[Cat.scala 30:58]
        _T_366 <= _T_1560 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_719 : @[csr.scala 387:29]
        node _T_1561 = bits(_T_366, 39, 32) @[csr.scala 387:45]
        node _T_1562 = cat(_T_1561, wdata) @[Cat.scala 30:58]
        _T_366 <= _T_1562 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_725 : @[csr.scala 386:29]
        node _T_1563 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1564 = bits(_T_369, 31, 0) @[csr.scala 386:72]
        node _T_1565 = cat(_T_1563, _T_1564) @[Cat.scala 30:58]
        _T_369 <= _T_1565 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_723 : @[csr.scala 387:29]
        node _T_1566 = bits(_T_369, 39, 32) @[csr.scala 387:45]
        node _T_1567 = cat(_T_1566, wdata) @[Cat.scala 30:58]
        _T_369 <= _T_1567 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_729 : @[csr.scala 386:29]
        node _T_1568 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1569 = bits(_T_372, 31, 0) @[csr.scala 386:72]
        node _T_1570 = cat(_T_1568, _T_1569) @[Cat.scala 30:58]
        _T_372 <= _T_1570 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_727 : @[csr.scala 387:29]
        node _T_1571 = bits(_T_372, 39, 32) @[csr.scala 387:45]
        node _T_1572 = cat(_T_1571, wdata) @[Cat.scala 30:58]
        _T_372 <= _T_1572 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_733 : @[csr.scala 386:29]
        node _T_1573 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1574 = bits(_T_375, 31, 0) @[csr.scala 386:72]
        node _T_1575 = cat(_T_1573, _T_1574) @[Cat.scala 30:58]
        _T_375 <= _T_1575 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_731 : @[csr.scala 387:29]
        node _T_1576 = bits(_T_375, 39, 32) @[csr.scala 387:45]
        node _T_1577 = cat(_T_1576, wdata) @[Cat.scala 30:58]
        _T_375 <= _T_1577 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_735 : @[csr.scala 386:29]
        node _T_1578 = bits(wdata, 31, 0) @[csr.scala 386:47]
        node _T_1579 = bits(_T_267, 31, 0) @[csr.scala 386:72]
        node _T_1580 = cat(_T_1578, _T_1579) @[Cat.scala 30:58]
        _T_258 <= _T_1580 @[util.scala 134:11]
        node _T_1581 = shr(_T_1580, 6) @[util.scala 135:28]
        _T_262 <= _T_1581 @[util.scala 135:23]
        skip @[csr.scala 386:29]
      when _T_569 : @[csr.scala 387:29]
        node _T_1582 = bits(_T_267, 63, 32) @[csr.scala 387:45]
        node _T_1583 = cat(_T_1582, wdata) @[Cat.scala 30:58]
        _T_258 <= _T_1583 @[util.scala 134:11]
        node _T_1584 = shr(_T_1583, 6) @[util.scala 135:28]
        _T_262 <= _T_1584 @[util.scala 135:23]
        skip @[csr.scala 387:29]
      when _T_737 : @[csr.scala 386:29]
        node _T_1585 = bits(wdata, 31, 0) @[csr.scala 386:47]
        node _T_1586 = bits(_T_279, 31, 0) @[csr.scala 386:72]
        node _T_1587 = cat(_T_1585, _T_1586) @[Cat.scala 30:58]
        _T_270 <= _T_1587 @[util.scala 134:11]
        node _T_1588 = shr(_T_1587, 6) @[util.scala 135:28]
        _T_274 <= _T_1588 @[util.scala 135:23]
        skip @[csr.scala 386:29]
      when _T_571 : @[csr.scala 387:29]
        node _T_1589 = bits(_T_279, 63, 32) @[csr.scala 387:45]
        node _T_1590 = cat(_T_1589, wdata) @[Cat.scala 30:58]
        _T_270 <= _T_1590 @[util.scala 134:11]
        node _T_1591 = shr(_T_1590, 6) @[util.scala 135:28]
        _T_274 <= _T_1591 @[util.scala 135:23]
        skip @[csr.scala 387:29]
      when _T_601 : @[csr.scala 365:40]
        reg_dpc <= wdata @[csr.scala 365:50]
        skip @[csr.scala 365:40]
      when _T_603 : @[csr.scala 366:40]
        reg_dscratch <= wdata @[csr.scala 366:55]
        skip @[csr.scala 366:40]
      when _T_591 : @[csr.scala 368:40]
        node _T_1592 = bits(wdata, 31, 0) @[csr.scala 368:60]
        node _T_1594 = dshr(_T_1592, UInt<2>("h02")) @[csr.scala 368:78]
        node _T_1596 = dshl(_T_1594, UInt<2>("h02")) @[csr.scala 368:86]
        reg_mepc <= _T_1596 @[csr.scala 368:51]
        skip @[csr.scala 368:40]
      when _T_589 : @[csr.scala 369:40]
        reg_mscratch <= wdata @[csr.scala 369:55]
        skip @[csr.scala 369:40]
      when _T_595 : @[csr.scala 370:40]
        node _T_1598 = and(wdata, UInt<32>("h08000001f")) @[csr.scala 370:62]
        reg_mcause <= _T_1598 @[csr.scala 370:53]
        skip @[csr.scala 370:40]
      when _T_593 : @[csr.scala 371:40]
        node _T_1599 = bits(wdata, 31, 0) @[csr.scala 371:60]
        reg_mtval <= _T_1599 @[csr.scala 371:52]
        skip @[csr.scala 371:40]
      when _T_605 : @[csr.scala 372:42]
        node _T_1600 = bits(wdata, 31, 0) @[csr.scala 372:64]
        reg_medeleg <= _T_1600 @[csr.scala 372:56]
        skip @[csr.scala 372:42]
      skip @[csr.scala 331:14]
    reg_mcounteren <= UInt<1>("h00") @[csr.scala 381:20]
    
  module DatPath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, flip ctl : {stall : UInt<1>, pc_sel : UInt<3>, op1_sel : UInt<2>, op2_sel : UInt<2>, alu_fun : UInt<4>, wb_sel : UInt<2>, rf_wen : UInt<1>, csr_cmd : UInt<3>, exception : UInt<1>}, dat : {inst : UInt<32>, br_eq : UInt<1>, br_lt : UInt<1>, br_ltu : UInt<1>, csr_eret : UInt<1>}}
    
    io.dat.csr_eret is invalid @[dpath.scala 41:7]
    io.dat.br_ltu is invalid @[dpath.scala 41:7]
    io.dat.br_lt is invalid @[dpath.scala 41:7]
    io.dat.br_eq is invalid @[dpath.scala 41:7]
    io.dat.inst is invalid @[dpath.scala 41:7]
    io.ctl.exception is invalid @[dpath.scala 41:7]
    io.ctl.csr_cmd is invalid @[dpath.scala 41:7]
    io.ctl.rf_wen is invalid @[dpath.scala 41:7]
    io.ctl.wb_sel is invalid @[dpath.scala 41:7]
    io.ctl.alu_fun is invalid @[dpath.scala 41:7]
    io.ctl.op2_sel is invalid @[dpath.scala 41:7]
    io.ctl.op1_sel is invalid @[dpath.scala 41:7]
    io.ctl.pc_sel is invalid @[dpath.scala 41:7]
    io.ctl.stall is invalid @[dpath.scala 41:7]
    io.dmem.resp.bits.data is invalid @[dpath.scala 41:7]
    io.dmem.resp.valid is invalid @[dpath.scala 41:7]
    io.dmem.req.bits.typ is invalid @[dpath.scala 41:7]
    io.dmem.req.bits.fcn is invalid @[dpath.scala 41:7]
    io.dmem.req.bits.data is invalid @[dpath.scala 41:7]
    io.dmem.req.bits.addr is invalid @[dpath.scala 41:7]
    io.dmem.req.valid is invalid @[dpath.scala 41:7]
    io.dmem.req.ready is invalid @[dpath.scala 41:7]
    io.imem.resp.bits.data is invalid @[dpath.scala 41:7]
    io.imem.resp.valid is invalid @[dpath.scala 41:7]
    io.imem.req.bits.typ is invalid @[dpath.scala 41:7]
    io.imem.req.bits.fcn is invalid @[dpath.scala 41:7]
    io.imem.req.bits.data is invalid @[dpath.scala 41:7]
    io.imem.req.bits.addr is invalid @[dpath.scala 41:7]
    io.imem.req.valid is invalid @[dpath.scala 41:7]
    io.imem.req.ready is invalid @[dpath.scala 41:7]
    io.ddpath.resetpc is invalid @[dpath.scala 41:7]
    io.ddpath.rdata is invalid @[dpath.scala 41:7]
    io.ddpath.validreq is invalid @[dpath.scala 41:7]
    io.ddpath.wdata is invalid @[dpath.scala 41:7]
    io.ddpath.addr is invalid @[dpath.scala 41:7]
    wire pc_next : UInt<32> @[dpath.scala 44:31]
    wire pc_plus4 : UInt<32> @[dpath.scala 45:31]
    wire br_target : UInt<32> @[dpath.scala 46:31]
    wire jmp_target : UInt<32> @[dpath.scala 47:31]
    wire jump_reg_target : UInt<32> @[dpath.scala 48:31]
    wire exception_target : UInt<32> @[dpath.scala 49:31]
    node _T_153 = eq(io.ctl.pc_sel, UInt<3>("h00")) @[dpath.scala 53:34]
    node _T_154 = eq(io.ctl.pc_sel, UInt<3>("h01")) @[dpath.scala 54:34]
    node _T_155 = eq(io.ctl.pc_sel, UInt<3>("h02")) @[dpath.scala 55:34]
    node _T_156 = eq(io.ctl.pc_sel, UInt<3>("h03")) @[dpath.scala 56:34]
    node _T_157 = eq(io.ctl.pc_sel, UInt<3>("h04")) @[dpath.scala 57:34]
    node _T_158 = mux(_T_157, exception_target, pc_plus4) @[Mux.scala 61:16]
    node _T_159 = mux(_T_156, jump_reg_target, _T_158) @[Mux.scala 61:16]
    node _T_160 = mux(_T_155, jmp_target, _T_159) @[Mux.scala 61:16]
    node _T_161 = mux(_T_154, br_target, _T_160) @[Mux.scala 61:16]
    node _T_162 = mux(_T_153, pc_plus4, _T_161) @[Mux.scala 61:16]
    pc_next <= _T_162 @[dpath.scala 52:12]
    reg pc_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h080000000"))) @[dpath.scala 60:24]
    node _T_165 = eq(io.ctl.stall, UInt<1>("h00")) @[dpath.scala 62:10]
    when _T_165 : @[dpath.scala 63:4]
      pc_reg <= pc_next @[dpath.scala 64:14]
      skip @[dpath.scala 63:4]
    node _T_167 = add(pc_reg, UInt<32>("h04")) @[dpath.scala 67:24]
    node _T_168 = tail(_T_167, 1) @[dpath.scala 67:24]
    pc_plus4 <= _T_168 @[dpath.scala 67:13]
    io.imem.req.bits.addr <= pc_reg @[dpath.scala 70:26]
    io.imem.req.valid <= UInt<1>("h01") @[dpath.scala 71:22]
    node inst = mux(io.imem.resp.valid, io.imem.resp.bits.data, UInt<32>("h04033")) @[dpath.scala 72:18]
    node rs1_addr = bits(inst, 19, 15) @[dpath.scala 76:23]
    node rs2_addr = bits(inst, 24, 20) @[dpath.scala 77:23]
    node wb_addr = bits(inst, 11, 7) @[dpath.scala 78:23]
    wire wb_data : UInt<32> @[dpath.scala 80:22]
    cmem regfile : UInt<32>[32] @[dpath.scala 83:21]
    node _T_174 = neq(wb_addr, UInt<1>("h00")) @[dpath.scala 85:36]
    node _T_175 = and(io.ctl.rf_wen, _T_174) @[dpath.scala 85:24]
    node _T_177 = eq(io.ctl.exception, UInt<1>("h00")) @[dpath.scala 85:48]
    node _T_178 = and(_T_175, _T_177) @[dpath.scala 85:45]
    when _T_178 : @[dpath.scala 86:4]
      infer mport _T_179 = regfile[wb_addr], clock @[dpath.scala 87:14]
      _T_179 <= wb_data @[dpath.scala 87:24]
      skip @[dpath.scala 86:4]
    infer mport _T_180 = regfile[io.ddpath.addr], clock @[dpath.scala 91:30]
    io.ddpath.rdata <= _T_180 @[dpath.scala 91:20]
    when io.ddpath.validreq : @[dpath.scala 92:28]
      infer mport _T_181 = regfile[io.ddpath.addr], clock @[dpath.scala 93:14]
      _T_181 <= io.ddpath.wdata @[dpath.scala 93:31]
      skip @[dpath.scala 92:28]
    node _T_183 = neq(rs1_addr, UInt<1>("h00")) @[dpath.scala 97:33]
    infer mport _T_184 = regfile[rs1_addr], clock @[dpath.scala 97:50]
    node rs1_data = mux(_T_183, _T_184, UInt<32>("h00")) @[dpath.scala 97:22]
    node _T_187 = neq(rs2_addr, UInt<1>("h00")) @[dpath.scala 98:33]
    infer mport _T_188 = regfile[rs2_addr], clock @[dpath.scala 98:50]
    node rs2_data = mux(_T_187, _T_188, UInt<32>("h00")) @[dpath.scala 98:22]
    node imm_i = bits(inst, 31, 20) @[dpath.scala 102:20]
    node _T_190 = bits(inst, 31, 25) @[dpath.scala 103:24]
    node _T_191 = bits(inst, 11, 7) @[dpath.scala 103:38]
    node imm_s = cat(_T_190, _T_191) @[Cat.scala 30:58]
    node _T_192 = bits(inst, 31, 31) @[dpath.scala 104:24]
    node _T_193 = bits(inst, 7, 7) @[dpath.scala 104:34]
    node _T_194 = bits(inst, 30, 25) @[dpath.scala 104:43]
    node _T_195 = bits(inst, 11, 8) @[dpath.scala 104:56]
    node _T_196 = cat(_T_194, _T_195) @[Cat.scala 30:58]
    node _T_197 = cat(_T_192, _T_193) @[Cat.scala 30:58]
    node imm_b = cat(_T_197, _T_196) @[Cat.scala 30:58]
    node imm_u = bits(inst, 31, 12) @[dpath.scala 105:20]
    node _T_198 = bits(inst, 31, 31) @[dpath.scala 106:24]
    node _T_199 = bits(inst, 19, 12) @[dpath.scala 106:34]
    node _T_200 = bits(inst, 20, 20) @[dpath.scala 106:47]
    node _T_201 = bits(inst, 30, 21) @[dpath.scala 106:57]
    node _T_202 = cat(_T_200, _T_201) @[Cat.scala 30:58]
    node _T_203 = cat(_T_198, _T_199) @[Cat.scala 30:58]
    node imm_j = cat(_T_203, _T_202) @[Cat.scala 30:58]
    node _T_208 = mux(UInt<1>("h00"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 72:12]
    node _T_209 = bits(inst, 19, 15) @[dpath.scala 107:38]
    node imm_z = cat(_T_208, _T_209) @[Cat.scala 30:58]
    node _T_210 = bits(imm_i, 11, 11) @[dpath.scala 110:38]
    node _T_211 = bits(_T_210, 0, 0) @[Bitwise.scala 72:15]
    node _T_214 = mux(_T_211, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node imm_i_sext = cat(_T_214, imm_i) @[Cat.scala 30:58]
    node _T_215 = bits(imm_s, 11, 11) @[dpath.scala 111:38]
    node _T_216 = bits(_T_215, 0, 0) @[Bitwise.scala 72:15]
    node _T_219 = mux(_T_216, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node imm_s_sext = cat(_T_219, imm_s) @[Cat.scala 30:58]
    node _T_220 = bits(imm_b, 11, 11) @[dpath.scala 112:38]
    node _T_221 = bits(_T_220, 0, 0) @[Bitwise.scala 72:15]
    node _T_224 = mux(_T_221, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
    node _T_226 = cat(_T_224, imm_b) @[Cat.scala 30:58]
    node imm_b_sext = cat(_T_226, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_231 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node imm_u_sext = cat(imm_u, _T_231) @[Cat.scala 30:58]
    node _T_232 = bits(imm_j, 19, 19) @[dpath.scala 114:38]
    node _T_233 = bits(_T_232, 0, 0) @[Bitwise.scala 72:15]
    node _T_236 = mux(_T_233, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
    node _T_238 = cat(_T_236, imm_j) @[Cat.scala 30:58]
    node imm_j_sext = cat(_T_238, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_240 = eq(io.ctl.op1_sel, UInt<2>("h00")) @[dpath.scala 118:32]
    node _T_241 = eq(io.ctl.op1_sel, UInt<2>("h01")) @[dpath.scala 119:32]
    node _T_242 = eq(io.ctl.op1_sel, UInt<2>("h02")) @[dpath.scala 120:32]
    node _T_243 = mux(_T_242, imm_z, UInt<1>("h00")) @[Mux.scala 61:16]
    node _T_244 = mux(_T_241, imm_u_sext, _T_243) @[Mux.scala 61:16]
    node alu_op1 = mux(_T_240, rs1_data, _T_244) @[Mux.scala 61:16]
    node _T_246 = eq(io.ctl.op2_sel, UInt<2>("h00")) @[dpath.scala 124:32]
    node _T_247 = eq(io.ctl.op2_sel, UInt<2>("h03")) @[dpath.scala 125:32]
    node _T_248 = eq(io.ctl.op2_sel, UInt<2>("h01")) @[dpath.scala 126:32]
    node _T_249 = eq(io.ctl.op2_sel, UInt<2>("h02")) @[dpath.scala 127:32]
    node _T_250 = mux(_T_249, imm_s_sext, UInt<1>("h00")) @[Mux.scala 61:16]
    node _T_251 = mux(_T_248, imm_i_sext, _T_250) @[Mux.scala 61:16]
    node _T_252 = mux(_T_247, pc_reg, _T_251) @[Mux.scala 61:16]
    node alu_op2 = mux(_T_246, rs2_data, _T_252) @[Mux.scala 61:16]
    wire alu_out : UInt<32> @[dpath.scala 133:24]
    node alu_shamt = bits(alu_op2, 4, 0) @[dpath.scala 135:27]
    node _T_255 = eq(io.ctl.alu_fun, UInt<4>("h01")) @[dpath.scala 138:35]
    node _T_256 = add(alu_op1, alu_op2) @[dpath.scala 138:61]
    node _T_257 = tail(_T_256, 1) @[dpath.scala 138:61]
    node _T_258 = eq(io.ctl.alu_fun, UInt<4>("h02")) @[dpath.scala 139:35]
    node _T_259 = sub(alu_op1, alu_op2) @[dpath.scala 139:61]
    node _T_260 = asUInt(_T_259) @[dpath.scala 139:61]
    node _T_261 = tail(_T_260, 1) @[dpath.scala 139:61]
    node _T_262 = eq(io.ctl.alu_fun, UInt<4>("h06")) @[dpath.scala 140:35]
    node _T_263 = and(alu_op1, alu_op2) @[dpath.scala 140:61]
    node _T_264 = eq(io.ctl.alu_fun, UInt<4>("h07")) @[dpath.scala 141:35]
    node _T_265 = or(alu_op1, alu_op2) @[dpath.scala 141:61]
    node _T_266 = eq(io.ctl.alu_fun, UInt<4>("h08")) @[dpath.scala 142:35]
    node _T_267 = xor(alu_op1, alu_op2) @[dpath.scala 142:61]
    node _T_268 = eq(io.ctl.alu_fun, UInt<4>("h09")) @[dpath.scala 143:35]
    node _T_269 = asSInt(alu_op1) @[dpath.scala 143:67]
    node _T_270 = asSInt(alu_op2) @[dpath.scala 143:86]
    node _T_271 = lt(_T_269, _T_270) @[dpath.scala 143:70]
    node _T_272 = eq(io.ctl.alu_fun, UInt<4>("h0a")) @[dpath.scala 144:35]
    node _T_273 = lt(alu_op1, alu_op2) @[dpath.scala 144:61]
    node _T_274 = eq(io.ctl.alu_fun, UInt<4>("h03")) @[dpath.scala 145:35]
    node _T_275 = dshl(alu_op1, alu_shamt) @[dpath.scala 145:62]
    node _T_276 = bits(_T_275, 31, 0) @[dpath.scala 145:75]
    node _T_277 = eq(io.ctl.alu_fun, UInt<4>("h05")) @[dpath.scala 146:35]
    node _T_278 = asSInt(alu_op1) @[dpath.scala 146:67]
    node _T_279 = dshr(_T_278, alu_shamt) @[dpath.scala 146:70]
    node _T_280 = asUInt(_T_279) @[dpath.scala 146:90]
    node _T_281 = eq(io.ctl.alu_fun, UInt<4>("h04")) @[dpath.scala 147:35]
    node _T_282 = dshr(alu_op1, alu_shamt) @[dpath.scala 147:61]
    node _T_283 = eq(io.ctl.alu_fun, UInt<4>("h0b")) @[dpath.scala 148:35]
    node _T_284 = mux(_T_283, alu_op1, UInt<1>("h00")) @[Mux.scala 61:16]
    node _T_285 = mux(_T_281, _T_282, _T_284) @[Mux.scala 61:16]
    node _T_286 = mux(_T_277, _T_280, _T_285) @[Mux.scala 61:16]
    node _T_287 = mux(_T_274, _T_276, _T_286) @[Mux.scala 61:16]
    node _T_288 = mux(_T_272, _T_273, _T_287) @[Mux.scala 61:16]
    node _T_289 = mux(_T_268, _T_271, _T_288) @[Mux.scala 61:16]
    node _T_290 = mux(_T_266, _T_267, _T_289) @[Mux.scala 61:16]
    node _T_291 = mux(_T_264, _T_265, _T_290) @[Mux.scala 61:16]
    node _T_292 = mux(_T_262, _T_263, _T_291) @[Mux.scala 61:16]
    node _T_293 = mux(_T_258, _T_261, _T_292) @[Mux.scala 61:16]
    node _T_294 = mux(_T_255, _T_257, _T_293) @[Mux.scala 61:16]
    alu_out <= _T_294 @[dpath.scala 137:12]
    node _T_295 = add(pc_reg, imm_b_sext) @[dpath.scala 152:30]
    node _T_296 = tail(_T_295, 1) @[dpath.scala 152:30]
    br_target <= _T_296 @[dpath.scala 152:20]
    node _T_297 = add(pc_reg, imm_j_sext) @[dpath.scala 153:30]
    node _T_298 = tail(_T_297, 1) @[dpath.scala 153:30]
    jmp_target <= _T_298 @[dpath.scala 153:20]
    node _T_299 = add(rs1_data, imm_i_sext) @[dpath.scala 154:42]
    node _T_300 = tail(_T_299, 1) @[dpath.scala 154:42]
    jump_reg_target <= _T_300 @[dpath.scala 154:20]
    inst csr of CSRFile @[dpath.scala 157:20]
    csr.clock <= clock
    csr.reset <= reset
    csr.io.counters[0].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[1].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[2].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[3].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[4].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[5].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[6].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[7].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[8].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[9].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[10].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[11].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[12].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[13].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[14].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[15].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[16].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[17].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[18].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[19].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[20].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[21].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[22].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[23].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[24].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[25].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[26].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[27].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[28].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[29].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[30].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[31].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[32].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[33].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[34].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[35].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[36].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[37].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[38].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[39].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[40].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[41].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[42].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[43].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[44].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[45].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[46].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[47].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[48].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[49].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[50].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[51].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[52].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[53].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[54].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[55].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[56].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[57].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[58].inc is invalid @[dpath.scala 158:11]
    csr.io.counters[59].inc is invalid @[dpath.scala 158:11]
    csr.io.time is invalid @[dpath.scala 158:11]
    csr.io.pc is invalid @[dpath.scala 158:11]
    csr.io.retire is invalid @[dpath.scala 158:11]
    csr.io.exception is invalid @[dpath.scala 158:11]
    csr.io.evec is invalid @[dpath.scala 158:11]
    csr.io.status.uie is invalid @[dpath.scala 158:11]
    csr.io.status.sie is invalid @[dpath.scala 158:11]
    csr.io.status.hie is invalid @[dpath.scala 158:11]
    csr.io.status.mie is invalid @[dpath.scala 158:11]
    csr.io.status.upie is invalid @[dpath.scala 158:11]
    csr.io.status.spie is invalid @[dpath.scala 158:11]
    csr.io.status.hpie is invalid @[dpath.scala 158:11]
    csr.io.status.mpie is invalid @[dpath.scala 158:11]
    csr.io.status.spp is invalid @[dpath.scala 158:11]
    csr.io.status.hpp is invalid @[dpath.scala 158:11]
    csr.io.status.mpp is invalid @[dpath.scala 158:11]
    csr.io.status.fs is invalid @[dpath.scala 158:11]
    csr.io.status.xs is invalid @[dpath.scala 158:11]
    csr.io.status.mprv is invalid @[dpath.scala 158:11]
    csr.io.status.sum is invalid @[dpath.scala 158:11]
    csr.io.status.mxr is invalid @[dpath.scala 158:11]
    csr.io.status.tvm is invalid @[dpath.scala 158:11]
    csr.io.status.tw is invalid @[dpath.scala 158:11]
    csr.io.status.tsr is invalid @[dpath.scala 158:11]
    csr.io.status.zero1 is invalid @[dpath.scala 158:11]
    csr.io.status.sd is invalid @[dpath.scala 158:11]
    csr.io.status.prv is invalid @[dpath.scala 158:11]
    csr.io.status.debug is invalid @[dpath.scala 158:11]
    csr.io.decode.system_illegal is invalid @[dpath.scala 158:11]
    csr.io.decode.write_illegal is invalid @[dpath.scala 158:11]
    csr.io.decode.read_illegal is invalid @[dpath.scala 158:11]
    csr.io.decode.csr is invalid @[dpath.scala 158:11]
    csr.io.singleStep is invalid @[dpath.scala 158:11]
    csr.io.eret is invalid @[dpath.scala 158:11]
    csr.io.csr_stall is invalid @[dpath.scala 158:11]
    csr.io.rw.wdata is invalid @[dpath.scala 158:11]
    csr.io.rw.rdata is invalid @[dpath.scala 158:11]
    csr.io.rw.cmd is invalid @[dpath.scala 158:11]
    csr.io.hartid is invalid @[dpath.scala 158:11]
    node _T_301 = bits(inst, 31, 20) @[dpath.scala 159:29]
    csr.io.decode.csr <= _T_301 @[dpath.scala 159:22]
    csr.io.rw.cmd <= io.ctl.csr_cmd @[dpath.scala 160:20]
    csr.io.rw.wdata <= alu_out @[dpath.scala 161:20]
    node _T_303 = eq(io.ctl.stall, UInt<1>("h00")) @[dpath.scala 163:24]
    csr.io.retire <= _T_303 @[dpath.scala 163:21]
    csr.io.exception <= io.ctl.exception @[dpath.scala 164:21]
    csr.io.pc <= pc_reg @[dpath.scala 165:21]
    exception_target <= csr.io.evec @[dpath.scala 166:21]
    io.dat.csr_eret <= csr.io.eret @[dpath.scala 168:20]
    csr.io.counters[0].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[1].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[2].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[3].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[4].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[5].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[6].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[7].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[8].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[9].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[10].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[11].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[12].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[13].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[14].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[15].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[16].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[17].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[18].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[19].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[20].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[21].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[22].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[23].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[24].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[25].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[26].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[27].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[28].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[29].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[30].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[31].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[32].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[33].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[34].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[35].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[36].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[37].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[38].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[39].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[40].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[41].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[42].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[43].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[44].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[45].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[46].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[47].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[48].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[49].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[50].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[51].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[52].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[53].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[54].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[55].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[56].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[57].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[58].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    csr.io.counters[59].inc <= UInt<1>("h00") @[dpath.scala 171:34]
    node _T_364 = eq(io.ctl.wb_sel, UInt<2>("h00")) @[dpath.scala 175:34]
    node _T_365 = eq(io.ctl.wb_sel, UInt<2>("h01")) @[dpath.scala 176:34]
    node _T_366 = eq(io.ctl.wb_sel, UInt<2>("h02")) @[dpath.scala 177:34]
    node _T_367 = eq(io.ctl.wb_sel, UInt<2>("h03")) @[dpath.scala 178:34]
    node _T_368 = mux(_T_367, csr.io.rw.rdata, alu_out) @[Mux.scala 61:16]
    node _T_369 = mux(_T_366, pc_plus4, _T_368) @[Mux.scala 61:16]
    node _T_370 = mux(_T_365, io.dmem.resp.bits.data, _T_369) @[Mux.scala 61:16]
    node _T_371 = mux(_T_364, alu_out, _T_370) @[Mux.scala 61:16]
    wb_data <= _T_371 @[dpath.scala 174:12]
    io.dat.inst <= inst @[dpath.scala 183:18]
    node _T_372 = eq(rs1_data, rs2_data) @[dpath.scala 184:31]
    io.dat.br_eq <= _T_372 @[dpath.scala 184:18]
    node _T_373 = asSInt(rs1_data) @[dpath.scala 185:37]
    node _T_374 = asSInt(rs2_data) @[dpath.scala 185:57]
    node _T_375 = lt(_T_373, _T_374) @[dpath.scala 185:40]
    io.dat.br_lt <= _T_375 @[dpath.scala 185:18]
    node _T_376 = lt(rs1_data, rs2_data) @[dpath.scala 186:40]
    io.dat.br_ltu <= _T_376 @[dpath.scala 186:18]
    io.dmem.req.bits.addr <= alu_out @[dpath.scala 190:27]
    io.dmem.req.bits.data <= rs2_data @[dpath.scala 191:26]
    node _T_377 = bits(csr.io.time, 31, 0) @[dpath.scala 197:20]
    node _T_380 = mux(io.ctl.rf_wen, UInt<8>("h057"), UInt<8>("h05f")) @[dpath.scala 200:12]
    node _T_383 = mux(csr.io.exception, UInt<8>("h045"), UInt<8>("h020")) @[dpath.scala 203:12]
    node _T_386 = mux(io.ctl.stall, UInt<8>("h073"), UInt<8>("h020")) @[dpath.scala 208:12]
    node _T_388 = eq(io.ctl.pc_sel, UInt<1>("h01")) @[dpath.scala 209:28]
    node _T_391 = eq(io.ctl.pc_sel, UInt<2>("h02")) @[dpath.scala 210:28]
    node _T_394 = eq(io.ctl.pc_sel, UInt<2>("h03")) @[dpath.scala 211:28]
    node _T_397 = eq(io.ctl.pc_sel, UInt<3>("h04")) @[dpath.scala 212:28]
    node _T_400 = eq(io.ctl.pc_sel, UInt<1>("h00")) @[dpath.scala 213:28]
    node _T_403 = mux(_T_400, UInt<8>("h020"), UInt<8>("h03f")) @[dpath.scala 213:13]
    node _T_404 = mux(_T_397, UInt<8>("h058"), _T_403) @[dpath.scala 212:13]
    node _T_405 = mux(_T_394, UInt<8>("h04b"), _T_404) @[dpath.scala 211:13]
    node _T_406 = mux(_T_391, UInt<8>("h04a"), _T_405) @[dpath.scala 210:13]
    node _T_407 = mux(_T_388, UInt<8>("h042"), _T_406) @[dpath.scala 209:12]
    node _T_408 = bits(reset, 0, 0) @[dpath.scala 196:10]
    node _T_410 = eq(_T_408, UInt<1>("h00")) @[dpath.scala 196:10]
    when _T_410 : @[dpath.scala 196:10]
      printf(clock, UInt<1>(1), "Cyc= %d Op1=[0x%x] Op2=[0x%x] W[%c,%d= 0x%x] %c Mem[%d: R:0x%x W:0x%x] PC= 0x%x %c%c DASM(%x)\n", _T_377, alu_op1, alu_op2, _T_380, wb_addr, wb_data, _T_383, io.ctl.wb_sel, io.dmem.resp.bits.data, io.dmem.req.bits.data, pc_reg, _T_386, _T_407, inst) @[dpath.scala 196:10]
      skip @[dpath.scala 196:10]
    
  module Core : 
    input clock : Clock
    input reset : UInt<1>
    output io : {imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, flip ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, flip dcpath : {halt : UInt<1>}, flip reset : UInt<1>}
    
    io.reset is invalid @[core.scala 36:6]
    io.dcpath.halt is invalid @[core.scala 36:6]
    io.ddpath.resetpc is invalid @[core.scala 36:6]
    io.ddpath.rdata is invalid @[core.scala 36:6]
    io.ddpath.validreq is invalid @[core.scala 36:6]
    io.ddpath.wdata is invalid @[core.scala 36:6]
    io.ddpath.addr is invalid @[core.scala 36:6]
    io.dmem.resp.bits.data is invalid @[core.scala 36:6]
    io.dmem.resp.valid is invalid @[core.scala 36:6]
    io.dmem.req.bits.typ is invalid @[core.scala 36:6]
    io.dmem.req.bits.fcn is invalid @[core.scala 36:6]
    io.dmem.req.bits.data is invalid @[core.scala 36:6]
    io.dmem.req.bits.addr is invalid @[core.scala 36:6]
    io.dmem.req.valid is invalid @[core.scala 36:6]
    io.dmem.req.ready is invalid @[core.scala 36:6]
    io.imem.resp.bits.data is invalid @[core.scala 36:6]
    io.imem.resp.valid is invalid @[core.scala 36:6]
    io.imem.req.bits.typ is invalid @[core.scala 36:6]
    io.imem.req.bits.fcn is invalid @[core.scala 36:6]
    io.imem.req.bits.data is invalid @[core.scala 36:6]
    io.imem.req.bits.addr is invalid @[core.scala 36:6]
    io.imem.req.valid is invalid @[core.scala 36:6]
    io.imem.req.ready is invalid @[core.scala 36:6]
    inst c of CtlPath @[core.scala 37:18]
    c.clock <= clock
    c.reset <= reset
    inst d of DatPath @[core.scala 38:18]
    d.clock <= clock
    d.reset <= reset
    d.io.ctl.exception <= c.io.ctl.exception @[core.scala 39:13]
    d.io.ctl.csr_cmd <= c.io.ctl.csr_cmd @[core.scala 39:13]
    d.io.ctl.rf_wen <= c.io.ctl.rf_wen @[core.scala 39:13]
    d.io.ctl.wb_sel <= c.io.ctl.wb_sel @[core.scala 39:13]
    d.io.ctl.alu_fun <= c.io.ctl.alu_fun @[core.scala 39:13]
    d.io.ctl.op2_sel <= c.io.ctl.op2_sel @[core.scala 39:13]
    d.io.ctl.op1_sel <= c.io.ctl.op1_sel @[core.scala 39:13]
    d.io.ctl.pc_sel <= c.io.ctl.pc_sel @[core.scala 39:13]
    d.io.ctl.stall <= c.io.ctl.stall @[core.scala 39:13]
    c.io.dat.csr_eret <= d.io.dat.csr_eret @[core.scala 40:13]
    c.io.dat.br_ltu <= d.io.dat.br_ltu @[core.scala 40:13]
    c.io.dat.br_lt <= d.io.dat.br_lt @[core.scala 40:13]
    c.io.dat.br_eq <= d.io.dat.br_eq @[core.scala 40:13]
    c.io.dat.inst <= d.io.dat.inst @[core.scala 40:13]
    c.io.imem.resp.bits.data <= io.imem.resp.bits.data @[core.scala 42:11]
    c.io.imem.resp.valid <= io.imem.resp.valid @[core.scala 42:11]
    io.imem.req.bits.typ <= c.io.imem.req.bits.typ @[core.scala 42:11]
    io.imem.req.bits.fcn <= c.io.imem.req.bits.fcn @[core.scala 42:11]
    io.imem.req.bits.data <= c.io.imem.req.bits.data @[core.scala 42:11]
    io.imem.req.bits.addr <= c.io.imem.req.bits.addr @[core.scala 42:11]
    io.imem.req.valid <= c.io.imem.req.valid @[core.scala 42:11]
    c.io.imem.req.ready <= io.imem.req.ready @[core.scala 42:11]
    d.io.imem.resp.bits.data <= io.imem.resp.bits.data @[core.scala 43:11]
    d.io.imem.resp.valid <= io.imem.resp.valid @[core.scala 43:11]
    io.imem.req.bits.typ <= d.io.imem.req.bits.typ @[core.scala 43:11]
    io.imem.req.bits.fcn <= d.io.imem.req.bits.fcn @[core.scala 43:11]
    io.imem.req.bits.data <= d.io.imem.req.bits.data @[core.scala 43:11]
    io.imem.req.bits.addr <= d.io.imem.req.bits.addr @[core.scala 43:11]
    io.imem.req.valid <= d.io.imem.req.valid @[core.scala 43:11]
    d.io.imem.req.ready <= io.imem.req.ready @[core.scala 43:11]
    c.io.dmem.resp.bits.data <= io.dmem.resp.bits.data @[core.scala 45:11]
    c.io.dmem.resp.valid <= io.dmem.resp.valid @[core.scala 45:11]
    io.dmem.req.bits.typ <= c.io.dmem.req.bits.typ @[core.scala 45:11]
    io.dmem.req.bits.fcn <= c.io.dmem.req.bits.fcn @[core.scala 45:11]
    io.dmem.req.bits.data <= c.io.dmem.req.bits.data @[core.scala 45:11]
    io.dmem.req.bits.addr <= c.io.dmem.req.bits.addr @[core.scala 45:11]
    io.dmem.req.valid <= c.io.dmem.req.valid @[core.scala 45:11]
    c.io.dmem.req.ready <= io.dmem.req.ready @[core.scala 45:11]
    d.io.dmem.resp.bits.data <= io.dmem.resp.bits.data @[core.scala 46:11]
    d.io.dmem.resp.valid <= io.dmem.resp.valid @[core.scala 46:11]
    io.dmem.req.bits.typ <= d.io.dmem.req.bits.typ @[core.scala 46:11]
    io.dmem.req.bits.fcn <= d.io.dmem.req.bits.fcn @[core.scala 46:11]
    io.dmem.req.bits.data <= d.io.dmem.req.bits.data @[core.scala 46:11]
    io.dmem.req.bits.addr <= d.io.dmem.req.bits.addr @[core.scala 46:11]
    io.dmem.req.valid <= d.io.dmem.req.valid @[core.scala 46:11]
    d.io.dmem.req.ready <= io.dmem.req.ready @[core.scala 46:11]
    io.dmem.req.valid <= c.io.dmem.req.valid @[core.scala 47:21]
    io.dmem.req.bits.typ <= c.io.dmem.req.bits.typ @[core.scala 48:24]
    io.dmem.req.bits.fcn <= c.io.dmem.req.bits.fcn @[core.scala 49:24]
    d.io.ddpath.resetpc <= io.ddpath.resetpc @[core.scala 51:15]
    io.ddpath.rdata <= d.io.ddpath.rdata @[core.scala 51:15]
    d.io.ddpath.validreq <= io.ddpath.validreq @[core.scala 51:15]
    d.io.ddpath.wdata <= io.ddpath.wdata @[core.scala 51:15]
    d.io.ddpath.addr <= io.ddpath.addr @[core.scala 51:15]
    c.io.dcpath.halt <= io.dcpath.halt @[core.scala 52:15]
    
  extmodule AsyncReadMem : 
    input clk : Clock
    output hr : {flip addr : UInt<21>, data : UInt<32>}
    output dw : {flip addr : UInt<21>, flip data : UInt<32>, flip mask : UInt<4>, flip en : UInt<1>}
    output hw : {flip addr : UInt<21>, flip data : UInt<32>, flip mask : UInt<4>, flip en : UInt<1>}
    output dataInstr : {flip addr : UInt<21>, data : UInt<32>}[2]
    
    defname = AsyncReadMem
    
    
  module AsyncScratchPadMemory : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip core_ports : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}[2], flip debug_port : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}}
    
    inst async_data of AsyncReadMem @[memory.scala 115:27]
    async_data.clk is invalid
    async_data.hr is invalid
    async_data.dw is invalid
    async_data.hw is invalid
    async_data.dataInstr is invalid
    async_data.clk <= clock @[memory.scala 116:22]
    io.core_ports[0].resp.valid <= io.core_ports[0].req.valid @[memory.scala 119:35]
    io.core_ports[0].req.ready <= UInt<1>("h01") @[memory.scala 120:34]
    async_data.dataInstr[0].addr <= io.core_ports[0].req.bits.addr @[memory.scala 121:39]
    io.core_ports[1].resp.valid <= io.core_ports[1].req.valid @[memory.scala 119:35]
    io.core_ports[1].req.ready <= UInt<1>("h01") @[memory.scala 120:34]
    async_data.dataInstr[1].addr <= io.core_ports[1].req.bits.addr @[memory.scala 121:39]
    node _T_267 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 130:17]
    node _T_268 = bits(async_data.dataInstr[0].data, 7, 7) @[memory.scala 130:52]
    node _T_269 = bits(_T_268, 0, 0) @[Bitwise.scala 72:15]
    node _T_272 = mux(_T_269, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_273 = bits(async_data.dataInstr[0].data, 7, 0) @[memory.scala 130:67]
    node _T_274 = cat(_T_272, _T_273) @[Cat.scala 30:58]
    node _T_275 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 131:17]
    node _T_276 = bits(async_data.dataInstr[0].data, 15, 15) @[memory.scala 131:52]
    node _T_277 = bits(_T_276, 0, 0) @[Bitwise.scala 72:15]
    node _T_280 = mux(_T_277, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_281 = bits(async_data.dataInstr[0].data, 15, 0) @[memory.scala 131:68]
    node _T_282 = cat(_T_280, _T_281) @[Cat.scala 30:58]
    node _T_283 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 132:17]
    node _T_288 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_289 = bits(async_data.dataInstr[0].data, 7, 0) @[memory.scala 132:58]
    node _T_290 = cat(_T_288, _T_289) @[Cat.scala 30:58]
    node _T_291 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 133:17]
    node _T_296 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_297 = bits(async_data.dataInstr[0].data, 15, 0) @[memory.scala 133:58]
    node _T_298 = cat(_T_296, _T_297) @[Cat.scala 30:58]
    node _T_299 = mux(_T_291, _T_298, async_data.dataInstr[0].data) @[Mux.scala 61:16]
    node _T_300 = mux(_T_283, _T_290, _T_299) @[Mux.scala 61:16]
    node _T_301 = mux(_T_275, _T_282, _T_300) @[Mux.scala 61:16]
    node _T_302 = mux(_T_267, _T_274, _T_301) @[Mux.scala 61:16]
    io.core_ports[0].resp.bits.data <= _T_302 @[memory.scala 129:40]
    node _T_303 = eq(io.core_ports[0].req.bits.fcn, UInt<1>("h01")) @[memory.scala 135:66]
    node _T_306 = mux(_T_303, UInt<1>("h01"), UInt<1>("h00")) @[memory.scala 135:30]
    async_data.dw.en <= _T_306 @[memory.scala 135:24]
    node _T_307 = eq(io.core_ports[0].req.bits.fcn, UInt<1>("h01")) @[memory.scala 136:79]
    node _T_308 = and(io.core_ports[0].req.valid, _T_307) @[memory.scala 136:41]
    when _T_308 : @[memory.scala 137:4]
      node _T_309 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 138:80]
      node _T_310 = shl(_T_309, 3) @[memory.scala 138:86]
      node _T_311 = dshl(io.core_ports[0].req.bits.data, _T_310) @[memory.scala 138:67]
      async_data.dw.data <= _T_311 @[memory.scala 138:29]
      node _T_312 = bits(io.core_ports[0].req.bits.addr, 31, 2) @[memory.scala 139:45]
      node _T_314 = cat(_T_312, UInt<2>("h00")) @[Cat.scala 30:58]
      async_data.dw.addr <= _T_314 @[memory.scala 139:29]
      node _T_315 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 140:45]
      node _T_317 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 140:70]
      node _T_318 = dshl(UInt<1>("h01"), _T_317) @[memory.scala 140:58]
      node _T_319 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 141:44]
      node _T_321 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 141:69]
      node _T_322 = dshl(UInt<2>("h03"), _T_321) @[memory.scala 141:57]
      node _T_324 = mux(_T_319, _T_322, UInt<4>("h0f")) @[memory.scala 141:34]
      node _T_325 = mux(_T_315, _T_318, _T_324) @[memory.scala 140:35]
      async_data.dw.mask <= _T_325 @[memory.scala 140:29]
      skip @[memory.scala 137:4]
    io.core_ports[1].resp.bits.data <= async_data.dataInstr[1].data @[memory.scala 147:43]
    io.debug_port.req.ready <= UInt<1>("h01") @[memory.scala 152:28]
    io.debug_port.resp.valid <= io.debug_port.req.valid @[memory.scala 153:29]
    async_data.hr.addr <= io.debug_port.req.bits.addr @[memory.scala 155:26]
    io.debug_port.resp.bits.data <= async_data.hr.data @[memory.scala 156:33]
    node _T_327 = eq(io.debug_port.req.bits.fcn, UInt<1>("h01")) @[memory.scala 157:59]
    node _T_330 = mux(_T_327, UInt<1>("h01"), UInt<1>("h00")) @[memory.scala 157:30]
    async_data.hw.en <= _T_330 @[memory.scala 157:24]
    node _T_331 = eq(io.debug_port.req.bits.fcn, UInt<1>("h01")) @[memory.scala 158:64]
    node _T_332 = and(io.debug_port.req.valid, _T_331) @[memory.scala 158:34]
    when _T_332 : @[memory.scala 159:4]
      async_data.hw.addr <= io.debug_port.req.bits.addr @[memory.scala 160:29]
      async_data.hw.data <= io.debug_port.req.bits.data @[memory.scala 161:29]
      async_data.hw.mask <= UInt<4>("h0f") @[memory.scala 162:29]
      skip @[memory.scala 159:4]
    
  module SodorTile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dmi : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}}
    
    inst debug of DebugModule @[tile.scala 25:22]
    debug.clock <= clock
    debug.reset <= reset
    inst core of Core @[tile.scala 26:23]
    core.clock <= clock
    core.reset <= reset
    core.io.reset is invalid @[tile.scala 27:12]
    core.io.dcpath.halt is invalid @[tile.scala 27:12]
    core.io.ddpath.resetpc is invalid @[tile.scala 27:12]
    core.io.ddpath.rdata is invalid @[tile.scala 27:12]
    core.io.ddpath.validreq is invalid @[tile.scala 27:12]
    core.io.ddpath.wdata is invalid @[tile.scala 27:12]
    core.io.ddpath.addr is invalid @[tile.scala 27:12]
    core.io.dmem.resp.bits.data is invalid @[tile.scala 27:12]
    core.io.dmem.resp.valid is invalid @[tile.scala 27:12]
    core.io.dmem.req.bits.typ is invalid @[tile.scala 27:12]
    core.io.dmem.req.bits.fcn is invalid @[tile.scala 27:12]
    core.io.dmem.req.bits.data is invalid @[tile.scala 27:12]
    core.io.dmem.req.bits.addr is invalid @[tile.scala 27:12]
    core.io.dmem.req.valid is invalid @[tile.scala 27:12]
    core.io.dmem.req.ready is invalid @[tile.scala 27:12]
    core.io.imem.resp.bits.data is invalid @[tile.scala 27:12]
    core.io.imem.resp.valid is invalid @[tile.scala 27:12]
    core.io.imem.req.bits.typ is invalid @[tile.scala 27:12]
    core.io.imem.req.bits.fcn is invalid @[tile.scala 27:12]
    core.io.imem.req.bits.data is invalid @[tile.scala 27:12]
    core.io.imem.req.bits.addr is invalid @[tile.scala 27:12]
    core.io.imem.req.valid is invalid @[tile.scala 27:12]
    core.io.imem.req.ready is invalid @[tile.scala 27:12]
    inst memory of AsyncScratchPadMemory @[tile.scala 28:23]
    memory.clock <= clock
    memory.reset <= reset
    core.io.dmem.resp.bits.data <= memory.io.core_ports[0].resp.bits.data @[tile.scala 29:17]
    core.io.dmem.resp.valid <= memory.io.core_ports[0].resp.valid @[tile.scala 29:17]
    memory.io.core_ports[0].req.bits.typ <= core.io.dmem.req.bits.typ @[tile.scala 29:17]
    memory.io.core_ports[0].req.bits.fcn <= core.io.dmem.req.bits.fcn @[tile.scala 29:17]
    memory.io.core_ports[0].req.bits.data <= core.io.dmem.req.bits.data @[tile.scala 29:17]
    memory.io.core_ports[0].req.bits.addr <= core.io.dmem.req.bits.addr @[tile.scala 29:17]
    memory.io.core_ports[0].req.valid <= core.io.dmem.req.valid @[tile.scala 29:17]
    core.io.dmem.req.ready <= memory.io.core_ports[0].req.ready @[tile.scala 29:17]
    core.io.imem.resp.bits.data <= memory.io.core_ports[1].resp.bits.data @[tile.scala 30:17]
    core.io.imem.resp.valid <= memory.io.core_ports[1].resp.valid @[tile.scala 30:17]
    memory.io.core_ports[1].req.bits.typ <= core.io.imem.req.bits.typ @[tile.scala 30:17]
    memory.io.core_ports[1].req.bits.fcn <= core.io.imem.req.bits.fcn @[tile.scala 30:17]
    memory.io.core_ports[1].req.bits.data <= core.io.imem.req.bits.data @[tile.scala 30:17]
    memory.io.core_ports[1].req.bits.addr <= core.io.imem.req.bits.addr @[tile.scala 30:17]
    memory.io.core_ports[1].req.valid <= core.io.imem.req.valid @[tile.scala 30:17]
    core.io.imem.req.ready <= memory.io.core_ports[1].req.ready @[tile.scala 30:17]
    debug.io.debugmem.resp.bits.data <= memory.io.debug_port.resp.bits.data @[tile.scala 31:22]
    debug.io.debugmem.resp.valid <= memory.io.debug_port.resp.valid @[tile.scala 31:22]
    memory.io.debug_port.req.bits.typ <= debug.io.debugmem.req.bits.typ @[tile.scala 31:22]
    memory.io.debug_port.req.bits.fcn <= debug.io.debugmem.req.bits.fcn @[tile.scala 31:22]
    memory.io.debug_port.req.bits.data <= debug.io.debugmem.req.bits.data @[tile.scala 31:22]
    memory.io.debug_port.req.bits.addr <= debug.io.debugmem.req.bits.addr @[tile.scala 31:22]
    memory.io.debug_port.req.valid <= debug.io.debugmem.req.valid @[tile.scala 31:22]
    debug.io.debugmem.req.ready <= memory.io.debug_port.req.ready @[tile.scala 31:22]
    node _T_91 = bits(reset, 0, 0) @[tile.scala 32:45]
    node _T_92 = or(debug.io.resetcore, _T_91) @[tile.scala 32:37]
    core.reset <= _T_92 @[tile.scala 32:15]
    core.io.ddpath.resetpc <= debug.io.ddpath.resetpc @[tile.scala 33:20]
    debug.io.ddpath.rdata <= core.io.ddpath.rdata @[tile.scala 33:20]
    core.io.ddpath.validreq <= debug.io.ddpath.validreq @[tile.scala 33:20]
    core.io.ddpath.wdata <= debug.io.ddpath.wdata @[tile.scala 33:20]
    core.io.ddpath.addr <= debug.io.ddpath.addr @[tile.scala 33:20]
    core.io.dcpath.halt <= debug.io.dcpath.halt @[tile.scala 34:20]
    io.dmi.resp.bits.resp <= debug.io.dmi.resp.bits.resp @[tile.scala 35:17]
    io.dmi.resp.bits.data <= debug.io.dmi.resp.bits.data @[tile.scala 35:17]
    io.dmi.resp.valid <= debug.io.dmi.resp.valid @[tile.scala 35:17]
    debug.io.dmi.resp.ready <= io.dmi.resp.ready @[tile.scala 35:17]
    debug.io.dmi.req.bits.data <= io.dmi.req.bits.data @[tile.scala 35:17]
    debug.io.dmi.req.bits.addr <= io.dmi.req.bits.addr @[tile.scala 35:17]
    debug.io.dmi.req.bits.op <= io.dmi.req.bits.op @[tile.scala 35:17]
    debug.io.dmi.req.valid <= io.dmi.req.valid @[tile.scala 35:17]
    io.dmi.req.ready <= debug.io.dmi.req.ready @[tile.scala 35:17]
    
  extmodule SimDTM : 
    output exit : UInt<32>
    output debug : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}
    input reset : UInt<1>
    input clk : Clock
    
    defname = SimDTM
    
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {success : UInt<1>}
    
    inst tile of SodorTile @[top.scala 20:21]
    tile.clock <= clock
    tile.reset <= reset
    inst SimDTM of SimDTM @[top.scala 21:20]
    SimDTM.exit is invalid
    SimDTM.debug is invalid
    SimDTM.reset is invalid
    SimDTM.clk is invalid
    node _T_7 = bits(reset, 0, 0) @[top.scala 21:54]
    SimDTM.clk <= clock @[debug.scala 74:12]
    SimDTM.reset <= _T_7 @[debug.scala 75:14]
    SimDTM.debug.resp.bits.resp <= tile.io.dmi.resp.bits.resp @[debug.scala 76:11]
    SimDTM.debug.resp.bits.data <= tile.io.dmi.resp.bits.data @[debug.scala 76:11]
    SimDTM.debug.resp.valid <= tile.io.dmi.resp.valid @[debug.scala 76:11]
    tile.io.dmi.resp.ready <= SimDTM.debug.resp.ready @[debug.scala 76:11]
    tile.io.dmi.req.bits.data <= SimDTM.debug.req.bits.data @[debug.scala 76:11]
    tile.io.dmi.req.bits.addr <= SimDTM.debug.req.bits.addr @[debug.scala 76:11]
    tile.io.dmi.req.bits.op <= SimDTM.debug.req.bits.op @[debug.scala 76:11]
    tile.io.dmi.req.valid <= SimDTM.debug.req.valid @[debug.scala 76:11]
    SimDTM.debug.req.ready <= tile.io.dmi.req.ready @[debug.scala 76:11]
    node _T_9 = eq(SimDTM.exit, UInt<1>("h01")) @[debug.scala 78:26]
    io.success <= _T_9 @[debug.scala 78:15]
    node _T_11 = geq(SimDTM.exit, UInt<2>("h02")) @[debug.scala 79:19]
    when _T_11 : @[debug.scala 79:27]
      node _T_13 = dshr(SimDTM.exit, UInt<1>("h01")) @[debug.scala 80:59]
      node _T_14 = bits(reset, 0, 0) @[debug.scala 80:13]
      node _T_16 = eq(_T_14, UInt<1>("h00")) @[debug.scala 80:13]
      when _T_16 : @[debug.scala 80:13]
        printf(clock, UInt<1>(1), "*** FAILED *** (exit code = %d)\n", _T_13) @[debug.scala 80:13]
        skip @[debug.scala 80:13]
      skip @[debug.scala 79:27]
    
