// Seed: 1730163856
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  id_3(
      (1), id_4, id_4, 1
  );
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri id_5,
    input tri0 id_6,
    input tri id_7,
    input supply0 id_8,
    input wor id_9,
    input logic id_10,
    input tri0 id_11
);
  always @(*) id_1 <= id_10;
  assign id_5 = (1);
  wire id_13;
  wire id_14;
  supply1 id_15;
  supply0 id_16, id_17, id_18;
  id_19(
      id_7, 1
  );
  final disable id_20;
  wire id_21;
  id_22(
      .id_0(id_2 || id_4)
  );
  assign id_16 = 1 < id_15;
  wor id_23, id_24, id_25 = 1;
  module_0 modCall_1 (
      id_21,
      id_21
  );
  wire id_26, id_27, id_28;
endmodule
