#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Feb 19 15:46:17 2021
# Process ID: 2044
# Current directory: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12096 C:\Users\james\OneDrive\Dokumente\Vivado\SoC_Projects\Stepper_Motor_Dig\Stepper_Motor_Dig.xpr
# Log file: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/vivado.log
# Journal file: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 881.855 ; gain = 103.285
update_compile_order -fileset sources_1
open_bd_design {C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <system> from BD file <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/system.bd>
close_bd_design [get_bd_designs system]
open_bd_design {C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <system> from BD file <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/system.bd>
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_dig_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1060.633 ; gain = 112.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_dig_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/stepper_motor_dig_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/stepper_motor_dig_top.v:64]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/stepper_motor_dig_top.v:123]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter time_divider bound to: 11'b11111010000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_dig_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/stepper_motor_dig_top.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_dig_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/new/stepper_motor_dig_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.984 ; gain = 156.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.984 ; gain = 156.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.984 ; gain = 156.395
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_dig_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_dig_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1457.207 ; gain = 508.617
28 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1457.207 ; gain = 508.617
launch_runs synth_1 -jobs 4
[Fri Feb 19 16:43:18 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1589.789 ; gain = 130.188
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2049.613 ; gain = 3.930
[Fri Feb 19 16:45:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 19 16:46:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 2069.746 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 2069.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

create_project stepper_motor_taster C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.199 ; gain = 5.004
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc w ]
add_files -fileset constrs_1 C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc
current_project Stepper_Motor_Dig
current_project stepper_motor_taster
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/cos_wave.mem w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/cos_wave.mem
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/sine_wave.mem w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/sine_wave.mem
current_project Stepper_Motor_Dig
current_project stepper_motor_taster
create_bd_design "system"
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
startgroup
make_bd_pins_external  [get_bd_cells processing_system7_0]
make_bd_intf_pins_external  [get_bd_cells processing_system7_0]
endgroup
set_property name DDR [get_bd_intf_ports DDR_0]
set_property name FIXED_IO [get_bd_intf_ports FIXED_IO_0]
set_property name FCLK_CLK0 [get_bd_ports FCLK_CLK0_0]
set_property name FCLK_RESET0_N [get_bd_ports FCLK_RESET0_N_0]
save_bd_design
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
generate_target all [get_files  C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2512.535 ; gain = 90.637
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_processing_system7_0_0_synth_1
[Fri Feb 19 17:27:35 2021] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/system_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd] -directory C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.ip_user_files -ipstatic_source_dir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.cache/compile_simlib/modelsim} {questa=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.cache/compile_simlib/questa} {riviera=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.cache/compile_simlib/riviera} {activehdl=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v
update_compile_order -fileset sources_1
current_project Stepper_Motor_Dig
current_project stepper_motor_taster
current_project Stepper_Motor_Dig
current_project stepper_motor_taster
current_project Stepper_Motor_Dig
current_project stepper_motor_taster
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v
current_project Stepper_Motor_Dig
current_project stepper_motor_taster
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_taster_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2533.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_taster_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:130]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
WARNING: [Synth 8-567] referenced signal 'time_divider' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:38]
WARNING: [Synth 8-567] referenced signal 'time_divider' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:43]
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
WARNING: [Synth 8-350] instance 'i_speed_ctrl' of module 'speed_ctrl' requires 4 connections, but only 2 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:141]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:101]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:63]
WARNING: [Synth 8-3848] Net increase in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net decrease in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_taster_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port increase
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port decrease
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2567.059 ; gain = 33.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2567.059 ; gain = 33.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2567.059 ; gain = 33.906
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_taster_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_taster_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2675.504 ; gain = 142.352
27 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2675.504 ; gain = 142.352
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2701.016 ; gain = 21.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_taster_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:130]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
WARNING: [Synth 8-567] referenced signal 'time_divider' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:38]
WARNING: [Synth 8-567] referenced signal 'time_divider' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:43]
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:101]
WARNING: [Synth 8-3848] Net increase in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net decrease in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_taster_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port increase
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port decrease
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.465 ; gain = 46.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.465 ; gain = 46.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.465 ; gain = 46.750
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_taster_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_taster_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2762.473 ; gain = 83.770
launch_runs synth_1 -jobs 4
[Fri Feb 19 17:50:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances

current_design rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.762 ; gain = 24.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_taster_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:134]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
WARNING: [Synth 8-567] referenced signal 'time_divider' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:38]
WARNING: [Synth 8-567] referenced signal 'time_divider' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:43]
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:101]
WARNING: [Synth 8-3848] Net increase in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net decrease in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_taster_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port increase
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port decrease
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3002.789 ; gain = 48.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3002.789 ; gain = 48.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3002.789 ; gain = 48.379
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_taster_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_taster_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.703 ; gain = 84.984
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Feb 19 17:56:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/synth_1/runme.log
current_design synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3038.703 ; gain = 0.000
close_design
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_taster_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_taster_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:134]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
WARNING: [Synth 8-567] referenced signal 'time_divider' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:38]
WARNING: [Synth 8-567] referenced signal 'time_divider' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:43]
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net increase in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net decrease in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_taster_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port increase
WARNING: [Synth 8-3331] design speed_ctrl has unconnected port decrease
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[1]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[0]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.703 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_taster_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_taster_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3038.703 ; gain = 0.000
27 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3038.703 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Feb 19 18:03:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

current_design rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_taster_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:101]
WARNING: [Synth 8-3848] Net increase in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net decrease in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_taster_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.703 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_step_changer:step_signal to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:152]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_taster_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_taster_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3071.953 ; gain = 33.250
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3071.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_taster_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:101]
WARNING: [Synth 8-3848] Net increase in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net decrease in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_taster_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3071.953 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_step_changer:step_signal to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:152]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3071.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3071.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_taster_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_taster_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3080.750 ; gain = 8.797
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3080.750 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_taster_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:101]
WARNING: [Synth 8-3848] Net increase in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net decrease in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_taster_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3080.750 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3080.750 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3080.750 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_taster_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_taster_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.266 ; gain = 8.516
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_taster_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:101]
WARNING: [Synth 8-3848] Net increase in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net decrease in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_taster_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.266 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_taster_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_taster_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3093.078 ; gain = 3.812
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Feb 19 18:11:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/synth_1/runme.log
current_design synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 350 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3093.078 ; gain = 0.000
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.189 . Memory (MB): peak = 3093.078 ; gain = 0.000
[Fri Feb 19 18:13:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/impl_1/runme.log
close_design
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_taster_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3093.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_taster_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:101]
WARNING: [Synth 8-3848] Net increase in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:63]
WARNING: [Synth 8-3848] Net decrease in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_taster_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3093.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3093.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3093.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_taster_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_taster_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3093.078 ; gain = 0.000
27 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3093.078 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Feb 19 18:23:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Feb 19 18:23:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 19 18:25:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 347 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 3093.078 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 3093.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_taster_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3093.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_taster_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:101]
WARNING: [Synth 8-3848] Net increase in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net decrease in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_taster_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3093.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3093.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3093.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_taster_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_taster_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3126.832 ; gain = 33.754
27 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3126.832 ; gain = 33.754
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Feb 19 18:36:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 347 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3211.754 ; gain = 84.922
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.170 . Memory (MB): peak = 3230.234 ; gain = 16.621
[Fri Feb 19 18:37:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 19 18:39:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Feb 19 19:04:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/synth_1/runme.log
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3233.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_taster_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2044-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:101]
WARNING: [Synth 8-3848] Net increase in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net decrease in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:60]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_taster_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_taster_top' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/new/stepper_motor_taster_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_taster_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3233.758 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3233.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3233.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_taster_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_taster_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3249.715 ; gain = 15.957
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 347 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3249.715 ; gain = 0.000
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.151 . Memory (MB): peak = 3249.715 ; gain = 0.000
[Fri Feb 19 19:05:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 19 19:06:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/stepper_motor_taster/stepper_motor_taster.runs/impl_1/runme.log
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 19 19:15:06 2021...
