*********************************************************************

  Operator    [gopL7OUT]
  
  Author    []

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopL7OUT
{
    parameter
    (
         bit INIT[31:0] = 32'hFFFF_FFFF
    );

    port
    (
        input  M0,
        input  M1,
        input  M2,
        output L7out
    );
};

/*****************************************************************************************

  Author    []

  Abstract  [Implement this using gate device devLUT7]

  Revision History:

 *****************************************************************************************/
implementation impl_devLUT7 of gopL7OUT
{
    string MODE            = "LUT5";   // "LUT5" "WMUX" "ARITH"    
    device devL7 gatedev
        parameter map 
        ( 
            INITA     => INIT,
            INITB     => INIT,
            INITC     => INIT,
            INITD     => INIT,
            FGA_MODE  => MODE,
            FGB_MODE  => MODE,
            FGC_MODE  => MODE,
            FGD_MODE  => MODE
        )
        port map 
        (
           M0    => M0,
           M1    => M1,
           M2    => M2,
           L7OUT => L7out                     
        );
}; // end of implementation impl_devLUT7 of gopL7OUT

/*****************************************************************************************

  Author    []

  Abstract  [Implement this using gate device devLUT7_S]

  Revision History:

 *****************************************************************************************/
implementation impl_devLUT7_S of gopL7OUT
{
    string MODE            = "LUT5";   // "LUT5" "WMUX" "ARITH"    
    device devL7_S gatedev
        parameter map 
        ( 
            INITA     => INIT,
            INITB     => INIT,
            INITC     => INIT,
            INITD     => INIT,
            FGA_MODE  => MODE,
            FGB_MODE  => MODE,
            FGC_MODE  => MODE,
            FGD_MODE  => MODE
        )
        port map 
        (
           M0    => M0,
           M1    => M1,
           M2    => M2,
           L7OUT => L7out                     
        );
}; // end of implementation impl_devLUT7_S of gopL7OUT
