<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Task 4:  File sorgente Task4_v2_0/src/AXI4_Stream_Divider_m.vhd</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="LogoGruppoIV.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Task 4
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generato da Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Cerca');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Cerca');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0ad8d4df640a76ccb805acc591eea1f3.html">Task4_v2_0</a></li><li class="navelem"><a class="el" href="dir_34eeff59a5208f901694d0e208a9fad8.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AXI4_Stream_Divider_m.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd.html">Vai alla documentazione di questo file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">----------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">----------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">-- (c) Copyright 1995-2017 Xilinx, Inc. All rights reserved.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">-- </span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">-- This file contains confidential and proprietary information</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">-- of Xilinx, Inc. and is protected under U.S. and</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">-- international copyright and other intellectual property</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">-- laws.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">-- </span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">-- DISCLAIMER</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">-- This disclaimer is not a license and does not grant any</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">-- rights to the materials distributed herewith. Except as</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">-- otherwise provided in a valid license issued to you by</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">-- Xilinx, and to the maximum extent permitted by applicable</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">-- law: (1) THESE MATERIALS ARE MADE AVAILABLE &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">-- (2) Xilinx shall not be liable (whether in contract or tort,</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">-- including negligence, or under any other theory of</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">-- liability) for any loss or damage of any kind or nature</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">-- related to, arising under or in connection with these</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">-- materials, including for any direct, or any indirect,</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">-- special, incidental, or consequential loss or damage</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">-- (including loss of data, profits, goodwill, or any type of</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">-- loss or damage suffered as a result of any action brought</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">-- by a third party) even if such damage or loss was</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">-- reasonably foreseeable or Xilinx had been advised of the</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">-- possibility of the same.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">-- </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">-- CRITICAL APPLICATIONS</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">-- Xilinx products are not designed or intended to be fail-</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">-- safe, or for use in any application requiring fail-safe</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">-- performance, such as life-support or safety devices or</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">-- systems, Class III medical devices, nuclear facilities,</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">-- applications related to the deployment of airbags, or any</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">-- other applications that could lead to death, personal</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">-- injury, or severe property or environmental damage</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">-- (individually and collectively, &quot;Critical</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">-- Applications&quot;). Customer assumes the sole risk and</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">-- liability of any use of Xilinx products in Critical</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">-- Applications, subject only to applicable laws and</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">-- regulations governing limitations on product liability.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">-- </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keyword">-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">-- PART OF THIS FILE AT ALL TIMES.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">-- </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">-- DO NOT MODIFY THIS FILE.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">-- IP VLNV: xilinx.com:ip:div_gen:5.1</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">-- IP Revision: 11</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#a0a6af6eef40212dbaf130d57ce711256">   86</a></span>&#160;<span class="vhdlkeyword">LIBRARY </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#acd03516902501cd1c7296a98e22c6fcb">   87</a></span>&#160;<span class="vhdlkeyword">USE </span>ieee.std_logic_1164.<span class="keywordflow">ALL</span>;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#a2edc34402b573437d5f25fa90ba4013e">   88</a></span>&#160;<span class="vhdlkeyword">USE </span>ieee.numeric_std.<span class="keywordflow">ALL</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#af1846b703083c6e92e3e8f1e09f898d7">   90</a></span>&#160;<span class="vhdlkeyword">LIBRARY </span><span class="keywordflow">div_gen_v5_1_11</span>;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#a74f7fd2f148d8f354c0b59b516687aea">   91</a></span>&#160;<span class="vhdlkeyword">USE </span><span class="keywordflow">div_gen_v5_1_11.div_gen_v5_1_11</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html">   93</a></span>&#160;<span class="keywordflow">ENTITY </span><a class="code" href="class_a_x_i4___stream___divider__m.html">AXI4_Stream_Divider_m</a> <span class="keywordflow">IS</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">PORT</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#ad9c5c1f7fa56458a681971baf9f16662">   95</a></span>&#160;    <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#ad9c5c1f7fa56458a681971baf9f16662">aclk</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#a19518dbd3eb931909bcaabaa31f7f31d">   96</a></span>&#160;    <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#a19518dbd3eb931909bcaabaa31f7f31d">aresetn</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#ac7961574cfa92a6f93442d8556bfa010">   97</a></span>&#160;    <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#ac7961574cfa92a6f93442d8556bfa010">s_axis_divisor_tvalid</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#add0911569a3912c2607aa152618151a2">   98</a></span>&#160;    <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#add0911569a3912c2607aa152618151a2">s_axis_divisor_tready</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">OUT</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#a7d8c9e37e90dc22515775c75a237e55f">   99</a></span>&#160;    <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#a7d8c9e37e90dc22515775c75a237e55f">s_axis_divisor_tdata</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC_VECTOR</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#a982ba4187b7998a7821480139f44d77f">  100</a></span>&#160;    <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#a982ba4187b7998a7821480139f44d77f">s_axis_dividend_tvalid</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#aa6f5fc4a6bdff46fc52f708cdc45f08c">  101</a></span>&#160;    <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#aa6f5fc4a6bdff46fc52f708cdc45f08c">s_axis_dividend_tready</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">OUT</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#ab596f35526f1a820fdcbc52589aebd87">  102</a></span>&#160;    <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#ab596f35526f1a820fdcbc52589aebd87">s_axis_dividend_tdata</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC_VECTOR</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#aaef4bb67c35f0f55146d869067cd9051">  103</a></span>&#160;    <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#aaef4bb67c35f0f55146d869067cd9051">m_axis_dout_tvalid</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">OUT</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#aefa19f9bab0676d158be8aa6cf4b5029">  104</a></span>&#160;    <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#aefa19f9bab0676d158be8aa6cf4b5029">m_axis_dout_tready</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#a68bb8b945ef3879e94c998430919f617">m_axis_dout_tdata</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">OUT</span> <span class="comment">STD_LOGIC_VECTOR</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">103</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m.html#a68bb8b945ef3879e94c998430919f617">  106</a></span>&#160;  <span class="vhdlchar">)</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keywordflow">END</span> <span class="vhdlchar">AXI4_Stream_Divider_m</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html">  109</a></span>&#160;<span class="keywordflow">ARCHITECTURE</span> AXI4_Stream_Divider_m_arch <span class="keywordflow">OF</span> <a class="code" href="class_a_x_i4___stream___divider__m.html">AXI4_Stream_Divider_m</a> IS</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a8bdd62ff6ca8b4696f9b4e539eb0a995">  110</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a8bdd62ff6ca8b4696f9b4e539eb0a995">DowngradeIPIdentifiedWarnings</a></span> <span class="vhdlchar">:</span> <span class="comment">STRING</span>;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a211952fcdb0f097c95073082c8a21bd0">  111</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a8bdd62ff6ca8b4696f9b4e539eb0a995">DowngradeIPIdentifiedWarnings</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar">AXI4_Stream_Divider_m_arch</span><span class="vhdlchar">:</span> <span class="keywordflow">ARCHITECTURE</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;yes&quot;</span>;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#abd958a39fbdb007e559cc5ddafbdb783">  112</a></span>&#160;  <span class="keywordflow">COMPONENT</span> div_gen_v5_1_11 <span class="keywordflow">IS</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">GENERIC</span> (</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      C_XDEVICEFAMILY : <span class="comment">STRING</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      C_HAS_ARESETN : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      C_HAS_ACLKEN : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      C_LATENCY : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      ALGORITHM_TYPE : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      DIVISOR_WIDTH : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      DIVIDEND_WIDTH : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      SIGNED_B : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      DIVCLK_SEL : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      FRACTIONAL_B : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      FRACTIONAL_WIDTH : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      C_HAS_DIV_BY_ZERO : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      C_THROTTLE_SCHEME : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      C_TLAST_RESOLUTION : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      C_HAS_S_AXIS_DIVISOR_TUSER : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      C_HAS_S_AXIS_DIVISOR_TLAST : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      C_S_AXIS_DIVISOR_TDATA_WIDTH : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      C_S_AXIS_DIVISOR_TUSER_WIDTH : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      C_HAS_S_AXIS_DIVIDEND_TUSER : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      C_HAS_S_AXIS_DIVIDEND_TLAST : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      C_S_AXIS_DIVIDEND_TDATA_WIDTH : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      C_S_AXIS_DIVIDEND_TUSER_WIDTH : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      C_M_AXIS_DOUT_TDATA_WIDTH : <span class="comment">INTEGER</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      C_M_AXIS_DOUT_TUSER_WIDTH : <span class="comment">INTEGER</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    );</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">PORT</span> (</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      aclk : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      aclken : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      aresetn : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      s_axis_divisor_tvalid : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      s_axis_divisor_tready : <span class="keywordflow">OUT</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      s_axis_divisor_tuser : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      s_axis_divisor_tlast : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      s_axis_divisor_tdata : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      s_axis_dividend_tvalid : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      s_axis_dividend_tready : <span class="keywordflow">OUT</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      s_axis_dividend_tuser : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      s_axis_dividend_tlast : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      s_axis_dividend_tdata : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      m_axis_dout_tvalid : <span class="keywordflow">OUT</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      m_axis_dout_tready : <span class="keywordflow">IN</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      m_axis_dout_tuser : <span class="keywordflow">OUT</span> <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      m_axis_dout_tlast : <span class="keywordflow">OUT</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      m_axis_dout_tdata : <span class="keywordflow">OUT</span> <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">103</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    );</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">END</span> <span class="keywordflow">COMPONENT</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#abd958a39fbdb007e559cc5ddafbdb783">div_gen_v5_1_11</a></span>;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">  160</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="vhdlchar">:</span> <span class="comment">STRING</span>;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a3ec6baecb99ea26ec49b8d0a25db821b">  161</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#ad9c5c1f7fa56458a681971baf9f16662">aclk</a></span><span class="vhdlchar">:</span> <span class="keywordflow">SIGNAL</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;xilinx.com:signal:clock:1.0 aclk_intf CLK&quot;</span>;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aec111866e52fa85897762e63fdd8feb5">  162</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#a19518dbd3eb931909bcaabaa31f7f31d">aresetn</a></span><span class="vhdlchar">:</span> <span class="keywordflow">SIGNAL</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;xilinx.com:signal:reset:1.0 aresetn_intf RST&quot;</span>;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ab788f2d596bd0aa259b1c8e60a5d5548">  163</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#ac7961574cfa92a6f93442d8556bfa010">s_axis_divisor_tvalid</a></span><span class="vhdlchar">:</span> <span class="keywordflow">SIGNAL</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;xilinx.com:interface:axis:1.0 S_AXIS_DIVISOR TVALID&quot;</span>;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aec051df70b4db65b746ffb8229c23708">  164</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#add0911569a3912c2607aa152618151a2">s_axis_divisor_tready</a></span><span class="vhdlchar">:</span> <span class="keywordflow">SIGNAL</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;xilinx.com:interface:axis:1.0 S_AXIS_DIVISOR TREADY&quot;</span>;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a62658af3c1b6b2456db36ceebec1bf9e">  165</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#a7d8c9e37e90dc22515775c75a237e55f">s_axis_divisor_tdata</a></span><span class="vhdlchar">:</span> <span class="keywordflow">SIGNAL</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;xilinx.com:interface:axis:1.0 S_AXIS_DIVISOR TDATA&quot;</span>;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ac077920d940298c053ddee30681a5f95">  166</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#a982ba4187b7998a7821480139f44d77f">s_axis_dividend_tvalid</a></span><span class="vhdlchar">:</span> <span class="keywordflow">SIGNAL</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;xilinx.com:interface:axis:1.0 S_AXIS_DIVIDEND TVALID&quot;</span>;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ac3341d14d2139faa2b47c96d517baa6a">  167</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#aa6f5fc4a6bdff46fc52f708cdc45f08c">s_axis_dividend_tready</a></span><span class="vhdlchar">:</span> <span class="keywordflow">SIGNAL</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;xilinx.com:interface:axis:1.0 S_AXIS_DIVIDEND TREADY&quot;</span>;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#af3cbffe0dca86444a89866d71185be3a">  168</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#ab596f35526f1a820fdcbc52589aebd87">s_axis_dividend_tdata</a></span><span class="vhdlchar">:</span> <span class="keywordflow">SIGNAL</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;xilinx.com:interface:axis:1.0 S_AXIS_DIVIDEND TDATA&quot;</span>;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a29d1ceb3b48c607e99bc88b60278c6ef">  169</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#aaef4bb67c35f0f55146d869067cd9051">m_axis_dout_tvalid</a></span><span class="vhdlchar">:</span> <span class="keywordflow">SIGNAL</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;xilinx.com:interface:axis:1.0 M_AXIS_DOUT TVALID&quot;</span>;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#ab6ddb6ec492853fb298f05782037a121">  170</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#aefa19f9bab0676d158be8aa6cf4b5029">m_axis_dout_tready</a></span><span class="vhdlchar">:</span> <span class="keywordflow">SIGNAL</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;xilinx.com:interface:axis:1.0 M_AXIS_DOUT TREADY&quot;</span>;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a4a795d0061fcff2c1953851310804072">  171</a></span>&#160;  <span class="keywordflow">ATTRIBUTE</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">X_INTERFACE_INFO</a></span> <span class="keywordflow">OF</span> <span class="vhdlchar"><a class="code" href="class_a_x_i4___stream___divider__m.html#a68bb8b945ef3879e94c998430919f617">m_axis_dout_tdata</a></span><span class="vhdlchar">:</span> <span class="keywordflow">SIGNAL</span> <span class="keywordflow">IS</span> <span class="keyword">&quot;xilinx.com:interface:axis:1.0 M_AXIS_DOUT TDATA&quot;</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="vhdlkeyword">BEGIN</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  U0 : div_gen_v5_1_11</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">GENERIC</span> <span class="keywordflow">MAP</span> (</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      C_XDEVICEFAMILY =&gt; <span class="keyword">&quot;zynq&quot;</span>,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      C_HAS_ARESETN =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      C_HAS_ACLKEN =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      C_LATENCY =&gt; <span class="vhdllogic">110</span>,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      ALGORITHM_TYPE =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      DIVISOR_WIDTH =&gt; <span class="vhdllogic">64</span>,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      DIVIDEND_WIDTH =&gt; <span class="vhdllogic">64</span>,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      SIGNED_B =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      DIVCLK_SEL =&gt; <span class="vhdllogic">8</span>,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      FRACTIONAL_B =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      FRACTIONAL_WIDTH =&gt; <span class="vhdllogic">40</span>,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      C_HAS_DIV_BY_ZERO =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      C_THROTTLE_SCHEME =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      C_TLAST_RESOLUTION =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      C_HAS_S_AXIS_DIVISOR_TUSER =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      C_HAS_S_AXIS_DIVISOR_TLAST =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      C_S_AXIS_DIVISOR_TDATA_WIDTH =&gt; <span class="vhdllogic">64</span>,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      C_S_AXIS_DIVISOR_TUSER_WIDTH =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      C_HAS_S_AXIS_DIVIDEND_TUSER =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      C_HAS_S_AXIS_DIVIDEND_TLAST =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      C_S_AXIS_DIVIDEND_TDATA_WIDTH =&gt; <span class="vhdllogic">64</span>,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      C_S_AXIS_DIVIDEND_TUSER_WIDTH =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      C_M_AXIS_DOUT_TDATA_WIDTH =&gt; <span class="vhdllogic">104</span>,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      C_M_AXIS_DOUT_TUSER_WIDTH =&gt; <span class="vhdllogic">1</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="vhdlchar">)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">PORT</span> <span class="keywordflow">MAP</span> (</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      aclk =&gt; <a class="code" href="class_a_x_i4___stream___divider__m.html#ad9c5c1f7fa56458a681971baf9f16662">aclk</a>,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      aclken =&gt; &#39;1&#39;,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      aresetn =&gt; <a class="code" href="class_a_x_i4___stream___divider__m.html#a19518dbd3eb931909bcaabaa31f7f31d">aresetn</a>,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      s_axis_divisor_tvalid =&gt; <a class="code" href="class_a_x_i4___stream___divider__m.html#ac7961574cfa92a6f93442d8556bfa010">s_axis_divisor_tvalid</a>,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      s_axis_divisor_tready =&gt; <a class="code" href="class_a_x_i4___stream___divider__m.html#add0911569a3912c2607aa152618151a2">s_axis_divisor_tready</a>,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      s_axis_divisor_tuser =&gt; <span class="comment">STD_LOGIC_VECTOR</span><span class="vhdlchar">(</span>TO_UNSIGNED<span class="vhdlchar">(</span><span class="vhdllogic">0</span>, <span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      s_axis_divisor_tlast =&gt; &#39;0&#39;,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      s_axis_divisor_tdata =&gt; <a class="code" href="class_a_x_i4___stream___divider__m.html#a7d8c9e37e90dc22515775c75a237e55f">s_axis_divisor_tdata</a>,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      s_axis_dividend_tvalid =&gt; <a class="code" href="class_a_x_i4___stream___divider__m.html#a982ba4187b7998a7821480139f44d77f">s_axis_dividend_tvalid</a>,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      s_axis_dividend_tready =&gt; <a class="code" href="class_a_x_i4___stream___divider__m.html#aa6f5fc4a6bdff46fc52f708cdc45f08c">s_axis_dividend_tready</a>,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      s_axis_dividend_tuser =&gt; <span class="comment">STD_LOGIC_VECTOR</span><span class="vhdlchar">(</span>TO_UNSIGNED<span class="vhdlchar">(</span><span class="vhdllogic">0</span>, <span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      s_axis_dividend_tlast =&gt; &#39;0&#39;,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      s_axis_dividend_tdata =&gt; <a class="code" href="class_a_x_i4___stream___divider__m.html#ab596f35526f1a820fdcbc52589aebd87">s_axis_dividend_tdata</a>,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      m_axis_dout_tvalid =&gt; <a class="code" href="class_a_x_i4___stream___divider__m.html#aaef4bb67c35f0f55146d869067cd9051">m_axis_dout_tvalid</a>,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      m_axis_dout_tready =&gt; <a class="code" href="class_a_x_i4___stream___divider__m.html#aefa19f9bab0676d158be8aa6cf4b5029">m_axis_dout_tready</a>,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      m_axis_dout_tdata =&gt; <a class="code" href="class_a_x_i4___stream___divider__m.html#a68bb8b945ef3879e94c998430919f617">m_axis_dout_tdata</a></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="vhdlchar">)</span>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keywordflow">END</span> <span class="vhdlchar">AXI4_Stream_Divider_m_arch</span>;</div><div class="ttc" id="class_a_x_i4___stream___divider__m_html"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html">AXI4_Stream_Divider_m</a></div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00093">AXI4_Stream_Divider_m.vhd:93</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch_html_a8bdd62ff6ca8b4696f9b4e539eb0a995"><div class="ttname"><a href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#a8bdd62ff6ca8b4696f9b4e539eb0a995">AXI4_Stream_Divider_m.AXI4_Stream_Divider_m_arch.DowngradeIPIdentifiedWarnings</a></div><div class="ttdeci">STRING DowngradeIPIdentifiedWarnings</div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00110">AXI4_Stream_Divider_m.vhd:110</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_html_a982ba4187b7998a7821480139f44d77f"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html#a982ba4187b7998a7821480139f44d77f">AXI4_Stream_Divider_m.s_axis_dividend_tvalid</a></div><div class="ttdeci">in s_axis_dividend_tvalidSTD_LOGIC  </div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00100">AXI4_Stream_Divider_m.vhd:100</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch_html_abd958a39fbdb007e559cc5ddafbdb783"><div class="ttname"><a href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#abd958a39fbdb007e559cc5ddafbdb783">AXI4_Stream_Divider_m.AXI4_Stream_Divider_m_arch.div_gen_v5_1_11</a></div><div class="ttdeci">div_gen_v5_1_11</div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00112">AXI4_Stream_Divider_m.vhd:112</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_html_ad9c5c1f7fa56458a681971baf9f16662"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html#ad9c5c1f7fa56458a681971baf9f16662">AXI4_Stream_Divider_m.aclk</a></div><div class="ttdeci">in aclkSTD_LOGIC  </div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00095">AXI4_Stream_Divider_m.vhd:95</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_html_aefa19f9bab0676d158be8aa6cf4b5029"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html#aefa19f9bab0676d158be8aa6cf4b5029">AXI4_Stream_Divider_m.m_axis_dout_tready</a></div><div class="ttdeci">in m_axis_dout_treadySTD_LOGIC  </div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00104">AXI4_Stream_Divider_m.vhd:104</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_html_aa6f5fc4a6bdff46fc52f708cdc45f08c"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html#aa6f5fc4a6bdff46fc52f708cdc45f08c">AXI4_Stream_Divider_m.s_axis_dividend_tready</a></div><div class="ttdeci">out s_axis_dividend_treadySTD_LOGIC  </div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00101">AXI4_Stream_Divider_m.vhd:101</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_html_a19518dbd3eb931909bcaabaa31f7f31d"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html#a19518dbd3eb931909bcaabaa31f7f31d">AXI4_Stream_Divider_m.aresetn</a></div><div class="ttdeci">in aresetnSTD_LOGIC  </div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00096">AXI4_Stream_Divider_m.vhd:96</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_html_a68bb8b945ef3879e94c998430919f617"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html#a68bb8b945ef3879e94c998430919f617">AXI4_Stream_Divider_m.m_axis_dout_tdata</a></div><div class="ttdeci">out m_axis_dout_tdataSTD_LOGIC_VECTOR( 103 DOWNTO  0)  </div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00106">AXI4_Stream_Divider_m.vhd:106</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch_html_aa3f64b0b75b90a0646589220b4cf1b4d"><div class="ttname"><a href="class_a_x_i4___stream___divider__m_1_1_a_x_i4___stream___divider__m__arch.html#aa3f64b0b75b90a0646589220b4cf1b4d">AXI4_Stream_Divider_m.AXI4_Stream_Divider_m_arch.X_INTERFACE_INFO</a></div><div class="ttdeci">STRING X_INTERFACE_INFO</div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00160">AXI4_Stream_Divider_m.vhd:160</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_html_aaef4bb67c35f0f55146d869067cd9051"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html#aaef4bb67c35f0f55146d869067cd9051">AXI4_Stream_Divider_m.m_axis_dout_tvalid</a></div><div class="ttdeci">out m_axis_dout_tvalidSTD_LOGIC  </div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00103">AXI4_Stream_Divider_m.vhd:103</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_html_a7d8c9e37e90dc22515775c75a237e55f"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html#a7d8c9e37e90dc22515775c75a237e55f">AXI4_Stream_Divider_m.s_axis_divisor_tdata</a></div><div class="ttdeci">in s_axis_divisor_tdataSTD_LOGIC_VECTOR( 63 DOWNTO  0)  </div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00099">AXI4_Stream_Divider_m.vhd:99</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_html_ab596f35526f1a820fdcbc52589aebd87"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html#ab596f35526f1a820fdcbc52589aebd87">AXI4_Stream_Divider_m.s_axis_dividend_tdata</a></div><div class="ttdeci">in s_axis_dividend_tdataSTD_LOGIC_VECTOR( 63 DOWNTO  0)  </div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00102">AXI4_Stream_Divider_m.vhd:102</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_html_ac7961574cfa92a6f93442d8556bfa010"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html#ac7961574cfa92a6f93442d8556bfa010">AXI4_Stream_Divider_m.s_axis_divisor_tvalid</a></div><div class="ttdeci">in s_axis_divisor_tvalidSTD_LOGIC  </div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00097">AXI4_Stream_Divider_m.vhd:97</a></div></div>
<div class="ttc" id="class_a_x_i4___stream___divider__m_html_add0911569a3912c2607aa152618151a2"><div class="ttname"><a href="class_a_x_i4___stream___divider__m.html#add0911569a3912c2607aa152618151a2">AXI4_Stream_Divider_m.s_axis_divisor_tready</a></div><div class="ttdeci">out s_axis_divisor_treadySTD_LOGIC  </div><div class="ttdef"><b>Definition:</b> <a href="_task4__v2__0_2src_2_a_x_i4___stream___divider__m_8vhd_source.html#l00098">AXI4_Stream_Divider_m.vhd:98</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generato da &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
