# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 6.4e-05 4096 0.12 13310 316928 180.573 95.6301 18302.1 2879.99 21458.7 21459.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 6.4e-05 4096 0.12 13310 317376 180.944 95.8851 22096.3 2883.59 25257.2 25257.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 6.4e-05 4096 0.12 13310 316800 180.703 95.9023 22965.5 2887.13 26129.7 26130.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 6.4e-05 4096 0.12 13310 316416 180.579 95.8177 21384.2 2888.09 24549.1 24549.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 6.4e-05 4096 0.12 13310 316800 181.706 96.0469 21672.2 2885.4 24835.7 24836.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 6.4e-05 4096 0.12 13310 316288 180.497 95.7788 22046 2886.63 25209.3 25209.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 6.4e-05 4096 0.12 13310 315840 181.558 96.0287 22241.1 2890.08 25409.2 25409.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 6.4e-05 4096 0.12 13310 316416 180.814 95.7874 21550.6 2888.14 24715.8 24716.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 6.4e-05 4096 0.12 13310 316416 180.836 95.833 21836.8 2896.31 25010.2 25010.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 6.4e-05 4096 0.12 13310 316800 180.907 95.9804 23311.5 2894.2 26483 26483.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 6.4e-05 4096 0.12 13310 315392 180.099 95.6707 26879.6 2882.24 30038 30038.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 6.4e-05 4096 0.12 13320 317184 180.538 95.6584 18932.3 2879.76 22088.7 22089.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 6.4e-05 4096 0.12 13320 317120 181.402 95.893 19064.3 2883.91 22225.9 22226.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 6.4e-05 4096 0.12 13320 317184 180.877 95.8732 19020.5 2883.91 22181.6 22182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 6.4e-05 4096 0.12 13320 316736 181.345 95.8985 19349.4 2882.36 22509.5 22509.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 6.4e-05 4096 0.12 13320 316928 180.479 95.6167 18917.1 2879.4 22073 22073.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 6.4e-05 4096 0.12 13320 317376 180.825 95.8628 22375.8 2897.46 25550.4 25550.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 6.4e-05 4096 0.12 13320 316800 180.649 95.8919 21762.9 2884.48 24924.3 24924.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 6.4e-05 4096 0.12 13320 316416 180.407 95.789 23109.7 2887.33 26273.6 26274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 6.4e-05 4096 0.12 13320 316800 181.469 96.0715 23005.3 2889.02 26172.3 26172.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 6.4e-05 4096 0.12 13320 316288 180.409 95.7576 23170.1 2881.24 26327.9 26328.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 6.4e-05 4096 0.12 13320 315840 181.481 96.0053 22887 2887.8 26052.8 26053.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 6.4e-05 4096 0.12 13320 316416 180.734 95.7732 21963.6 2889.04 25129.6 25130
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 6.4e-05 4096 0.12 13320 316416 180.681 95.8456 25313.4 2898.37 28488.8 28489.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 6.4e-05 4096 0.12 13320 316800 180.826 96.0083 25708.9 2886.98 28873.2 28873.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 6.4e-05 4096 0.12 13320 315392 180.157 95.6529 23309.6 2882.49 26468.3 26468.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 6.4e-05 4096 0.12 13320 317184 180.482 95.6813 17823.2 2882.71 20982.5 20982.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 6.4e-05 4096 0.12 13320 317120 181.249 95.8834 20042.9 2881.88 23202.3 23202.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 6.4e-05 4096 0.12 13320 317184 180.807 95.8639 18624.6 2881.95 21783.7 21784.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 6.4e-05 4096 0.12 13320 316736 181.205 95.9067 18860.5 2887.56 22025.6 22026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 6.4e-05 4096 0.12 13320 316928 180.398 95.6314 18219.9 2881.92 21378.3 21378.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 6.4e-05 4096 0.12 13320 317376 180.764 95.8599 23387.3 2880.86 26545.2 26545.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 6.4e-05 4096 0.12 13320 315648 180.612 95.8011 16129.4 2885.49 19291.7 19292.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 6.4e-05 4096 0.12 13320 316800 180.584 95.8915 22651.6 2890.4 25818.9 25819.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 6.4e-05 4096 0.12 13320 316160 180.608 95.9685 15686.8 2895.7 18859.5 18859.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 6.4e-05 4096 0.12 13320 316416 180.448 95.8011 21273.1 2894.54 24444.3 24444.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 6.4e-05 4096 0.12 13320 316416 180.621 95.8495 15026.4 2889.69 18193 18193.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 6.4e-05 4096 0.12 13320 316800 181.522 96.0701 22085 2888.22 25251.2 25251.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 6.4e-05 4096 0.12 13320 316800 180.794 95.9824 15458.6 2886.42 18622.3 18622.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 6.4e-05 4096 0.12 13320 316288 180.33 95.7499 27839.4 2882.83 30998.7 30999.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 6.4e-05 4096 0.12 13320 315392 180.112 95.6013 18377 2882.32 21535.5 21535.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 6.4e-05 4096 0.12 13320 315840 181.354 96.042 26816.5 2885.51 29979.9 29980.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 6.4e-05 4096 0.12 13320 314880 181.461 96.1495 18084.7 2901.6 21264.4 21264.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 6.4e-05 4096 0.12 13320 316416 180.658 95.8018 26188.6 2887.95 29353.5 29353.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 6.4e-05 4096 0.12 13320 315392 180.035 95.6566 17512.9 2895.31 20684.4 20684.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 6.4e-05 4096 0.12 13320 316416 180.718 95.8458 23018.2 2889.27 26184.5 26184.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 6.4e-05 4096 0.12 13320 316416 180.034 95.6818 15967.6 2893.19 19137 19137.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 6.4e-05 4096 0.12 13320 316800 180.813 95.9748 23655.3 2889.03 26821.6 26821.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 6.4e-05 4096 0.12 13320 313600 180.347 95.5276 16930.1 2875.23 20081.7 20082.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 6.4e-05 4096 0.12 13320 316928 180.722 95.7604 17653.8 2886.46 20817.2 20817.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 6.4e-05 4096 0.12 13320 317120 181.194 95.902 18567.8 2881.05 21726.4 21726.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 6.4e-05 4096 0.12 13320 317184 180.778 95.8812 18300.5 2881.79 21459.4 21459.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 6.4e-05 4096 0.12 13320 316416 180.634 95.805 11807.5 2885.88 14970.3 14970.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 6.4e-05 4096 0.12 13320 316736 181.033 95.8993 21159.1 2884.74 24321.2 24321.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 6.4e-05 4096 0.12 13320 316288 180.396 95.7827 13322.6 2880.89 16480.1 16480.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 6.4e-05 4096 0.12 13320 316416 180.698 95.7604 19449 2887.33 22613.2 22613.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 6.4e-05 4096 0.12 13320 316416 180.765 95.796 12391.4 2891.79 15560.2 15560.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 6.4e-05 4096 0.12 13320 316800 181.299 96.0788 22473.9 2887.37 25639.1 25639.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 6.4e-05 4096 0.12 13320 315648 180.602 95.8279 15639.2 2882.02 18798.1 18798.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 6.4e-05 4096 0.12 13320 316800 180.543 95.9328 21413.4 2889.77 24580 24580.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 6.4e-05 4096 0.12 13320 316160 180.617 95.9795 15157.3 2893.78 18328.1 18328.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 6.4e-05 4096 0.12 13320 316416 180.321 95.7954 26976.9 2884.59 30138 30138.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 6.4e-05 4096 0.12 13320 316416 180.67 95.8437 17519.2 2887.25 20683.4 20683.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 6.4e-05 4096 0.12 13320 316800 181.417 96.0818 26721.7 2887.83 29887.5 29887.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 6.4e-05 4096 0.12 13320 316800 180.762 95.9957 18123.5 2887.46 21288.2 21288.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 6.4e-05 4096 0.12 13320 316288 180.311 95.7687 26226.5 2883.15 29386.2 29386.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 6.4e-05 4096 0.12 13320 315392 180.126 95.604 17215.4 2881.45 20373 20373.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 6.4e-05 4096 0.12 13320 315840 181.363 96.0275 25243.2 2894.66 28415.7 28416.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 6.4e-05 4096 0.12 13320 314880 181.441 96.1646 16216.3 2900.75 19395.1 19395.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 6.4e-05 4096 0.12 13320 316416 180.647 95.7969 24191.1 2886.28 27354.2 27354.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 6.4e-05 4096 0.12 13320 315392 180.092 95.6748 16429.8 2910.72 19616.7 19617.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 6.4e-05 4096 0.12 13325 317184 180.101 95.6234 19873.8 2883.79 23033.7 23034.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 6.4e-05 4096 0.12 13325 317120 181.197 95.8913 17864 2884.92 21026.5 21026.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 6.4e-05 4096 0.12 13325 316800 180.71 95.9089 11501.4 2887.13 14665.5 14665.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 6.4e-05 4096 0.12 13325 317184 180.454 95.8362 19034.4 2884.43 22195.6 22196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 6.4e-05 4096 0.12 13325 316416 180.429 95.8021 12284.7 2913.73 15475.1 15475.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 6.4e-05 4096 0.12 13325 316736 180.964 95.8927 20329.1 2884.22 23490.6 23491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 6.4e-05 4096 0.12 13325 316288 180.39 95.7457 12810.3 2883.31 15970.2 15970.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 6.4e-05 4096 0.12 13325 316928 180.216 95.62 20466.7 2882.15 23625.1 23625.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 6.4e-05 4096 0.12 13325 316416 180.69 95.7932 12963.8 2888.64 16129.3 16129.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 6.4e-05 4096 0.12 13325 317376 180.728 95.892 22590.2 2884.47 25751.7 25752.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 6.4e-05 4096 0.12 13325 315648 180.606 95.8195 16002.9 2884.12 19163.9 19164.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 6.4e-05 4096 0.12 13325 316800 180.546 95.8974 21830.8 2887.09 24994.8 24995.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 6.4e-05 4096 0.12 13325 316160 180.638 95.9748 15206.9 2893.77 18377.7 18378.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 6.4e-05 4096 0.12 13325 316416 180.334 95.8109 26343.3 2888.04 29508 29508.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 6.4e-05 4096 0.12 13325 316416 180.672 95.8348 17748.5 2893.3 20918.8 20919.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 6.4e-05 4096 0.12 13325 316800 181.419 96.0677 26545.1 2888.2 29711.2 29711.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 6.4e-05 4096 0.12 13325 316800 180.769 95.9973 17801.9 2887.79 20966.9 20967.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 6.4e-05 4096 0.12 13325 316288 180.385 95.7693 25558.5 2880.53 28715.6 28715.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 6.4e-05 4096 0.12 13325 315392 180.118 95.5847 16650 2880.97 19807.1 19807.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 6.4e-05 4096 0.12 13325 315840 181.397 96.0328 24670 2885.8 27833.6 27834.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 6.4e-05 4096 0.12 13325 314880 181.47 96.1683 16421.9 2900.53 19600.5 19600.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 6.4e-05 4096 0.12 13325 316416 180.643 95.7989 23653.4 2890.33 26820.6 26821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 6.4e-05 4096 0.12 13325 315392 180.111 95.665 16911.8 2882.79 20070.8 20071.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 6.4e-05 4096 0.12 13312 316928 180.655 95.7658 17368.2 2888.48 20533.5 20533.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 6.4e-05 4096 0.12 13312 316416 180.771 95.7727 11148.1 2885.63 14310.7 14311.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 6.4e-05 4096 0.12 13312 316800 181.444 96.0095 17793.8 2885.25 20957 20957.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 6.4e-05 4096 0.12 13312 316800 180.689 95.9116 11461.6 2888 14626.6 14627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 6.4e-05 4096 0.12 13312 317184 180.636 95.8766 19258.8 2887.05 22422.8 22423.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 6.4e-05 4096 0.12 13312 316416 180.458 95.7903 12231.5 2888.12 15396.3 15396.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 6.4e-05 4096 0.12 13312 316736 181.076 95.8813 18804.1 2889.89 21971.4 21971.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 6.4e-05 4096 0.12 13312 316288 180.426 95.772 12075 2883.18 15234.9 15235.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 6.4e-05 4096 0.12 13312 315840 181.45 96.0553 9920.84 2889.35 13088.1 13088.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 6.4e-05 4096 0.12 13312 316416 180.733 95.77 18311 2885.13 21473.1 21473.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 6.4e-05 4096 0.12 13312 316416 180.718 95.7982 11777.4 2888.49 14942.8 14943.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 6.4e-05 4096 0.12 13312 316416 180.719 95.8315 9805.3 2888.53 12970.8 12971.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 6.4e-05 4096 0.12 13312 316800 181.27 96.0788 27024.7 2887.06 30189.5 30189.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 6.4e-05 4096 0.12 13312 315648 180.581 95.8121 17501.6 2882.39 20660.8 20661.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 6.4e-05 4096 0.12 13312 314496 181.44 96.0336 14236.3 2889.05 17403.2 17403.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 6.4e-05 4096 0.12 13312 316800 180.537 95.8908 25468 2885.08 28630 28630.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 6.4e-05 4096 0.12 13312 316160 180.649 95.9832 17103.1 2892.93 20273.1 20273.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 6.4e-05 4096 0.12 13312 314880 181.456 96.1808 14375.7 2900.86 17554.6 17555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 4096 0.12 13312 316416 180.426 95.8142 23962.8 2887.77 27127.2 27127.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 6.4e-05 4096 0.12 13312 316416 180.692 95.8596 15623 2889.37 18789.4 18789.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 6.4e-05 4096 0.12 13312 315648 179.726 95.6657 13464.3 2886.78 16626.9 16627.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 6.4e-05 4096 0.12 13312 316800 181.423 96.0637 23666.4 2888.98 26833.3 26833.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 6.4e-05 4096 0.12 13312 316800 180.78 95.9874 16731.2 2887.1 19895.5 19895.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 6.4e-05 4096 0.12 13312 314400 181.564 96.0992 13683.8 2891.42 16853.2 16853.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 6.4e-05 4096 0.12 13312 316288 180.39 95.7779 23184.2 2881.27 26342 26342.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 6.4e-05 4096 0.12 13312 315392 180.069 95.5814 16169.9 2880.29 19326.3 19326.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 6.4e-05 4096 0.12 13312 314496 182.094 96.3453 13213.4 2905.75 16398 16398.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 6.4e-05 4096 0.12 13312 315840 181.421 96.04 22851.3 2890.2 26019.4 26019.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 6.4e-05 4096 0.12 13312 314880 181.452 96.1751 16037.4 2900.09 19215.5 19215.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 6.4e-05 4096 0.12 13312 313920 181.649 96.0513 13461.2 2893.97 16633.3 16633.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 6.4e-05 4096 0.12 13312 316416 180.669 95.8074 22660.2 2885.95 25823.1 25823.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 6.4e-05 4096 0.12 13312 315392 180.105 95.6645 15326.3 2887.24 18489.7 18490.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 6.4e-05 4096 0.12 13312 316416 180.019 95.6766 14130.4 2891.03 17297.6 17298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 6.4e-05 4096 0.12 13320 316928 180.596 95.7548 17676.3 2885.83 20839 20839.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 6.4e-05 4096 0.12 13320 316416 180.73 95.7643 11347.4 2884.9 14509.3 14509.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 6.4e-05 4096 0.12 13320 316800 181.171 95.9933 20198.1 2883.69 23359.3 23359.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 6.4e-05 4096 0.12 13320 316800 180.57 95.8978 12766.7 2890.91 15934.5 15934.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 6.4e-05 4096 0.12 13320 315840 181.409 96.0296 10371.8 2888.24 13537.9 13538.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 6.4e-05 4096 0.12 13320 316800 180.928 95.999 18512.1 2889.08 21678.6 21678.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 6.4e-05 4096 0.12 13320 316416 180.345 95.7922 12034.6 2885.43 15196.6 15197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 6.4e-05 4096 0.12 13320 315648 180.561 95.8077 9876.62 2884.99 13038.4 13038.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 6.4e-05 4096 0.12 13320 316736 180.892 95.9024 26113.6 2890.04 29280.9 29281.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 6.4e-05 4096 0.12 13320 316288 180.352 95.7707 16478.4 2883.59 19638.6 19639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 6.4e-05 4096 0.12 13320 315840 181.362 96.0556 13419.8 2889.2 16586.8 16587.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 6.4e-05 4096 0.12 13320 316416 180.573 95.7456 24075.6 2885.1 27237.5 27237.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 6.4e-05 4096 0.12 13320 316416 180.594 95.7949 14692.3 2888.63 17857.7 17858.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 6.4e-05 4096 0.12 13320 316416 180.709 95.8552 12147.6 2887.32 15311.9 15312.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 6.4e-05 4096 0.12 13320 316800 181.21 96.0738 25056.5 2886.94 28221.2 28221.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 6.4e-05 4096 0.12 13320 315648 180.603 95.8189 16181.8 2882.65 19341.3 19341.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 6.4e-05 4096 0.12 13320 314496 181.44 96.022 14272.5 2889.08 17439.4 17439.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 6.4e-05 4096 0.12 13320 315648 179.751 95.6682 12843 2884.78 16003.6 16003.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 6.4e-05 4096 0.12 13320 316800 180.578 95.9272 23488.2 2885.53 26650.7 26651.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 6.4e-05 4096 0.12 13320 316160 180.576 95.9711 16136.9 2893.74 19307.6 19307.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 6.4e-05 4096 0.12 13320 314880 181.501 96.1748 13441.9 2897.21 16617.2 16617.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 6.4e-05 4096 0.12 13320 314880 180.24 95.7108 13474 2889.13 16639.5 16639.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 6.4e-05 4096 0.12 13320 316416 180.35 95.8003 22461.7 2889.86 25628.2 25628.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 6.4e-05 4096 0.12 13320 316416 180.704 95.8116 15855.4 2915.15 19047.5 19047.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 6.4e-05 4096 0.12 13320 315648 179.754 95.6506 13029.6 2884.48 16189.9 16190.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 6.4e-05 4096 0.12 13320 316416 180.006 95.6951 12181.9 2895.42 15353.4 15353.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 6.4e-05 4096 0.12 13320 316800 181.368 96.0641 23040.6 2887.95 26206.4 26206.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 6.4e-05 4096 0.12 13320 316800 180.816 95.9831 15666.5 2890.19 18833.9 18834.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 6.4e-05 4096 0.12 13320 314400 181.604 96.096 14006.2 2888.53 17172.9 17173.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 6.4e-05 4096 0.12 13320 313600 180.357 95.5377 12359.7 2892.15 15528.2 15528.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 6.4e-05 4096 0.12 13344 316672 180.374 95.832 19066.4 2885.72 22228.7 22229.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 6.4e-05 4096 0.12 13344 316416 180.497 95.7641 12161.2 2887.34 15325.2 15325.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 6.4e-05 4096 0.12 13344 316416 180.345 95.7977 10055.3 2887.74 13219.6 13220
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 6.4e-05 4096 0.12 13344 316800 181.184 95.9791 18475.1 2884.95 21637.6 21638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 6.4e-05 4096 0.12 13344 316800 180.552 95.8912 12051 2888 15215.9 15216.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 6.4e-05 4096 0.12 13344 315840 180.872 95.902 9845.78 2903.23 13026.2 13026.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 6.4e-05 4096 0.12 13344 316800 180.628 95.9685 25394.3 2886.52 28557.8 28558.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 6.4e-05 4096 0.12 13344 316416 180.332 95.8127 16043.2 2887.74 19207.5 19207.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 6.4e-05 4096 0.12 13344 315648 180.576 95.8061 12973.7 2884.74 16135.2 16135.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 6.4e-05 4096 0.12 13344 316416 180.665 95.8545 10960.8 2886.87 14124.6 14125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 6.4e-05 4096 0.12 13344 316288 181.329 96.0407 23438.6 2889.81 26606.2 26606.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 6.4e-05 4096 0.12 13344 315392 181.027 96.0099 14874.3 2892.82 18044.5 18044.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 6.4e-05 4096 0.12 13344 315840 181.336 96.0575 12266 2888.67 15432.5 15432.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 6.4e-05 4096 0.12 13344 313600 181.61 96.061 11003.1 2899.73 14180.9 14181.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 6.4e-05 4096 0.12 13344 316416 180.406 95.771 22142.4 2887.51 25306.5 25306.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 6.4e-05 4096 0.12 13344 316416 179.968 95.7275 14107 2891.09 17274.2 17274.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 6.4e-05 4096 0.12 13344 316416 180.686 95.8508 11571.1 2890.78 14738.8 14739.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 6.4e-05 4096 0.12 13344 315392 180.101 95.6775 10168.1 2882.9 13327.2 13327.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 6.4e-05 4096 0.12 13344 316800 181.292 96.0752 22752.1 2887.02 25916.9 25917.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 6.4e-05 4096 0.12 13344 315648 180.594 95.8006 15667.9 2884.87 18829.5 18829.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 6.4e-05 4096 0.12 13344 314496 180.617 95.7408 13230.2 2888.94 16395.9 16396.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 6.4e-05 4096 0.12 13344 315648 179.755 95.6678 13276.9 2886.77 16439.5 16439.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 6.4e-05 4096 0.12 13344 316800 180.509 95.9101 22551.4 2887.7 25715.9 25716.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 6.4e-05 4096 0.12 13344 316160 180.644 96.0164 15962.6 2892.9 19132.6 19133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 6.4e-05 4096 0.12 13344 314880 181.48 96.1702 13163.6 2900.72 16342.4 16342.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 6.4e-05 4096 0.12 13344 314880 180.319 95.7076 12153.3 2888.96 15318.8 15319.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 6.4e-05 4096 0.12 13350 316672 180.37 95.8334 20021.9 2888.56 23187.1 23187.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 6.4e-05 4096 0.12 13350 316416 180.465 95.7633 12678.9 2884.99 15840.5 15840.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 6.4e-05 4096 0.12 13350 316416 180.321 95.8134 10390.4 2885.75 13552.6 13553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 6.4e-05 4096 0.12 13350 316800 181.156 95.9988 18547.9 2905.81 21731.3 21731.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 6.4e-05 4096 0.12 13350 316800 180.575 95.9132 11915.2 2887.89 15080 15080.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 6.4e-05 4096 0.12 13350 315840 180.9 95.926 9905.82 2885.11 13068.2 13068.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 6.4e-05 4096 0.12 13350 316160 180.671 95.9891 8544.94 2896.02 11718 11718.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 6.4e-05 4096 0.12 13350 316800 180.628 95.9433 25063.1 2889.35 28229.4 28229.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 6.4e-05 4096 0.12 13350 316416 180.345 95.8108 15596.4 2888.38 18761.4 18761.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 6.4e-05 4096 0.12 13350 315648 179.755 95.6732 12725.7 2884.48 15886 15886.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 6.4e-05 4096 0.12 13350 316416 180.651 95.8384 10874.2 2889.59 14040.7 14041.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 6.4e-05 4096 0.12 13350 316288 181.31 96.006 22951.4 2887.46 26116.6 26117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 6.4e-05 4096 0.12 13350 315392 181.009 95.9976 14614.2 2893.93 17785.6 17786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 6.4e-05 4096 0.12 13350 315840 181.366 96.0495 12001.5 2889.33 15168.6 15169.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 6.4e-05 4096 0.12 13350 313600 181.667 96.0602 10754.9 2897.38 13930.4 13930.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 6.4e-05 4096 0.12 13350 316416 180.406 95.7733 22200 2884.57 25361.2 25361.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 6.4e-05 4096 0.12 13350 316416 179.957 95.7085 14451.7 2885.9 17613.7 17614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 6.4e-05 4096 0.12 13350 316416 180.708 95.8601 11940.7 2889.67 15107.3 15107.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 6.4e-05 4096 0.12 13350 315392 180.089 95.7027 10373.3 2881.88 13531.4 13531.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 6.4e-05 4096 0.12 13350 316800 181.187 96.08 23610.7 2889.75 26778.2 26778.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 6.4e-05 4096 0.12 13350 315648 179.79 95.6879 16752.6 2882.07 19910.6 19911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 6.4e-05 4096 0.12 13350 314496 180.653 95.7439 13757.5 2886.72 16921.1 16921.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 6.4e-05 4096 0.12 13350 315648 179.758 95.6602 12962.2 2887.09 16125.1 16125.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 6.4e-05 4096 0.12 13350 313920 181.605 96.0396 11839.6 2894.69 15012.4 15012.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 6.4e-05 4096 0.12 13350 316800 180.492 95.9031 22832.6 2885.51 25995 25995.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 6.4e-05 4096 0.12 13350 316160 180.643 95.9729 15582.9 2895.79 18755.7 18756.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 6.4e-05 4096 0.12 13350 314880 181.484 96.161 13464.8 2898.45 16641.3 16641.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 6.4e-05 4096 0.12 13350 314880 180.316 95.7345 12223.5 2891.34 15391.3 15391.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 6.4e-05 4096 0.12 13350 313600 180.378 95.5256 11777 2875.03 14928.4 14928.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 6.4e-05 4096 0.12 13320 316672 180.632 95.8437 18367.3 2885.78 21530 21530.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 6.4e-05 4096 0.12 13320 316416 180.629 95.7634 11957.4 2887.4 15121.6 15122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 6.4e-05 4096 0.12 13320 316416 180.362 95.8076 9684.2 2885.36 12846.1 12846.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 6.4e-05 4096 0.12 13320 316416 180.63 95.8094 8405.64 2888.78 11571.3 11571.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 6.4e-05 4096 0.12 13320 316480 181.334 96.0962 24996.9 2890.31 28165.1 28165.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 6.4e-05 4096 0.12 13320 316160 180.859 96.0611 15566.5 2891.58 18735.5 18735.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 6.4e-05 4096 0.12 13320 315840 181.407 96.0332 12720 2885.63 15883.5 15883.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 6.4e-05 4096 0.12 13320 316160 180.622 95.9901 10789.8 2898.24 13965.1 13965.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 6.4e-05 4096 0.12 13320 316800 180.805 95.9968 23028.4 2892.02 26197.7 26198.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 6.4e-05 4096 0.12 13320 316416 180.306 95.809 14438 2885.33 17599.8 17600.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 6.4e-05 4096 0.12 13320 315648 180.59 95.8112 11868.3 2881.98 15027.1 15027.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 6.4e-05 4096 0.12 13320 316416 180.681 95.8648 10720.4 2889.26 13886.6 13887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 6.4e-05 4096 0.12 13320 314880 181.428 96.1728 9258.09 2900.39 12436.5 12436.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 6.4e-05 4096 0.12 13320 316288 181.326 96.0412 21954.8 2886.58 25119.1 25119.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 6.4e-05 4096 0.12 13320 315392 180.963 96.0187 13896 2893.47 17066.9 17067.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 6.4e-05 4096 0.12 13320 315840 181.352 96.0581 11742.5 2886.57 14906.8 14907.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 6.4e-05 4096 0.12 13320 313600 181.663 96.07 10230.9 2897.18 13406.2 13406.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 6.4e-05 4096 0.12 13320 315840 180.645 95.8277 9101.91 2888.65 12267.4 12267.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 6.4e-05 4096 0.12 13320 316416 180.564 95.7665 20089.4 2887.6 23253.8 23254.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 6.4e-05 4096 0.12 13320 316416 180.606 95.7853 13452.4 2886.36 16615.6 16615.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 6.4e-05 4096 0.12 13320 316416 180.687 95.8339 11118.2 2886.45 14281.6 14281.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 6.4e-05 4096 0.12 13320 315392 180.108 95.6758 9892.24 2885.08 13053.5 13053.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 6.4e-05 4096 0.12 13320 314880 180.283 95.7345 9085.88 2888.98 12251.3 12251.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 6.4e-05 4096 0.12 13312 316160 180.954 96.0084 18018.3 2891.67 21187.4 21187.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 6.4e-05 4096 0.12 13312 315904 180.91 95.9556 11553 2892.84 14723.1 14723.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 6.4e-05 4096 0.12 13312 315648 181.041 96.0598 9515.51 2894.06 12687.1 12687.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 6.4e-05 4096 0.12 13312 315392 181.436 96.0801 8234.61 2896.67 11409.2 11409.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 6.4e-05 4096 0.12 13312 316160 181.601 96.2041 24079.1 2894.02 27251.4 27251.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 6.4e-05 4096 0.12 13312 316160 180.865 96.0588 14642 2892.14 17811.5 17811.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 6.4e-05 4096 0.12 13312 314880 182.182 96.3042 12097.7 2898.84 15275.5 15275.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 6.4e-05 4096 0.12 13312 316160 180.61 95.9786 10425.2 2895.89 13598.1 13598.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 6.4e-05 4096 0.12 13312 315200 182.642 96.4778 9505.38 2904.54 12689.5 12689.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 6.4e-05 4096 0.12 13312 316032 181.308 96.2191 22179.4 2896.9 25354.2 25354.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 6.4e-05 4096 0.12 13312 315648 181.039 96.0698 13870.7 2893.21 17041.4 17041.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 6.4e-05 4096 0.12 13312 314496 181.468 96.1269 11398.4 2894.38 14570.8 14571.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 6.4e-05 4096 0.12 13312 314880 182.167 96.2375 10090.5 2903.41 13272.8 13273.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 6.4e-05 4096 0.12 13312 314880 181.506 96.1853 8912.54 2897.99 12088.7 12089.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 6.4e-05 4096 0.12 13312 315840 181.473 96.1618 20830.5 2894.49 24003 24003.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 6.4e-05 4096 0.12 13312 315392 181.022 96.019 13267.5 2893.23 16438.1 16438.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 6.4e-05 4096 0.12 13312 314496 182.636 96.381 11199.4 2903.42 14382.3 14382.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 6.4e-05 4096 0.12 13312 313600 181.703 96.0889 9780.7 2899.49 12958.4 12958.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 6.4e-05 4096 0.12 13312 313600 183.35 96.5282 8679.72 2914.63 11874.7 11875.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 6.4e-05 4096 0.12 13312 315904 180.87 95.9411 19922.5 2890.29 23090.1 23090.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 6.4e-05 4096 0.12 13312 315392 181.385 96.0647 13002.9 2899.72 16180.5 16180.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 6.4e-05 4096 0.12 13312 314880 182.19 96.227 10704.9 2903.41 13887.2 13887.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 6.4e-05 4096 0.12 13312 313344 182.342 96.3053 9549.25 2917.46 12745.8 12746.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 6.4e-05 4096 0.12 13312 314880 180.246 95.7219 8819.99 2892.86 11989.2 11989.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 6.4e-05 4096 0.12 13312 313344 183.571 96.7215 8087.49 2925.6 11293.8 11294.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1400 6.4e-05 4096 0.12 13312 316288 181.229 96.1319 17916.1 2897.55 21091.4 21091.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 6.4e-05 4096 0.12 13312 316160 180.821 96.0143 19968.9 2890.71 23136.8 23137.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 6.4e-05 4096 0.12 13312 315904 180.897 95.9386 12915.8 2890.5 16083.6 16084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 6.4e-05 4096 0.12 13312 315648 181.076 96.0638 10544.6 2896.17 13718.3 13718.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 6.4e-05 4096 0.12 13312 315392 181.431 96.0657 9414.38 2902.27 12594.5 12594.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 6.4e-05 4096 0.12 13312 316160 180.623 95.9757 8637.08 2896.54 11810.6 11811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 6.4e-05 4096 0.12 13312 314880 182.174 96.2451 7962.92 2906.01 11147.8 11148.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 6.4e-05 4096 0.12 13312 313600 181.672 96.0712 7428.5 2897.43 10604.1 10604.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1400 6.4e-05 4096 0.12 13312 313344 182.34 96.3286 7061.35 2932.28 10272.7 10273.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1400 6.4e-05 4096 0.12 13320 313600 181.698 96.0866 6889.44 2899.98 10067.6 10068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 6.4e-05 4096 0.12 13312 313600 181.646 96.0669 6758.95 2897.61 9934.68 9935.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1400 6.4e-05 4096 0.12 13350 315840 180.649 95.8185 7008.52 2888.76 10174.2 10174.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1400 6.4e-05 4096 0.12 13344 315840 180.642 95.8099 6955.48 2889.42 10121.8 10122.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 6.4e-05 4096 0.12 13312 316416 180.707 95.8126 8040.9 2888.44 11206.3 11206.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1400 6.4e-05 4096 0.12 13312 311040 182.679 96.3426 11893.1 2914.17 15086.7 15087.1
