#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Nov 14 14:56:56 2022
# Process ID: 2292
# Log file: C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/reset/planAhead_run_2/planAhead.log
# Journal file: C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/reset/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/redbr/Desktop/fpga-files/VERILOG PROJECTS/reset/pa.fromHdl.tcl}
