m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3
valtera_avalon_sc_fifo
Z1 !s110 1711408325
!i10b 1
!s100 o<4[h9[aF_<eG3j;6n1=<2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I9hH_<m;ood1cZfcoaL@^S3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1711405828
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_sc_fifo.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_sc_fifo.v
!i122 6
L0 21 895
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1711408325.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
valtera_avalon_st_pipeline_base
R1
!i10b 1
!s100 Z;Oe1P`>0e?LFYzdc9MSh2
R2
I;GDaX=5h^dNH=NM_Gkd`h3
R3
R0
Z9 w1711405829
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_st_pipeline_base.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_st_pipeline_base.v
!i122 7
L0 22 118
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_st_pipeline_base.v|
!i113 1
R7
R8
valtera_avalon_st_pipeline_stage
Z10 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z11 !s110 1711408326
!i10b 1
!s100 P0Tn6inUZG>=8TYCUDfMb0
R2
IP;G:`NPmmB<j[XQZS6=jd1
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_st_pipeline_stage.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_st_pipeline_stage.sv
!i122 8
L0 22 143
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_st_pipeline_stage.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_st_pipeline_stage.sv|
!i113 1
R7
R8
valtera_default_burst_converter
R10
R11
!i10b 1
!s100 <4WHm<O`l=dbZ71Vk8h2_0
R2
IbmG_>cOFC0bMTDJjX9z>^2
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_default_burst_converter.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_default_burst_converter.sv
!i122 9
L0 30 160
R5
r1
!s85 0
31
Z12 !s108 1711408326.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_default_burst_converter.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_default_burst_converter.sv|
!i113 1
R7
R8
valtera_incr_burst_converter
R10
R11
!i10b 1
!s100 9XnYLVoZ9NiheHSi;S@6Q2
R2
I7U1z>LW:0POAmUD3mXgJX0
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_incr_burst_converter.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_incr_burst_converter.sv
!i122 10
L0 28 283
R5
r1
!s85 0
31
R12
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_incr_burst_converter.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_incr_burst_converter.sv|
!i113 1
R7
R8
valtera_merlin_address_alignment
R10
R11
!i10b 1
!s100 d[l4mS4WfF?SDFFCfRDR=1
R2
IO[I9oWa@<?J4PPkhO<0NV2
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_address_alignment.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_address_alignment.sv
!i122 11
L0 26 238
R5
r1
!s85 0
31
R12
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_address_alignment.sv|
!i113 1
R7
R8
valtera_merlin_arb_adder
R10
R11
!i10b 1
!s100 i`gEcf6CXTclhiOMi9mRD2
R2
IM3>Wb4f7[e;ZZFAH[KYH]0
R3
S1
R0
R9
Z13 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_arbitrator.sv
Z14 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_arbitrator.sv
!i122 12
L0 228 45
R5
r1
!s85 0
31
R12
Z15 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_arbitrator.sv|
Z16 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_arbitrator.sv|
!i113 1
R7
R8
valtera_merlin_arbitrator
R10
R11
!i10b 1
!s100 ]2njmcIAE=WRz[E876GaK3
R2
I6d@LnM4C;m8mf`N91>fJQ0
R3
S1
R0
R9
R13
R14
!i122 12
L0 103 121
R5
r1
!s85 0
31
R12
R15
R16
!i113 1
R7
R8
valtera_merlin_burst_adapter
R10
R11
!i10b 1
!s100 P3@hR?F[9FNQkMic4Yn=32
R2
IaJNhW^O67da<dIf<F_b3h2
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter.sv
!i122 13
L0 21 241
R5
r1
!s85 0
31
R12
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter_13_1
R10
R11
!i10b 1
!s100 fj_HL1:4BRiR9cm7cX;=d3
R2
IikYzYWocACPW0B07RKROW1
R3
S1
R0
R9
Z17 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
Z18 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
!i122 14
L0 264 909
R5
r1
!s85 0
31
R12
Z19 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_13_1.sv|
Z20 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_13_1.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter_adder
R10
R11
!i10b 1
!s100 5B1`Ck[i_zliOnETSWE@V2
R2
IoXiXPzc]QQ[[296d__>a^0
R3
S1
R0
R9
R17
R18
!i122 14
L0 55 20
R5
r1
!s85 0
31
R12
R19
R20
!i113 1
R7
R8
valtera_merlin_burst_adapter_burstwrap_increment
R10
R11
!i10b 1
!s100 EB<J0_k`UPfeS]nWPRZbJ1
R2
IRW@cc8_1@;S@@hPTQ`=n]0
R3
S1
R0
R9
R17
R18
!i122 14
L0 40 14
R5
r1
!s85 0
31
R12
R19
R20
!i113 1
R7
R8
valtera_merlin_burst_adapter_min
R10
R11
!i10b 1
!s100 _aBNXo[b80ezR39L^F9MP0
R2
I:IF1Nzm?F3W]1ITIa?>b]2
R3
S1
R0
R9
R17
R18
!i122 14
L0 98 164
R5
r1
!s85 0
31
R12
R19
R20
!i113 1
R7
R8
valtera_merlin_burst_adapter_new
R10
R11
!i10b 1
!s100 P1DJd<dH7_cNnVj7ncP;l3
R2
ILERR@QA5TEA0TUo9RVB6X1
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_new.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_new.sv
!i122 15
L0 25 1865
R5
r1
!s85 0
31
R12
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_new.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_new.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter_subtractor
R10
R11
!i10b 1
!s100 ;5O<IebR[R5^CNMc94J[g0
R2
ILce4Nz>7;8c5;F1WE]jk;0
R3
S1
R0
R9
R17
R18
!i122 14
L0 77 13
R5
r1
!s85 0
31
R12
R19
R20
!i113 1
R7
R8
valtera_merlin_burst_adapter_uncompressed_only
R10
R11
!i10b 1
!s100 8`CF0X];9[bDChnXF0SNf0
R2
I2i3OWW2gJhMmHe3>4kR7E1
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
!i122 16
L0 39 53
R5
r1
!s85 0
31
R12
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!i113 1
R7
R8
valtera_merlin_burst_uncompressor
R10
R11
!i10b 1
!s100 f5?g@0D[3mRE6h_kkF_Tg3
R2
I_XNh4jNSToO>XMD8@STe?0
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_uncompressor.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_uncompressor.sv
!i122 17
L0 40 256
R5
r1
!s85 0
31
R12
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R7
R8
valtera_merlin_master_agent
R10
R11
!i10b 1
!s100 0Oa@3`81E13?iQ<2;9MB33
R2
IoC9^FkES39ihmF2TK2C:`1
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_master_agent.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_master_agent.sv
!i122 18
L0 28 276
R5
r1
!s85 0
31
R12
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_master_agent.sv|
!i113 1
R7
R8
valtera_merlin_master_translator
R10
Z21 !s110 1711408327
!i10b 1
!s100 fR3Ff6Pe4h_lQXBchi=m63
R2
I[D@DAUQ9bi7bQEVT4a<112
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_master_translator.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_master_translator.sv
!i122 19
L0 32 525
R5
r1
!s85 0
31
R12
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_master_translator.sv|
!i113 1
R7
R8
valtera_merlin_slave_agent
R10
R21
!i10b 1
!s100 ik7ACS8g5]^IS7Xe5iU]P3
R2
IBNC;mlDb[R8G^e3U5lL:Y1
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_slave_agent.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_slave_agent.sv
!i122 20
L0 34 588
R5
r1
!s85 0
31
Z22 !s108 1711408327.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_slave_agent.sv|
!i113 1
R7
R8
valtera_merlin_slave_translator
R10
R21
!i10b 1
!s100 n?8_4jLIz<NL:?<dYjeFI3
R2
I07fFi864<YZFM?iT[e3ZC3
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_slave_translator.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_slave_translator.sv
!i122 21
L0 35 448
R5
r1
!s85 0
31
R22
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_slave_translator.sv|
!i113 1
R7
R8
valtera_merlin_width_adapter
R10
R21
!i10b 1
!s100 ?6@hQbS6a@_3`IeY:n5E>3
R2
IDFzQgigd]ZhW]Gz7=NT?`3
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_width_adapter.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_width_adapter.sv
!i122 22
L0 25 1181
R5
r1
!s85 0
31
R22
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_width_adapter.sv|
!i113 1
R7
R8
valtera_wrap_burst_converter
R10
R21
!i10b 1
!s100 >5Z0MlJWBMhMHg^LJmTLn1
R2
I21QN09dCeMl;a[0D2NB=31
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_wrap_burst_converter.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_wrap_burst_converter.sv
!i122 23
L0 27 309
R5
r1
!s85 0
31
R22
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_wrap_burst_converter.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_wrap_burst_converter.sv|
!i113 1
R7
R8
vlab_PD3
!s110 1711408265
!i10b 1
!s100 0XQ510njacHh6ACWMGd@10
R2
I4Im1iTPS9m[U9SfZGS`MB0
R3
R0
Z23 w1711405825
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/lab_PD3.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/lab_PD3.v
!i122 2
L0 6 66
R5
r1
!s85 0
31
!s108 1711408264.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/lab_PD3.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/lab_PD3.v|
!i113 1
R7
R8
nlab_@p@d3
vlab_PD3_mm_interconnect_0
R21
!i10b 1
!s100 Nh0A;:J404R8hPbKPSiBm1
R2
IQZBGciH_fn1iEB4QV9W4S3
R3
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0.v
!i122 24
L0 9 1098
R5
r1
!s85 0
31
R22
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0.v|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0
vlab_PD3_mm_interconnect_0_avalon_st_adapter
R21
!i10b 1
!s100 KM9KQG0kDA=5>4cKc:[UT3
R2
I<J=ajf?PClQUI=:M?9`1j0
R3
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter.v
!i122 25
Z24 L0 9 194
R5
r1
!s85 0
31
R22
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_avalon_st_adapter
vlab_PD3_mm_interconnect_0_avalon_st_adapter_001
R21
!i10b 1
!s100 :of>DO;h:QPYPbb9Vo`za1
R2
Ig?BTO:Z83AgAeQc5F0Rd43
R3
R0
Z25 w1711405830
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001.v
!i122 26
R24
R5
r1
!s85 0
31
R22
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001.v|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_avalon_st_adapter_001
vlab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
R10
R21
!i10b 1
!s100 8dZ=eRaD7?i@:cGkA8^Y01
R2
IVT]dX]6hLaYn8J1g7mRVb1
R3
S1
R0
R25
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
!i122 27
Z26 L0 66 41
R5
r1
!s85 0
31
R22
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
vlab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R10
R21
!i10b 1
!s100 M[zY0caCDI_M2b4_n]3>F1
R2
I;oJZ]FFliBBB?o20IM:O11
R3
S1
R0
R25
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
!i122 28
R26
R5
r1
!s85 0
31
R22
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
vlab_PD3_mm_interconnect_0_cmd_demux
R10
R21
!i10b 1
!s100 :mWeH2lU_oO^CXjViH6Gg1
R2
IXPUJkQDGGP8F[cQf_nPoZ2
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_cmd_demux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_cmd_demux.sv
!i122 29
L0 43 72
R5
r1
!s85 0
31
R22
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_cmd_demux.sv|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_cmd_demux
vlab_PD3_mm_interconnect_0_cmd_mux
R10
R21
!i10b 1
!s100 7I1PHVOKG[>=XYVOj@L321
R2
IIG5=JZ4l[ja=RoeV0G>4Y2
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_cmd_mux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_cmd_mux.sv
!i122 30
L0 51 44
R5
r1
!s85 0
31
R22
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_cmd_mux.sv|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_cmd_mux
vlab_PD3_mm_interconnect_0_router
R10
Z27 !s110 1711408328
!i10b 1
!s100 3F:8LkgKM@zhf;gI6Ul0=2
R2
I0e9z70?gnY^SlO8;i[M4Z2
R3
S1
R0
R4
Z28 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router.sv
Z29 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router.sv
!i122 31
L0 84 147
R5
r1
!s85 0
31
Z30 !s108 1711408328.000000
Z31 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router.sv|
Z32 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router.sv|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_router
vlab_PD3_mm_interconnect_0_router_001
R10
R27
!i10b 1
!s100 dY:RP4Elfe6;G1NR9aheB3
R2
I4SRL<faME_2QV?W[<o5Mo0
R3
S1
R0
R4
Z33 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router_001.sv
Z34 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router_001.sv
!i122 32
Z35 L0 84 135
R5
r1
!s85 0
31
R30
Z36 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router_001.sv|
Z37 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router_001.sv|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_router_001
vlab_PD3_mm_interconnect_0_router_001_default_decode
R10
R27
!i10b 1
!s100 ]6P`jIYT43ElWY7DTM>7j0
R2
ID@[oSAMJ23fJPJ9J7KlI`0
R3
S1
R0
R4
R33
R34
!i122 32
Z38 L0 45 37
R5
r1
!s85 0
31
R30
R36
R37
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_router_001_default_decode
vlab_PD3_mm_interconnect_0_router_002
R10
R27
!i10b 1
!s100 dlL0MZKWVhi2hPNTEVLzW3
R2
ILmNfc1RcD@cl6ARf@6cU=0
R3
S1
R0
R4
Z39 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router_002.sv
Z40 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router_002.sv
!i122 33
R35
R5
r1
!s85 0
31
R30
Z41 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router_002.sv|
Z42 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router_002.sv|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_router_002
vlab_PD3_mm_interconnect_0_router_002_default_decode
R10
R27
!i10b 1
!s100 02c9neNNP^42YidC_ZQg92
R2
IkK>H:1AN>Pe?P>z8Pz6mA2
R3
S1
R0
R4
R39
R40
!i122 33
R38
R5
r1
!s85 0
31
R30
R41
R42
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_router_002_default_decode
vlab_PD3_mm_interconnect_0_router_default_decode
R10
R27
!i10b 1
!s100 DQndhQU8obb4Z?bn]5T[V3
R2
Icg_dn3E]K9d=7LLFGbV<40
R3
S1
R0
R4
R28
R29
!i122 31
R38
R5
r1
!s85 0
31
R30
R31
R32
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_router_default_decode
vlab_PD3_mm_interconnect_0_rsp_demux
R10
R27
!i10b 1
!s100 ^`^1WVM65n6:a7:PY2UQV0
R2
I51bVf8ok5N28L1]HiQ]>d0
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_rsp_demux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_rsp_demux.sv
!i122 34
L0 43 57
R5
r1
!s85 0
31
R30
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_rsp_demux.sv|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_rsp_demux
vlab_PD3_mm_interconnect_0_rsp_mux
R10
R27
!i10b 1
!s100 KBm>eO4z@J;DK6aSCXaH71
R2
Ib<dW6bKQ0a1;T=iPXMcME0
R3
S1
R0
R9
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_rsp_mux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_rsp_mux.sv
!i122 35
L0 51 293
R5
r1
!s85 0
31
R30
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_rsp_mux.sv|
!i113 1
R7
R8
nlab_@p@d3_mm_interconnect_0_rsp_mux
vlab_PD3_top
R10
Z43 !s110 1711408256
!i10b 1
!s100 EaGUgCL:3jDBHNEP?^W:V2
R2
IO9CmEjP]5BI;hEnDFc0S13
R3
S1
R0
w1711406065
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3_top.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3_top.sv
!i122 0
L0 2 13
R5
r1
!s85 0
31
Z44 !s108 1711408256.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3_top.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3_top.sv|
!i113 1
R7
R8
nlab_@p@d3_top
vmy_master
R10
R27
!i10b 1
!s100 Zm;FUQ@6jGZ<PfhiWJSY=3
R2
IYHIOhVJG;naOQSCUjazQ20
R3
S1
R0
R23
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_master.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_master.sv
!i122 36
L0 2 53
R5
r1
!s85 0
31
R30
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_master.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_master.sv|
!i113 1
R7
R8
vmy_slave
R10
R27
!i10b 1
!s100 7`QZ;db0M<;Vo]VX187@M3
R2
IlnJRRDP7LnCmI3XQBc;<e0
R3
S1
R0
R23
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_slave.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_slave.sv
!i122 37
L0 2 18
R5
r1
!s85 0
31
R30
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_slave.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_slave.sv|
!i113 1
R7
R8
vmy_slaveWS
R10
R27
!i10b 1
!s100 g8FCEG2na8G0f1ga83ez91
R2
IWeI_YaaW65f^GEKnLAhM^2
R3
S1
R0
R23
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_slaveWS.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_slaveWS.sv
!i122 38
L0 2 20
R5
r1
!s85 0
31
R30
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_slaveWS.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_slaveWS.sv|
!i113 1
R7
R8
nmy_slave@w@s
vtb_lab_PD3_top
R10
R43
!i10b 1
!s100 VRUNdSf@9D:okXnSHVbez0
R2
IL]h1aehj3_MECnZ:Z5n180
R3
S1
R0
w1711407853
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/tb_lab_PD3_top.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/tb_lab_PD3_top.sv
!i122 1
L0 2 21
R5
r1
!s85 0
31
R44
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/tb_lab_PD3_top.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/tb_lab_PD3_top.sv|
!i113 1
R7
R8
ntb_lab_@p@d3_top
