

<module description="" id="RCSS_CTRL">
  
  
  <register acronym="PID" description=" PID register " id="PID" offset="0x0" width="32">
    
  <bitfield begin="31" description="" end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPCC_A_ERRAGG_MASK" description="" id="RCSS_TPCC_A_ERRAGG_MASK" offset="0x8" width="32">
    
  <bitfield begin="26" description="Mask Error from RCSS_TPTC_A1 to aggregated Error RCSS_TPCC_A_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="26" id="tptc_a1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Mask Error from RCSS_TPTC_A0 to aggregated Error RCSS_TPCC_A_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="25" id="tptc_a0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Mask Error from RCSS_TPCC_A to aggregated Error RCSS_TPCC_A_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="24" id="tpcc_a_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Mask Error from RCSS_TPTC_A1 to aggregated Error RCSS_TPCC_A_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="18" id="tptc_a1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Mask Error from RCSS_TPTC_A0 to aggregated Error RCSS_TPCC_A_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="17" id="tptc_a0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Mask Error from RCSS_TPCC_A to aggregated Error RCSS_TPCC_A_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="16" id="tpcc_a_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Mask Error from RCSS_TPCC_A to aggregated Error RCSS_TPCC_A_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="8" id="tpcc_a_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Mask Error from RCSS_TPTC_A1 to aggregated Error RCSS_TPCC_A_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="3" id="tptc_a1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Mask Error from RCSS_TPTC_A0 to aggregated Error RCSS_TPCC_A_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="2" id="tptc_a0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Mask Error from RCSS_TPCC_A to aggregated Error RCSS_TPCC_A_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="1" id="tpcc_a_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Mask Error from RCSS_TPCC_A to aggregated Error RCSS_TPCC_A_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="0" id="tpcc_a_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPCC_A_ERRAGG_STATUS" description="" id="RCSS_TPCC_A_ERRAGG_STATUS" offset="0xC" width="32">
    
  <bitfield begin="26" description="Status of Error from RCSS_TPTC_A1.  Set only if Interupt is unmasked in RCSS_TPCC_A_ERRAGG_MASK Wrie 0x1 to clear this Error." end="26" id="tptc_a1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Status of Error from RCSS_TPTC_A0.  Set only if Interupt is unmasked in RCSS_TPCC_A_ERRAGG_MASK Wrie 0x1 to clear this Error." end="25" id="tptc_a0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Status of Error from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_ERRAGG_MASK Wrie 0x1 to clear this Error." end="24" id="tpcc_a_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Status of Error from RCSS_TPTC_A1.  Set only if Interupt is unmasked in RCSS_TPCC_A_ERRAGG_MASK Wrie 0x1 to clear this Error." end="18" id="tptc_a1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Status of Error from RCSS_TPTC_A0.  Set only if Interupt is unmasked in RCSS_TPCC_A_ERRAGG_MASK Wrie 0x1 to clear this Error." end="17" id="tptc_a0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Status of Error from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_ERRAGG_MASK Wrie 0x1 to clear this Error." end="16" id="tpcc_a_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Status of Error from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_ERRAGG_MASK Wrie 0x1 to clear this Error." end="8" id="tpcc_a_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Status of Error from RCSS_TPTC_A1.  Set only if Interupt is unmasked in RCSS_TPCC_A_ERRAGG_MASK Wrie 0x1 to clear this Error." end="3" id="tptc_a1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status of Error from RCSS_TPTC_A0.  Set only if Interupt is unmasked in RCSS_TPCC_A_ERRAGG_MASK Wrie 0x1 to clear this Error." end="2" id="tptc_a0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status of Error from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_ERRAGG_MASK Wrie 0x1 to clear this Error." end="1" id="tpcc_a_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status of Error from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_ERRAGG_MASK Wrie 0x1 to clear this Error." end="0" id="tpcc_a_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPCC_A_ERRAGG_STATUS_RAW" description="" id="RCSS_TPCC_A_ERRAGG_STATUS_RAW" offset="0x10" width="32">
    
  <bitfield begin="26" description="Raw Status of Error from RCSS_TPTC_A1.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_ERRAGG_MASK" end="26" id="tptc_a1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Raw Status of Error from RCSS_TPTC_A0.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_ERRAGG_MASK" end="25" id="tptc_a0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Raw Status of Error from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_ERRAGG_MASK" end="24" id="tpcc_a_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Raw Status of Error from RCSS_TPTC_A1.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_ERRAGG_MASK" end="18" id="tptc_a1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Raw Status of Error from RCSS_TPTC_A0.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_ERRAGG_MASK" end="17" id="tptc_a0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Raw Status of Error from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_ERRAGG_MASK" end="16" id="tpcc_a_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Raw Status of Error from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_ERRAGG_MASK" end="8" id="tpcc_a_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Raw Status of Error from RCSS_TPTC_A1.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_ERRAGG_MASK" end="3" id="tptc_a1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Raw Status of Error from RCSS_TPTC_A0.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_ERRAGG_MASK" end="2" id="tptc_a0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Raw Status of Error from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_ERRAGG_MASK" end="1" id="tpcc_a_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Raw Status of Error from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_ERRAGG_MASK" end="0" id="tpcc_a_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPCC_A_INTAGG_MASK" description="" id="RCSS_TPCC_A_INTAGG_MASK" offset="0x14" width="32">
    
  <bitfield begin="17" description="Mask Interrupt from TPTC A1 to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="17" id="tptc_a1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Mask Interrupt from TPTC A0 to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="16" id="tptc_a0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Mask Interrupt from RCSS_TPCC_A to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="8" id="tpcc_a_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Mask Interrupt from RCSS_TPCC_A to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="7" id="tpcc_a_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Mask Interrupt from RCSS_TPCC_A to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="6" id="tpcc_a_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Mask Interrupt from RCSS_TPCC_A to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="5" id="tpcc_a_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Mask Interrupt from RCSS_TPCC_A to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="4" id="tpcc_a_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Mask Interrupt from RCSS_TPCC_A to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="3" id="tpcc_a_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Mask Interrupt from RCSS_TPCC_A to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="2" id="tpcc_a_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Mask Interrupt from RCSS_TPCC_A to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="1" id="tpcc_a_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Mask Interrupt from RCSS_TPCC_A to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="0" id="tpcc_a_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPCC_A_INTAGG_STATUS" description="" id="RCSS_TPCC_A_INTAGG_STATUS" offset="0x18" width="32">
    
  <bitfield begin="17" description="Status of Interrupt from TPTC A1.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="17" id="tptc_a1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Status of Interrupt from TPTC A0.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="16" id="tptc_a0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Status of Interrupt from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="8" id="tpcc_a_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Status of Interrupt from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="7" id="tpcc_a_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Status of Interrupt from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="6" id="tpcc_a_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Status of Interrupt from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="5" id="tpcc_a_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Status of Interrupt from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="4" id="tpcc_a_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Status of Interrupt from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="3" id="tpcc_a_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status of Interrupt from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="2" id="tpcc_a_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status of Interrupt from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="1" id="tpcc_a_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status of Interrupt from RCSS_TPCC_A.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="0" id="tpcc_a_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPCC_A_INTAGG_STATUS_RAW" description="" id="RCSS_TPCC_A_INTAGG_STATUS_RAW" offset="0x1C" width="32">
    
  <bitfield begin="17" description="Raw Status of Interrupt from TPTC A1.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="17" id="tptc_a1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Raw Status of Interrupt from TPTC A0.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="16" id="tptc_a0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Raw Status of Interrupt from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="8" id="tpcc_a_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Raw Status of Interrupt from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="7" id="tpcc_a_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Raw Status of Interrupt from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="6" id="tpcc_a_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Raw Status of Interrupt from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="5" id="tpcc_a_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Raw Status of Interrupt from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="4" id="tpcc_a_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Raw Status of Interrupt from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="3" id="tpcc_a_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Raw Status of Interrupt from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="2" id="tpcc_a_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Raw Status of Interrupt from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="1" id="tpcc_a_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Raw Status of Interrupt from RCSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="0" id="tpcc_a_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPI_TRIG_SRC" description="" id="RCSS_SPI_TRIG_SRC" offset="0x20" width="32">
    
  <bitfield begin="27" description="Trigger sources for RCSS SPIB" end="16" id="trig_spib" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="11" description="Trigger sources for RCSS SPIA" end="0" id="trig_spia" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPIA_MEMINIT" description="" id="RCSS_SPIA_MEMINIT" offset="0x24" width="32">
    
  <bitfield begin="0" description="Write pulse bit field: Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="mem0_init" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPIA_MEMINIT_DONE" description="" id="RCSS_SPIA_MEMINIT_DONE" offset="0x28" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="mem0_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPIA_MEMINIT_STATUS" description="" id="RCSS_SPIA_MEMINIT_STATUS" offset="0x2C" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="mem0_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPIB_MEMINIT" description="" id="RCSS_SPIB_MEMINIT" offset="0x30" width="32">
    
  <bitfield begin="0" description="Write pulse bit field: Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="mem0_init" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPIB_MEMINIT_DONE" description="" id="RCSS_SPIB_MEMINIT_DONE" offset="0x34" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="mem0_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPIB_MEMINIT_STATUS" description="" id="RCSS_SPIB_MEMINIT_STATUS" offset="0x38" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="mem0_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPCC_MEMINIT_START" description="" id="RCSS_TPCC_MEMINIT_START" offset="0x3C" width="32">
    
  <bitfield begin="0" description="Write pulse bit field: Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="tpcc_a_meminit_start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPCC_MEMINIT_DONE" description="" id="RCSS_TPCC_MEMINIT_DONE" offset="0x40" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="tpcc_a_meminit_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPCC_MEMINIT_STATUS" description="" id="RCSS_TPCC_MEMINIT_STATUS" offset="0x44" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="tpcc_a_meminit_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPIA_CFG" description="" id="RCSS_SPIA_CFG" offset="0x48" width="32">
    
  <bitfield begin="24" description="Trigger source polarity select. Write 0x0 : Polarity 0, Write 0x1  : Polarity 1" end="24" id="spia_int_trig_polarity" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Trigger Gate Enable. Write 0x1 :  The triggers are un-gated only when chip-select is active" end="16" id="spia_trig_gate_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Chip Select Trigger SRC enable, Wrie 0x1 to Use CS as trigger source" end="8" id="spia_cs_trigsrc_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Donot touch the field. Used as Tie-off for IP-config" end="0" id="spiasync2sen" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPIB_CFG" description="" id="RCSS_SPIB_CFG" offset="0x4C" width="32">
    
  <bitfield begin="24" description="Trigger source polarity select. Write 0x0 : Polarity 0, Write 0x1  : Polarity 1" end="24" id="spib_int_trig_polarity" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Trigger Gate Enable. Write 0x1 :  The triggers are un-gated only when chip-select is active" end="16" id="spib_trig_gate_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Chip Select Trigger SRC enable, Wrie 0x1 to Use CS as trigger source" end="8" id="spib_cs_trigsrc_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Donot touch the field. Used as Tie-off for IP-config" end="0" id="spibsync2sen" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPIA_IOCFG" description="" id="RCSS_SPIA_IOCFG" offset="0x50" width="32">
    
  <bitfield begin="18" description="SPI MISO Output Enable Control based on Chip select CS. Applicable in slave mode. Write 0x1 : MISO OEN controlled based on CS.When CS is inactive OE_N=1. Write 0x0 : MISO OEN controlled by IP" end="16" id="miso_oen_by_cs" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="SPI CS polarity-slave mode. Write 0x1 : Active high. Write 0x0 : Active low" end="8" id="cs_pol" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Chip Select Deactivate. Write 0x1 : SPI External chip select is overridden with the value of SPI CS polarity-slave mode" end="0" id="cs_deact" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPIB_IOCFG" description="" id="RCSS_SPIB_IOCFG" offset="0x54" width="32">
    
  <bitfield begin="18" description="SPI MISO Output Enable Control based on Chip select CS. Applicable in slave mode. Write 0x1 : MISO OEN controlled based on CS.When CS is inactive OE_N=1. Write 0x0 : MISO OEN controlled by IP" end="16" id="miso_oen_by_cs" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="SPI CS polarity-slave mode. Write 0x1 : Active high. Write 0x0 : Active low" end="8" id="cs_pol" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Chip Select Deactivate. Write 0x1 : SPI External chip select is overridden with the value of SPI CS polarity-slave mode" end="0" id="cs_deact" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SPI_HOST_IRQ" description="" id="RCSS_SPI_HOST_IRQ" offset="0x58" width="32">
    
  <bitfield begin="2" description="TI internal reserved for R&amp;D" end="0" id="host_irq" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="TPTC_DBS_CFG" description="" id="TPTC_DBS_CFG" offset="0x5C" width="32">
    
  <bitfield begin="3" description="Max Burst size tieoff value for TPTC A1" end="2" id="tptc_a1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="Max Burst size tieoff value for TPTC A0" end="0" id="tptc_a0" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPCC_A_PARITY_CTRL" description="" id="RCSS_TPCC_A_PARITY_CTRL" offset="0x60" width="32">
    
  <bitfield begin="2" description="Write pulse bit field: Write 0x1 to clear the Parit Error status for TPCC" end="2" id="parity_err_clr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Enable Parity Test for TPCC. Write 0x1 : Parity Test is enabled on PARAM memory" end="1" id="parity_testen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable Parity for TPCC. Write 0x1 : Parity is enabled on PARAM memory" end="0" id="parity_en" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPCC_A_PARITY_STATUS" description="" id="RCSS_TPCC_A_PARITY_STATUS" offset="0x64" width="32">
    
  <bitfield begin="15" description="TPCC Error Address at which Parity Error occurred" end="8" id="parity_addr" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CFG" description="" id="RCSS_CSI2A_CFG" offset="0x68" width="32">
    
  <bitfield begin="30" description="Select the Start of Frame Contx to be sent as  RCSS_CSI2A_SOF_INT1 Write 0 :  Start of Frame for Context 0 will be propagated on this interrupt line Write 7 :  Start of Frame for Context 7 will be propagated on this interrupt line" end="28" id="sof_intr1_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Select the Start of Frame Contx to be sent as  RCSS_CSI2A_SOF_INT0 Write 0 :  Start of Frame for Context 0 will be propagated on this interrupt line Write 7 :  Start of Frame for Context 7 will be propagated on this interrupt line" end="24" id="sof_intr0_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Select the End of Frame Contx to be sent as  RCSS_CSI2A_EOF_INT1 Write 0 :  End of Frame for Context 0 will be propagated on this interrupt line Write 7 :  End of Frame for Context 7 will be propagated on this interrupt line" end="20" id="eof_intr1_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description="Select the End of Frame Contx to be sent as  RCSS_CSI2A_EOF_INT0 Write 0 :  End of Frame for Context 0 will be propagated on this interrupt line Write 7 :  End of Frame for Context 7 will be propagated on this interrupt line" end="17" id="eof_intr0_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="16" description="Sign Extention Enable for CSI2 A" end="16" id="sign_ext_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Power Idle Protocol related Mwait Port" end="8" id="mwait" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Lane enable for CSI2 A" end="0" id="lane_enable" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CFG" description="" id="RCSS_CSI2B_CFG" offset="0x6C" width="32">
    
  <bitfield begin="30" description="Select the Start of Frame Contx to be sent as  RCSS_CSI2B_SOF_INT1 Write 0 :  Start of Frame for Context 0 will be propagated on this interrupt line Write 7 :  Start of Frame for Context 7 will be propagated on this interrupt line" end="28" id="sof_intr1_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Select the Start of Frame Contx to be sent as  RCSS_CSI2B_SOF_INT0 Write 0 :  Start of Frame for Context 0 will be propagated on this interrupt line Write 7 :  Start of Frame for Context 7 will be propagated on this interrupt line" end="24" id="sof_intr0_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Select the End of Frame Contx to be sent as  RCSS_CSI2B_EOF_INT1 Write 0 :  End of Frame for Context 0 will be propagated on this interrupt line Write 7 :  End of Frame for Context 7 will be propagated on this interrupt line" end="20" id="eof_intr1_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description="Select the End of Frame Contx to be sent as  RCSS_CSI2B_EOF_INT0 Write 0 :  End of Frame for Context 0 will be propagated on this interrupt line Write 7 :  End of Frame for Context 7 will be propagated on this interrupt line" end="17" id="eof_intr0_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="16" description="Sign Extention Enable for CSI2 B" end="16" id="sign_ext_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Power Idle Protocol related Mwait Port" end="8" id="mwait" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Lane enable for CSI2 B" end="0" id="lane_enable" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CTX0_LINE_PING_PONG" description="" id="RCSS_CSI2A_CTX0_LINE_PING_PONG" offset="0x70" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 0 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 0" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CTX1_LINE_PING_PONG" description="" id="RCSS_CSI2A_CTX1_LINE_PING_PONG" offset="0x74" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 1 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 1" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CTX2_LINE_PING_PONG" description="" id="RCSS_CSI2A_CTX2_LINE_PING_PONG" offset="0x78" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 2 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 2" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CTX3_LINE_PING_PONG" description="" id="RCSS_CSI2A_CTX3_LINE_PING_PONG" offset="0x7C" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 3 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 3" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CTX4_LINE_PING_PONG" description="" id="RCSS_CSI2A_CTX4_LINE_PING_PONG" offset="0x80" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 4 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 4" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CTX5_LINE_PING_PONG" description="" id="RCSS_CSI2A_CTX5_LINE_PING_PONG" offset="0x84" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 5 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 5" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CTX6_LINE_PING_PONG" description="" id="RCSS_CSI2A_CTX6_LINE_PING_PONG" offset="0x88" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 6 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 6" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CTX7_LINE_PING_PONG" description="" id="RCSS_CSI2A_CTX7_LINE_PING_PONG" offset="0x8C" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 7 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 7" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_PARITY_CTRL" description="" id="RCSS_CSI2A_PARITY_CTRL" offset="0x90" width="32">
    
  <bitfield begin="16" description="Enable Parity for CSI2 FIFO Memory. Write 0x1 : Parity is enabled" end="16" id="fifo_parity_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable Parity for CSI2 CTX Memory. Write 0x1 : Parity is enabled" end="0" id="ctx_parity_en" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_PARITY_STATUS" description="" id="RCSS_CSI2A_PARITY_STATUS" offset="0x94" width="32">
    
  <bitfield begin="22" description="CSI2 FIFO Memory Error Address at which Parity Error occurred" end="16" id="fifo_parity_addr" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="3" description="CSI2 CTX Memory Error Address at which Parity Error occurred" end="0" id="ctx_parity_addr" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CTX0_LINE_PING_PONG" description="" id="RCSS_CSI2B_CTX0_LINE_PING_PONG" offset="0x98" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 0 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 0" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CTX1_LINE_PING_PONG" description="" id="RCSS_CSI2B_CTX1_LINE_PING_PONG" offset="0x9C" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 1 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 1" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CTX2_LINE_PING_PONG" description="" id="RCSS_CSI2B_CTX2_LINE_PING_PONG" offset="0xA0" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 2 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 2" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CTX3_LINE_PING_PONG" description="" id="RCSS_CSI2B_CTX3_LINE_PING_PONG" offset="0xA4" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 3 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 3" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CTX4_LINE_PING_PONG" description="" id="RCSS_CSI2B_CTX4_LINE_PING_PONG" offset="0xA8" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 4 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 4" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CTX5_LINE_PING_PONG" description="" id="RCSS_CSI2B_CTX5_LINE_PING_PONG" offset="0xAC" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 5 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 5" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CTX6_LINE_PING_PONG" description="" id="RCSS_CSI2B_CTX6_LINE_PING_PONG" offset="0xB0" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 6 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 6" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CTX7_LINE_PING_PONG" description="" id="RCSS_CSI2B_CTX7_LINE_PING_PONG" offset="0xB4" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 7 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 7" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_PARITY_CTRL" description="" id="RCSS_CSI2B_PARITY_CTRL" offset="0xB8" width="32">
    
  <bitfield begin="16" description="Enable Parity for CSI2 FIFO Memory. Write 0x1 : Parity is enabled" end="16" id="fifo_parity_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable Parity for CSI2 CTX Memory. Write 0x1 : Parity is enabled" end="0" id="ctx_parity_en" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_PARITY_STATUS" description="" id="RCSS_CSI2B_PARITY_STATUS" offset="0xBC" width="32">
    
  <bitfield begin="22" description="CSI2 FIFO Memory Error Address at which Parity Error occurred" end="16" id="fifo_parity_addr" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="3" description="CSI2 CTX Memory Error Address at which Parity Error occurred" end="0" id="ctx_parity_addr" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_LANE0_CFG" description="" id="RCSS_CSI2A_LANE0_CFG" offset="0xC0" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy0_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy0_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy0_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy0_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy0_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy0_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx0_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx0_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx0_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx0_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx0_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx0_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx0_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx0_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx0_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx0_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx0_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx0_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx0_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx0_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_LANE1_CFG" description="" id="RCSS_CSI2A_LANE1_CFG" offset="0xC4" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy1_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy1_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy1_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy1_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy1_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy1_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx1_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx1_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx1_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx1_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx1_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx1_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx1_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx1_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx1_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx1_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx1_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx1_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx1_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx1_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_LANE2_CFG" description="" id="RCSS_CSI2A_LANE2_CFG" offset="0xC8" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy2_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy2_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy2_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy2_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy2_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy2_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx2_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx2_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx2_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx2_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx2_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx2_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx2_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx2_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx2_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx2_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_LANE3_CFG" description="" id="RCSS_CSI2A_LANE3_CFG" offset="0xCC" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy3_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy3_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy3_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy3_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy3_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy3_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx3_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx3_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx3_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx3_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx3_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx3_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx3_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx3_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx3_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx3_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx3_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx3_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx3_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx3_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_LANE4_CFG" description="" id="RCSS_CSI2A_LANE4_CFG" offset="0xD0" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy4_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy4_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy4_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy4_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy4_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy4_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx4_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx4_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx4_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx4_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx4_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx4_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx4_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx4_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx4_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx4_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx4_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx4_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx4_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx4_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_LANE0_CFG" description="" id="RCSS_CSI2B_LANE0_CFG" offset="0xD4" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy0_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy0_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy0_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy0_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy0_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy0_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx0_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx0_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx0_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx0_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx0_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx0_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx0_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx0_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx0_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx0_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx0_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx0_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx0_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx0_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_LANE1_CFG" description="" id="RCSS_CSI2B_LANE1_CFG" offset="0xD8" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy1_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy1_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy1_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy1_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy1_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy1_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx1_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx1_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx1_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx1_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx1_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx1_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx1_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx1_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx1_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx1_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx1_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx1_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx1_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx1_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_LANE2_CFG" description="" id="RCSS_CSI2B_LANE2_CFG" offset="0xDC" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy2_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy2_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy2_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy2_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy2_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy2_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx2_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx2_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx2_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx2_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx2_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx2_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx2_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx2_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx2_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx2_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_LANE3_CFG" description="" id="RCSS_CSI2B_LANE3_CFG" offset="0xE0" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy3_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy3_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy3_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy3_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy3_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy3_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx3_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx3_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx3_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx3_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx3_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx3_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx3_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx3_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx3_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx3_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx3_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx3_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx3_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx3_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_LANE4_CFG" description="" id="RCSS_CSI2B_LANE4_CFG" offset="0xE4" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy4_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy4_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy4_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy4_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy4_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy4_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx4_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx4_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx4_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx4_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx4_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx4_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx4_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx4_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx4_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx4_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx4_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx4_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx4_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx4_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_FIFO_MEMINIT" description="" id="RCSS_CSI2A_FIFO_MEMINIT" offset="0xE8" width="32">
    
  <bitfield begin="0" description="Write pulse bit field: Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_FIFO_MEMINIT_DONE" description="" id="RCSS_CSI2A_FIFO_MEMINIT_DONE" offset="0xEC" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_FIFO_MEMINIT_STATUS" description="" id="RCSS_CSI2A_FIFO_MEMINIT_STATUS" offset="0xF0" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CTX_MEMINIT" description="" id="RCSS_CSI2A_CTX_MEMINIT" offset="0xF4" width="32">
    
  <bitfield begin="0" description="Write pulse bit field: Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CTX_MEMINIT_DONE" description="" id="RCSS_CSI2A_CTX_MEMINIT_DONE" offset="0xF8" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_CTX_MEMINIT_STATUS" description="" id="RCSS_CSI2A_CTX_MEMINIT_STATUS" offset="0xFC" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_FIFO_MEMINIT" description="" id="RCSS_CSI2B_FIFO_MEMINIT" offset="0x100" width="32">
    
  <bitfield begin="0" description="Write pulse bit field: Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_FIFO_MEMINIT_DONE" description="" id="RCSS_CSI2B_FIFO_MEMINIT_DONE" offset="0x104" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_FIFO_MEMINIT_STATUS" description="" id="RCSS_CSI2B_FIFO_MEMINIT_STATUS" offset="0x108" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CTX_MEMINIT" description="" id="RCSS_CSI2B_CTX_MEMINIT" offset="0x10C" width="32">
    
  <bitfield begin="0" description="Write pulse bit field: Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CTX_MEMINIT_DONE" description="" id="RCSS_CSI2B_CTX_MEMINIT_DONE" offset="0x110" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_CTX_MEMINIT_STATUS" description="" id="RCSS_CSI2B_CTX_MEMINIT_STATUS" offset="0x114" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_BUS_SAFETY_CTRL" description="" id="RCSS_BUS_SAFETY_CTRL" offset="0x118" width="32">
    
  <bitfield begin="6" description="Option to clock gate the safety infrastructure is Safety is disabled" end="4" id="clk_disable" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_BUS_SAFETY_SEC_ERR_STAT0" description="" id="RCSS_BUS_SAFETY_SEC_ERR_STAT0" offset="0x11C" width="32">
    
  <bitfield begin="9" description="Refer to TPR12 Substem Microarch document for more details" end="9" id="RCSS_TPTC_A1_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="RCSS_TPTC_A0_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="7" id="RCSS_TPTC_A1_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to TPR12 Substem Microarch document for more details" end="6" id="RCSS_TPTC_A0_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="RCSS_MCASPC" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="RCSS_MCASPB" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="RCSS_MCASPA" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="RCSS_PCR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="RCSS_CSI2B_MDMA" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="RCSS_CSI2A_MDMA" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_RD_BUS_SAFETY_CTRL" description="" id="RCSS_TPTCA0_RD_BUS_SAFETY_CTRL" offset="0x120" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_RD_BUS_SAFETY_FI" description="" id="RCSS_TPTCA0_RD_BUS_SAFETY_FI" offset="0x124" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_RD_BUS_SAFETY_ERR" description="" id="RCSS_TPTCA0_RD_BUS_SAFETY_ERR" offset="0x128" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RCSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x12C" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="RCSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x130" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="RCSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x134" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_RD_BUS_SAFETY_CTRL" description="" id="RCSS_TPTCA1_RD_BUS_SAFETY_CTRL" offset="0x138" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_RD_BUS_SAFETY_FI" description="" id="RCSS_TPTCA1_RD_BUS_SAFETY_FI" offset="0x13C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_RD_BUS_SAFETY_ERR" description="" id="RCSS_TPTCA1_RD_BUS_SAFETY_ERR" offset="0x140" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RCSS_TPTCA1_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x144" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="RCSS_TPTCA1_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x148" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="RCSS_TPTCA1_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x14C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_WR_BUS_SAFETY_CTRL" description="" id="RCSS_TPTCA0_WR_BUS_SAFETY_CTRL" offset="0x150" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_WR_BUS_SAFETY_FI" description="" id="RCSS_TPTCA0_WR_BUS_SAFETY_FI" offset="0x154" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_WR_BUS_SAFETY_ERR" description="" id="RCSS_TPTCA0_WR_BUS_SAFETY_ERR" offset="0x158" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RCSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x15C" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="RCSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x160" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RCSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x164" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RCSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x168" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_WR_BUS_SAFETY_CTRL" description="" id="RCSS_TPTCA1_WR_BUS_SAFETY_CTRL" offset="0x16C" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_WR_BUS_SAFETY_FI" description="" id="RCSS_TPTCA1_WR_BUS_SAFETY_FI" offset="0x170" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_WR_BUS_SAFETY_ERR" description="" id="RCSS_TPTCA1_WR_BUS_SAFETY_ERR" offset="0x174" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RCSS_TPTCA1_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x178" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="RCSS_TPTCA1_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x17C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RCSS_TPTCA1_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x180" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTCA1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RCSS_TPTCA1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x184" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_MDMA_BUS_SAFETY_CTRL" description="" id="RCSS_CSI2A_MDMA_BUS_SAFETY_CTRL" offset="0x188" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_MDMA_BUS_SAFETY_FI" description="" id="RCSS_CSI2A_MDMA_BUS_SAFETY_FI" offset="0x18C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR" description="" id="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR" offset="0x190" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_DATA0" offset="0x194" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_CMD" description="" id="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_CMD" offset="0x198" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_WRITE" offset="0x19C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_READ" description="" id="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_READ" offset="0x1A0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RCSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1A4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_MDMA_BUS_SAFETY_CTRL" description="" id="RCSS_CSI2B_MDMA_BUS_SAFETY_CTRL" offset="0x1A8" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_MDMA_BUS_SAFETY_FI" description="" id="RCSS_CSI2B_MDMA_BUS_SAFETY_FI" offset="0x1AC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR" description="" id="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR" offset="0x1B0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1B4" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR_STAT_CMD" description="" id="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR_STAT_CMD" offset="0x1B8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR_STAT_WRITE" offset="0x1BC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR_STAT_READ" description="" id="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR_STAT_READ" offset="0x1C0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RCSS_CSI2B_MDMA_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1C4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_PCR_BUS_SAFETY_CTRL" description="" id="RCSS_PCR_BUS_SAFETY_CTRL" offset="0x1C8" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_PCR_BUS_SAFETY_FI" description="" id="RCSS_PCR_BUS_SAFETY_FI" offset="0x1CC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_PCR_BUS_SAFETY_ERR" description="" id="RCSS_PCR_BUS_SAFETY_ERR" offset="0x1D0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_PCR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RCSS_PCR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1D4" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_PCR_BUS_SAFETY_ERR_STAT_CMD" description="" id="RCSS_PCR_BUS_SAFETY_ERR_STAT_CMD" offset="0x1D8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_PCR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RCSS_PCR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x1DC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_PCR_BUS_SAFETY_ERR_STAT_READ" description="" id="RCSS_PCR_BUS_SAFETY_ERR_STAT_READ" offset="0x1E0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_PCR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RCSS_PCR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1E4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPA_BUS_SAFETY_CTRL" description="" id="RCSS_MCASPA_BUS_SAFETY_CTRL" offset="0x1E8" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPA_BUS_SAFETY_FI" description="" id="RCSS_MCASPA_BUS_SAFETY_FI" offset="0x1EC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPA_BUS_SAFETY_ERR" description="" id="RCSS_MCASPA_BUS_SAFETY_ERR" offset="0x1F0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPA_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RCSS_MCASPA_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1F4" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPA_BUS_SAFETY_ERR_STAT_CMD" description="" id="RCSS_MCASPA_BUS_SAFETY_ERR_STAT_CMD" offset="0x1F8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPA_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RCSS_MCASPA_BUS_SAFETY_ERR_STAT_WRITE" offset="0x1FC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPA_BUS_SAFETY_ERR_STAT_READ" description="" id="RCSS_MCASPA_BUS_SAFETY_ERR_STAT_READ" offset="0x200" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPA_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RCSS_MCASPA_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x204" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPB_BUS_SAFETY_CTRL" description="" id="RCSS_MCASPB_BUS_SAFETY_CTRL" offset="0x208" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPB_BUS_SAFETY_FI" description="" id="RCSS_MCASPB_BUS_SAFETY_FI" offset="0x20C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPB_BUS_SAFETY_ERR" description="" id="RCSS_MCASPB_BUS_SAFETY_ERR" offset="0x210" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPB_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RCSS_MCASPB_BUS_SAFETY_ERR_STAT_DATA0" offset="0x214" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPB_BUS_SAFETY_ERR_STAT_CMD" description="" id="RCSS_MCASPB_BUS_SAFETY_ERR_STAT_CMD" offset="0x218" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPB_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RCSS_MCASPB_BUS_SAFETY_ERR_STAT_WRITE" offset="0x21C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPB_BUS_SAFETY_ERR_STAT_READ" description="" id="RCSS_MCASPB_BUS_SAFETY_ERR_STAT_READ" offset="0x220" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPB_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RCSS_MCASPB_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x224" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPC_BUS_SAFETY_CTRL" description="" id="RCSS_MCASPC_BUS_SAFETY_CTRL" offset="0x228" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPC_BUS_SAFETY_FI" description="" id="RCSS_MCASPC_BUS_SAFETY_FI" offset="0x22C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPC_BUS_SAFETY_ERR" description="" id="RCSS_MCASPC_BUS_SAFETY_ERR" offset="0x230" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPC_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RCSS_MCASPC_BUS_SAFETY_ERR_STAT_DATA0" offset="0x234" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPC_BUS_SAFETY_ERR_STAT_CMD" description="" id="RCSS_MCASPC_BUS_SAFETY_ERR_STAT_CMD" offset="0x238" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPC_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RCSS_MCASPC_BUS_SAFETY_ERR_STAT_WRITE" offset="0x23C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPC_BUS_SAFETY_ERR_STAT_READ" description="" id="RCSS_MCASPC_BUS_SAFETY_ERR_STAT_READ" offset="0x240" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_MCASPC_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RCSS_MCASPC_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x244" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_SCIA_CTRL" description="" id="RCSS_SCIA_CTRL" offset="0x248" width="32">
    
  <bitfield begin="4" description="RCSS_SCIA RX DMA Clear. Write 0x1 to Clear the Receive DMA Request" end="4" id="DMA_RX_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="RCSS_SCIA TX DMA Clear. Write 0x1 to Clear the Transmit DMA Request" end="0" id="DMA_TX_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RCSS_GIO_CFG" description="" id="RCSS_GIO_CFG" offset="0x24C" width="32">
    
  <bitfield begin="31" description="bit0 : writing '1'  will slect negedge for pulse generation of GIO_PAD_INT0 to IRQ bit1 : writing '1'  will slect negedge for pulse generation of GIO_PAD_INT1to IRQ bit2: writing '1'  will slect negedge for pulse generation of GIO_PAD_INT2 to IRQ bit3 : writing '1'  will slect negedge for pulse generation of GIO_PAD_INT3 to IRQ bit4 : writing '1'  will slect negedge for pulse generation of GIO_PAD_INT4 to IRQ bit5 : writing '1'  will slect negedge for pulse generation of GIO_PAD_INT5 to IRQ bit6 : writing '1'  will slect negedge for pulse generation of GIO_PAD_INT6 to IRQ bit7 : writing '1'  will slect negedge for pulse generation of GIO_PAD_INT7 to IRQ" end="0" id="gio_config" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTC_BOUNDARY_CFG" description="" id="RCSS_TPTC_BOUNDARY_CFG" offset="0x250" width="32">
    
  <bitfield begin="13" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="8" id="tptc_a1_size" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="5" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="0" id="tptc_a0_size" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="RCSS_TPTC_XID_REORDER_CFG" description="" id="RCSS_TPTC_XID_REORDER_CFG" offset="0x254" width="32">
    
  <bitfield begin="8" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="8" id="tptc_a1_disable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="0" id="tptc_a0_disable" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DBG_ACK_CPU_CTRL" description="" id="DBG_ACK_CPU_CTRL" offset="0x258" width="32">
    
  <bitfield begin="0" description="Select the Processor Suspend that is used to Suspend the DSS Peripehrals 0: DSP 1:MSS CR5" end="0" id="sel" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DBG_ACK_CTL0" description="" id="DBG_ACK_CTL0" offset="0x25C" width="32">
    
  <bitfield begin="10" description="Enable Suspend of the peripheral.  0 : Peripheral not suspended  1: Peripehal Suspended" end="8" id="RCSS_ECAP" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Enable Suspend of the peripheral.  0 : Peripheral not suspended  1: Peripehal Suspended" end="4" id="RCSS_I2CB" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Enable Suspend of the peripheral.  0 : Peripheral not suspended  1: Peripehal Suspended" end="0" id="RCSS_I2CA" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW0" description="" id="HW_SPARE_RW0" offset="0xFD0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW1" description="" id="HW_SPARE_RW1" offset="0xFD4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW2" description="" id="HW_SPARE_RW2" offset="0xFD8" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW3" description="" id="HW_SPARE_RW3" offset="0xFDC" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO0" description="" id="HW_SPARE_RO0" offset="0xFE0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO1" description="" id="HW_SPARE_RO1" offset="0xFE4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO2" description="" id="HW_SPARE_RO2" offset="0xFE8" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO3" description="" id="HW_SPARE_RO3" offset="0xFEC" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_WPH" description="" id="HW_SPARE_WPH" offset="0xFF0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_wph" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_REC" description="" id="HW_SPARE_REC" offset="0xFF4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="31" id="hw_spare_rec31" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Reserved for HW R&amp;D" end="30" id="hw_spare_rec30" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved for HW R&amp;D" end="29" id="hw_spare_rec29" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Reserved for HW R&amp;D" end="28" id="hw_spare_rec28" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Reserved for HW R&amp;D" end="27" id="hw_spare_rec27" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Reserved for HW R&amp;D" end="26" id="hw_spare_rec26" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Reserved for HW R&amp;D" end="25" id="hw_spare_rec25" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Reserved for HW R&amp;D" end="24" id="hw_spare_rec24" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved for HW R&amp;D" end="23" id="hw_spare_rec23" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Reserved for HW R&amp;D" end="22" id="hw_spare_rec22" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Reserved for HW R&amp;D" end="21" id="hw_spare_rec21" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Reserved for HW R&amp;D" end="20" id="hw_spare_rec20" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Reserved for HW R&amp;D" end="19" id="hw_spare_rec19" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Reserved for HW R&amp;D" end="18" id="hw_spare_rec18" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Reserved for HW R&amp;D" end="17" id="hw_spare_rec17" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Reserved for HW R&amp;D" end="16" id="hw_spare_rec16" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved for HW R&amp;D" end="15" id="hw_spare_rec15" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Reserved for HW R&amp;D" end="14" id="hw_spare_rec14" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Reserved for HW R&amp;D" end="13" id="hw_spare_rec13" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Reserved for HW R&amp;D" end="12" id="hw_spare_rec12" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Reserved for HW R&amp;D" end="11" id="hw_spare_rec11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Reserved for HW R&amp;D" end="10" id="hw_spare_rec10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Reserved for HW R&amp;D" end="9" id="hw_spare_rec9" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Reserved for HW R&amp;D" end="8" id="hw_spare_rec8" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved for HW R&amp;D" end="7" id="hw_spare_rec7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Reserved for HW R&amp;D" end="6" id="hw_spare_rec6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Reserved for HW R&amp;D" end="5" id="hw_spare_rec5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Reserved for HW R&amp;D" end="4" id="hw_spare_rec4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Reserved for HW R&amp;D" end="3" id="hw_spare_rec3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Reserved for HW R&amp;D" end="2" id="hw_spare_rec2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Reserved for HW R&amp;D" end="1" id="hw_spare_rec1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rec0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK0" description="  - KICK0 component " id="LOCK0_KICK0" offset="0x1008" width="32">
    
  <bitfield begin="31" description=" - KICK0 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK1" description="  - KICK1 component " id="LOCK0_KICK1" offset="0x100C" width="32">
    
  <bitfield begin="31" description=" - KICK1 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="intr_raw_status" description=" Interrupt Raw Status/Set Register " id="intr_raw_status" offset="0x1010" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enabled_status_clear" description=" Interrupt Enabled Status/Clear register " id="intr_enabled_status_clear" offset="0x1014" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable" description=" Interrupt Enable register " id="intr_enable" offset="0x1018" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable_clear" description=" Interrupt Enable Clear register " id="intr_enable_clear" offset="0x101C" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="eoi" description=" EOI register " id="eoi" offset="0x1020" width="32">
    
  <bitfield begin="7" description="EOI vector value. Write this with interrupt distribution value in the chip." end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_address" description=" Fault Address register " id="fault_address" offset="0x1024" width="32">
    
  <bitfield begin="31" description="Fault Address." end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="fault_type_status" description=" Fault Type Status register " id="fault_type_status" offset="0x1028" width="32">
    
  <bitfield begin="6" description="Non-secure access." end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="fault_attr_status" description=" Fault Attribute Status register " id="fault_attr_status" offset="0x102C" width="32">
    
  <bitfield begin="31" description="XID." end="20" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Route ID." end="8" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="7" description="Privilege ID." end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_clear" description=" Fault Clear register " id="fault_clear" offset="0x1030" width="32">
    
  <bitfield begin="0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." end="0" id="" rwaccess="W" width="1"></bitfield>
  </register>
</module>
