Learning digital logic design and design verification using SystemVerilog.
