Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Feb 16 21:54:16 2023
| Host         : marc-System-Product-Name running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -file timing_summary.log
| Design       : falling_sand_game_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1293)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (145)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1293)
---------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: sw_i[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sw_i[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/base_address_reg_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GAME_STATE_CONTROLLER/tick_count_reg_reg[9]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: SYNC_PULSE_GENERATOR/SYNC_PULSE_CLK/clk_o_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: VRAM_RAM/ram_reg_1_0/CASCADEOUTB (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: VRAM_RAM/ram_reg_1_2/CASCADEOUTB (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: VRAM_RAM/ram_reg_1_4/CASCADEOUTB (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: VRAM_RAM/ram_reg_1_6/CASCADEOUTB (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: VRAM_RAM/ram_reg_1_8/CASCADEOUTB (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: VRAM_RAM/ram_reg_1_mux_sel_b_pos_0/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: VRAM_RAM/ram_reg_1_mux_sel_b_pos_1/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: VRAM_RAM/ram_reg_1_mux_sel_b_pos_2/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (145)
--------------------------------------------------
 There are 145 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.311        0.000                      0                  708        0.133        0.000                      0                  708        4.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.311        0.000                      0                  708        0.133        0.000                      0                  708        4.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 VRAM_RAM/ram_reg_1_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_STATE_RAM/ram_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 3.793ns (42.146%)  route 5.207ns (57.854%))
  Logic Levels:           5  (LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.606     5.127    VRAM_RAM/clk_i_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  VRAM_RAM/ram_reg_1_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.999 r  VRAM_RAM/ram_reg_1_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.064    VRAM_RAM/ram_reg_1_0_n_2
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.489 r  VRAM_RAM/ram_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.637    10.126    VRAM_RAM/ram_reg_1_1_n_68
    SLICE_X48Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.250 r  VRAM_RAM/FSM_sequential_state_reg[2]_i_11/O
                         net (fo=10, routed)          0.626    10.876    VRAM_RAM/ram_reg_1_7_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  VRAM_RAM/ram_reg_0_i_45/O
                         net (fo=3, routed)           0.767    11.767    GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/ram_reg_7
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.891 f  GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/ram_reg_0_i_21/O
                         net (fo=10, routed)          1.242    13.133    GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/ram_write_address[18]
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  GAME_STATE_CONTROLLER/CELLS_NEXT_STATE/ram_reg_2_i_3/O
                         net (fo=2, routed)           0.869    14.126    GAME_STATE_RAM/ram_reg_3_2[0]
    RAMB36_X2Y11         RAMB36E1                                     r  GAME_STATE_RAM/ram_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.484    14.825    GAME_STATE_RAM/clk_i_IBUF_BUFG
    RAMB36_X2Y11         RAMB36E1                                     r  GAME_STATE_RAM/ram_reg_2/CLKARDCLK
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.970    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.438    GAME_STATE_RAM/ram_reg_2
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 GAME_STATE_CONTROLLER/vram_write_address_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM_RAM/ram_reg_1_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.844%)  route 0.252ns (64.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.560     1.443    GAME_STATE_CONTROLLER/clk_i_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  GAME_STATE_CONTROLLER/vram_write_address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  GAME_STATE_CONTROLLER/vram_write_address_reg_reg[11]/Q
                         net (fo=23, routed)          0.252     1.837    VRAM_RAM/Q[11]
    RAMB36_X1Y6          RAMB36E1                                     r  VRAM_RAM/ram_reg_1_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.871     1.999    VRAM_RAM/clk_i_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  VRAM_RAM/ram_reg_1_4/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.704    VRAM_RAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y12  GAME_STATE_RAM/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y29  GAME_STATE_CONTROLLER/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y29  GAME_STATE_CONTROLLER/FSM_sequential_state_reg_reg[0]/C



