{
  "design": {
    "design_info": {
      "boundary_crc": "0x47D95D24642B8F8F",
      "device": "xc7a200tfbg676-2",
      "gen_directory": "../../../../DDCIP.gen/sources_1/bd/DDC_Block",
      "name": "DDC_Block",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "xlconcat_1": "",
      "xlconcat_2": "",
      "xlconstant_10": "",
      "xlconstant_160": "",
      "xlconstant_16bits0": "",
      "xlconstant_20": "",
      "xlconstant_40": "",
      "xlconstant_320": "",
      "xlconstant_7bits0": "",
      "xlconstant_80": "",
      "Double_D_register_0": "",
      "axis_variable_0": "",
      "axis_variable_1": "",
      "reg_to_axis_0": "",
      "reg_to_axis_1": "",
      "regmux_4_1_0": "",
      "regmux_8_1_0": "",
      "axis_mux_2_0": "",
      "byteswap_48_0": "",
      "axis_broadcaster_0": "",
      "axis_broadcaster_1": "",
      "axis_combiner_0": "",
      "axis_dwidth_converter_0": "",
      "axis_dwidth_converter_1": "",
      "axis_subset_converter_0": "",
      "axis_subset_converter_1": "",
      "axis_subset_converter_2": "",
      "cic_compiler_0": "",
      "cic_compiler_1": "",
      "cmpy_0": "",
      "dds_compiler_0": "",
      "fir_compiler_0": "",
      "LFSR_Random_Number_G_0": ""
    },
    "interface_ports": {
      "M_AXIS_DATA": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "DDC_Block_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "122880000"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "6",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M_AXIS_DATA_tdata",
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "M_AXIS_DATA_tvalid",
            "direction": "O"
          },
          "TREADY": {
            "physical_name": "M_AXIS_DATA_tready",
            "direction": "I"
          }
        }
      },
      "LOIQOut": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "DDC_Block_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "122880000"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "default_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "LOIQOut_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "LOIQOut_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "LOIQIn": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "DDC_Block_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "122880000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TID": {
            "physical_name": "LOIQIn_tid",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TDEST": {
            "physical_name": "LOIQIn_tdest",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TDATA": {
            "physical_name": "LOIQIn_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "LOIQIn_tkeep",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "LOIQIn_tlast",
            "direction": "I"
          },
          "TUSER": {
            "physical_name": "LOIQIn_tuser",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "LOIQIn_tvalid",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "LOIQIn_tready",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "ChanConfig": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "ChanFreq": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "CicInterp": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M_AXIS_DATA:LOIQOut:LOIQIn",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "rstn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "DDC_Block_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "122880000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "adc1": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "adc2": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "rstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "test_source": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "tx_samples": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "LOIQSel": {
        "direction": "I"
      },
      "Byteswap": {
        "direction": "I"
      }
    },
    "components": {
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "DDC_Block_xlconcat_1_0",
        "xci_path": "ip\\DDC_Block_xlconcat_1_0\\DDC_Block_xlconcat_1_0.xci",
        "inst_hier_path": "xlconcat_1"
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "DDC_Block_xlconcat_2_0",
        "xci_path": "ip\\DDC_Block_xlconcat_2_0\\DDC_Block_xlconcat_2_0.xci",
        "inst_hier_path": "xlconcat_2",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "xlconstant_10": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "DDC_Block_xlconstant_10_0",
        "xci_path": "ip\\DDC_Block_xlconstant_10_0\\DDC_Block_xlconstant_10_0.xci",
        "inst_hier_path": "xlconstant_10",
        "parameters": {
          "CONST_VAL": {
            "value": "10"
          },
          "CONST_WIDTH": {
            "value": "9"
          }
        }
      },
      "xlconstant_160": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "DDC_Block_xlconstant_160_0",
        "xci_path": "ip\\DDC_Block_xlconstant_160_0\\DDC_Block_xlconstant_160_0.xci",
        "inst_hier_path": "xlconstant_160",
        "parameters": {
          "CONST_VAL": {
            "value": "160"
          },
          "CONST_WIDTH": {
            "value": "9"
          }
        }
      },
      "xlconstant_16bits0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "DDC_Block_xlconstant_16bits0_0",
        "xci_path": "ip\\DDC_Block_xlconstant_16bits0_0\\DDC_Block_xlconstant_16bits0_0.xci",
        "inst_hier_path": "xlconstant_16bits0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_20": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "DDC_Block_xlconstant_20_0",
        "xci_path": "ip\\DDC_Block_xlconstant_20_0\\DDC_Block_xlconstant_20_0.xci",
        "inst_hier_path": "xlconstant_20",
        "parameters": {
          "CONST_VAL": {
            "value": "20"
          },
          "CONST_WIDTH": {
            "value": "9"
          }
        }
      },
      "xlconstant_40": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "DDC_Block_xlconstant_40_0",
        "xci_path": "ip\\DDC_Block_xlconstant_40_0\\DDC_Block_xlconstant_40_0.xci",
        "inst_hier_path": "xlconstant_40",
        "parameters": {
          "CONST_VAL": {
            "value": "40"
          },
          "CONST_WIDTH": {
            "value": "9"
          }
        }
      },
      "xlconstant_320": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "DDC_Block_xlconstant_320_0",
        "xci_path": "ip\\DDC_Block_xlconstant_320_0\\DDC_Block_xlconstant_320_0.xci",
        "inst_hier_path": "xlconstant_320",
        "parameters": {
          "CONST_VAL": {
            "value": "320"
          },
          "CONST_WIDTH": {
            "value": "9"
          }
        }
      },
      "xlconstant_7bits0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "DDC_Block_xlconstant_7bits0_0",
        "xci_path": "ip\\DDC_Block_xlconstant_7bits0_0\\DDC_Block_xlconstant_7bits0_0.xci",
        "inst_hier_path": "xlconstant_7bits0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "7"
          }
        }
      },
      "xlconstant_80": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "DDC_Block_xlconstant_80_0",
        "xci_path": "ip\\DDC_Block_xlconstant_80_0\\DDC_Block_xlconstant_80_0.xci",
        "inst_hier_path": "xlconstant_80",
        "parameters": {
          "CONST_VAL": {
            "value": "80"
          },
          "CONST_WIDTH": {
            "value": "9"
          }
        }
      },
      "Double_D_register_0": {
        "vlnv": "xilinx.com:module_ref:Double_D_register:1.0",
        "xci_name": "DDC_Block_Double_D_register_0_0",
        "xci_path": "ip\\DDC_Block_Double_D_register_0_0\\DDC_Block_Double_D_register_0_0.xci",
        "inst_hier_path": "Double_D_register_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "9"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Double_D_register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "din": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "8",
            "right": "0"
          }
        }
      },
      "axis_variable_0": {
        "vlnv": "xilinx.com:module_ref:axis_variable:1.0",
        "xci_name": "DDC_Block_axis_variable_0_0",
        "xci_path": "ip\\DDC_Block_axis_variable_0_0\\DDC_Block_axis_variable_0_0.xci",
        "inst_hier_path": "axis_variable_0",
        "parameters": {
          "AXIS_TDATA_WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_variable",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cfg_data": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "16",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "axis_variable_1": {
        "vlnv": "xilinx.com:module_ref:axis_variable:1.0",
        "xci_name": "DDC_Block_axis_variable_1_0",
        "xci_path": "ip\\DDC_Block_axis_variable_1_0\\DDC_Block_axis_variable_1_0.xci",
        "inst_hier_path": "axis_variable_1",
        "parameters": {
          "AXIS_TDATA_WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_variable",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cfg_data": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "16",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "reg_to_axis_0": {
        "vlnv": "xilinx.com:module_ref:reg_to_axis:1.0",
        "xci_name": "DDC_Block_reg_to_axis_0_0",
        "xci_path": "ip\\DDC_Block_reg_to_axis_0_0\\DDC_Block_reg_to_axis_0_0.xci",
        "inst_hier_path": "reg_to_axis_0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reg_to_axis",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "reg_to_axis_1": {
        "vlnv": "xilinx.com:module_ref:reg_to_axis:1.0",
        "xci_name": "DDC_Block_reg_to_axis_1_0",
        "xci_path": "ip\\DDC_Block_reg_to_axis_1_0\\DDC_Block_reg_to_axis_1_0.xci",
        "inst_hier_path": "reg_to_axis_1",
        "parameters": {
          "DIN_WIDTH": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reg_to_axis",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "32",
                "value_src": "ip_prop"
              }
            }
          },
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "regmux_4_1_0": {
        "vlnv": "xilinx.com:module_ref:regmux_4_1:1.0",
        "xci_name": "DDC_Block_regmux_4_1_0_0",
        "xci_path": "ip\\DDC_Block_regmux_4_1_0_0\\DDC_Block_regmux_4_1_0_0.xci",
        "inst_hier_path": "regmux_4_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "regmux_4_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "din0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "regmux_8_1_0": {
        "vlnv": "xilinx.com:module_ref:regmux_8_1:1.0",
        "xci_name": "DDC_Block_regmux_8_1_0_0",
        "xci_path": "ip\\DDC_Block_regmux_8_1_0_0\\DDC_Block_regmux_8_1_0_0.xci",
        "inst_hier_path": "regmux_8_1_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "9"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "regmux_8_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "din0": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "din1": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "din2": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "din3": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "din4": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "din5": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "din6": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "din7": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "8",
            "right": "0"
          }
        }
      },
      "axis_mux_2_0": {
        "vlnv": "xilinx.com:module_ref:axis_mux_2:1.0",
        "xci_name": "DDC_Block_axis_mux_2_0_0",
        "xci_path": "ip\\DDC_Block_axis_mux_2_0_0\\DDC_Block_axis_mux_2_0_0.xci",
        "inst_hier_path": "axis_mux_2_0",
        "parameters": {
          "CONSUME_ALL": {
            "value": "1"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "DEST_WIDTH": {
            "value": "0"
          },
          "KEEP_ENABLE": {
            "value": "false"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_mux_2",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "input_0_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "TID_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TID": {
                "physical_name": "input_0_axis_tid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TDEST": {
                "physical_name": "input_0_axis_tdest",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TDATA": {
                "physical_name": "input_0_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "input_0_axis_tkeep",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "input_0_axis_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "input_0_axis_tuser",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "input_0_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "input_0_axis_tready",
                "direction": "O"
              }
            }
          },
          "input_1_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "TID_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "TID": {
                "physical_name": "input_1_axis_tid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TDEST": {
                "physical_name": "input_1_axis_tdest",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TDATA": {
                "physical_name": "input_1_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "input_1_axis_tkeep",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "input_1_axis_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "input_1_axis_tuser",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "input_1_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "input_1_axis_tready",
                "direction": "O"
              }
            }
          },
          "output_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "TID_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TID": {
                "physical_name": "output_axis_tid",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TDEST": {
                "physical_name": "output_axis_tdest",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TDATA": {
                "physical_name": "output_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "output_axis_tkeep",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "output_axis_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "output_axis_tuser",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "output_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "output_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "input_0_axis:input_1_axis:output_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "sel": {
            "direction": "I"
          }
        }
      },
      "byteswap_48_0": {
        "vlnv": "xilinx.com:module_ref:byteswap_48:1.0",
        "xci_name": "DDC_Block_byteswap_48_0_0",
        "xci_path": "ip\\DDC_Block_byteswap_48_0_0\\DDC_Block_byteswap_48_0_0.xci",
        "inst_hier_path": "byteswap_48_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "byteswap_48",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "6",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "47",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "6",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "47",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "swap": {
            "direction": "I"
          }
        }
      },
      "axis_broadcaster_0": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "DDC_Block_axis_broadcaster_0_0",
        "xci_path": "ip\\DDC_Block_axis_broadcaster_0_0\\DDC_Block_axis_broadcaster_0_0.xci",
        "inst_hier_path": "axis_broadcaster_0",
        "parameters": {
          "M00_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[31:0]"
          }
        }
      },
      "axis_broadcaster_1": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "DDC_Block_axis_broadcaster_1_0",
        "xci_path": "ip\\DDC_Block_axis_broadcaster_1_0\\DDC_Block_axis_broadcaster_1_0.xci",
        "inst_hier_path": "axis_broadcaster_1",
        "parameters": {
          "HAS_TREADY": {
            "value": "0"
          },
          "M00_TDATA_REMAP": {
            "value": "tdata[23:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[47:24]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "3"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "6"
          }
        }
      },
      "axis_combiner_0": {
        "vlnv": "xilinx.com:ip:axis_combiner:1.1",
        "xci_name": "DDC_Block_axis_combiner_0_0",
        "xci_path": "ip\\DDC_Block_axis_combiner_0_0\\DDC_Block_axis_combiner_0_0.xci",
        "inst_hier_path": "axis_combiner_0",
        "parameters": {
          "NUM_SI": {
            "value": "2"
          }
        }
      },
      "axis_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "DDC_Block_axis_dwidth_converter_0_0",
        "xci_path": "ip\\DDC_Block_axis_dwidth_converter_0_0\\DDC_Block_axis_dwidth_converter_0_0.xci",
        "inst_hier_path": "axis_dwidth_converter_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "8"
          }
        }
      },
      "axis_dwidth_converter_1": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "DDC_Block_axis_dwidth_converter_1_0",
        "xci_path": "ip\\DDC_Block_axis_dwidth_converter_1_0\\DDC_Block_axis_dwidth_converter_1_0.xci",
        "inst_hier_path": "axis_dwidth_converter_1",
        "parameters": {
          "HAS_MI_TKEEP": {
            "value": "0"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "6"
          }
        }
      },
      "axis_subset_converter_0": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "DDC_Block_axis_subset_converter_0_0",
        "xci_path": "ip\\DDC_Block_axis_subset_converter_0_0\\DDC_Block_axis_subset_converter_0_0.xci",
        "inst_hier_path": "axis_subset_converter_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "3"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDATA_REMAP": {
            "value": "tdata[23:0]"
          }
        }
      },
      "axis_subset_converter_1": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "DDC_Block_axis_subset_converter_1_0",
        "xci_path": "ip\\DDC_Block_axis_subset_converter_1_0\\DDC_Block_axis_subset_converter_1_0.xci",
        "inst_hier_path": "axis_subset_converter_1",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDATA_REMAP": {
            "value": "tdata[29],tdata[29], tdata[29], tdata[29], tdata[29], tdata[29], tdata[29], tdata[29:5]"
          }
        }
      },
      "axis_subset_converter_2": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "DDC_Block_axis_subset_converter_1_1",
        "xci_path": "ip\\DDC_Block_axis_subset_converter_1_1\\DDC_Block_axis_subset_converter_1_1.xci",
        "inst_hier_path": "axis_subset_converter_2",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDATA_REMAP": {
            "value": "tdata[29],tdata[29], tdata[29], tdata[29], tdata[29], tdata[29], tdata[29], tdata[29:5]"
          }
        }
      },
      "cic_compiler_0": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "DDC_Block_cic_compiler_0_0",
        "xci_path": "ip\\DDC_Block_cic_compiler_0_0\\DDC_Block_cic_compiler_0_0.xci",
        "inst_hier_path": "cic_compiler_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "Differential_Delay": {
            "value": "1"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "40"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "24"
          },
          "Input_Sample_Frequency": {
            "value": "122.88"
          },
          "Maximum_Rate": {
            "value": "320"
          },
          "Minimum_Rate": {
            "value": "10"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "RateSpecification": {
            "value": "Frequency_Specification"
          },
          "SamplePeriod": {
            "value": "1"
          },
          "Sample_Rate_Changes": {
            "value": "Programmable"
          },
          "Use_Xtreme_DSP_Slice": {
            "value": "false"
          }
        }
      },
      "cic_compiler_1": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "DDC_Block_cic_compiler_1_0",
        "xci_path": "ip\\DDC_Block_cic_compiler_1_0\\DDC_Block_cic_compiler_1_0.xci",
        "inst_hier_path": "cic_compiler_1",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "Differential_Delay": {
            "value": "1"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "40"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "24"
          },
          "Input_Sample_Frequency": {
            "value": "122.88"
          },
          "Maximum_Rate": {
            "value": "320"
          },
          "Minimum_Rate": {
            "value": "10"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "RateSpecification": {
            "value": "Frequency_Specification"
          },
          "SamplePeriod": {
            "value": "1"
          },
          "Sample_Rate_Changes": {
            "value": "Programmable"
          },
          "Use_Xtreme_DSP_Slice": {
            "value": "false"
          }
        }
      },
      "cmpy_0": {
        "vlnv": "xilinx.com:ip:cmpy:6.0",
        "xci_name": "DDC_Block_cmpy_0_0",
        "xci_path": "ip\\DDC_Block_cmpy_0_0\\DDC_Block_cmpy_0_0.xci",
        "inst_hier_path": "cmpy_0",
        "parameters": {
          "APortWidth": {
            "value": "16"
          },
          "BPortWidth": {
            "value": "16"
          },
          "MinimumLatency": {
            "value": "6"
          },
          "OptimizeGoal": {
            "value": "Resources"
          },
          "OutputWidth": {
            "value": "24"
          },
          "RoundMode": {
            "value": "Random_Rounding"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "DDC_Block_dds_compiler_0_0",
        "xci_path": "ip\\DDC_Block_dds_compiler_0_0\\DDC_Block_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "Amplitude_Mode": {
            "value": "Full_Range"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "122.88"
          },
          "Frequency_Resolution": {
            "value": "0.05"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "8"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "System_Parameters"
          },
          "Phase_Increment": {
            "value": "Streaming"
          },
          "Phase_Width": {
            "value": "32"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "95"
          }
        }
      },
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "DDC_Block_fir_compiler_0_0",
        "xci_path": "ip\\DDC_Block_fir_compiler_0_0\\DDC_Block_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "CoefficientVector": {
            "value": "6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"
          },
          "Coefficient_Fanout": {
            "value": "true"
          },
          "Coefficient_File": {
            "value": "../../../../../../../../sources/coefficientfiles/tx1024cfirImpulse.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "20"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "18"
          },
          "ColumnConfig": {
            "value": "13"
          },
          "Control_Broadcast_Fanout": {
            "value": "true"
          },
          "Control_Column_Fanout": {
            "value": "true"
          },
          "Control_LUT_Pipeline": {
            "value": "true"
          },
          "Control_Path_Fanout": {
            "value": "true"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Path_Broadcast": {
            "value": "false"
          },
          "Data_Path_Fanout": {
            "value": "true"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "25"
          },
          "Decimation_Rate": {
            "value": "8"
          },
          "Disable_Half_Band_Centre_Tap": {
            "value": "false"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Interpolation_Rate": {
            "value": "1"
          },
          "M_DATA_Has_TREADY": {
            "value": "true"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "No_BRAM_Read_First_Mode": {
            "value": "true"
          },
          "No_SRL_Attributes": {
            "value": "false"
          },
          "Number_Channels": {
            "value": "2"
          },
          "Optimal_Column_Lengths": {
            "value": "true"
          },
          "Optimization_Goal": {
            "value": "Speed"
          },
          "Optimization_List": {
            "value": "Data_Path_Fanout,Pre-Adder_Pipeline,Coefficient_Fanout,Control_Path_Fanout,Control_Column_Fanout,Control_Broadcast_Fanout,Control_LUT_Pipeline,No_BRAM_Read_First_Mode,Optimal_Column_Lengths,Other"
          },
          "Optimization_Selection": {
            "value": "All"
          },
          "Other": {
            "value": "true"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "27"
          },
          "Pre_Adder_Pipeline": {
            "value": "true"
          },
          "Quantization": {
            "value": "Quantize_Only"
          },
          "RateSpecification": {
            "value": "Frequency_Specification"
          },
          "S_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Sample_Frequency": {
            "value": "12.288"
          },
          "Select_Pattern": {
            "value": "All"
          },
          "Zero_Pack_Factor": {
            "value": "1"
          }
        }
      },
      "LFSR_Random_Number_G_0": {
        "vlnv": "xilinx.com:module_ref:LFSR_Random_Number_Generator:1.0",
        "xci_name": "DDC_Block_LFSR_Random_Number_G_0_0",
        "xci_path": "ip\\DDC_Block_LFSR_Random_Number_G_0_0\\DDC_Block_LFSR_Random_Number_G_0_0.xci",
        "inst_hier_path": "LFSR_Random_Number_G_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LFSR_Random_Number_Generator",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "DDC_Block_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "LFSR_Random_Number_G_0_m_axis": {
        "interface_ports": [
          "cmpy_0/S_AXIS_CTRL",
          "LFSR_Random_Number_G_0/m_axis"
        ]
      },
      "LOIQIn_1": {
        "interface_ports": [
          "LOIQIn",
          "axis_mux_2_0/input_1_axis"
        ]
      },
      "axis_broadcaster_0_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M00_AXIS",
          "axis_mux_2_0/input_0_axis"
        ]
      },
      "axis_broadcaster_0_M01_AXIS": {
        "interface_ports": [
          "LOIQOut",
          "axis_broadcaster_0/M01_AXIS"
        ]
      },
      "axis_broadcaster_1_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_1/M00_AXIS",
          "cic_compiler_1/S_AXIS_DATA"
        ]
      },
      "axis_broadcaster_1_M01_AXIS": {
        "interface_ports": [
          "axis_broadcaster_1/M01_AXIS",
          "cic_compiler_0/S_AXIS_DATA"
        ]
      },
      "axis_combiner_0_M_AXIS": {
        "interface_ports": [
          "axis_combiner_0/M_AXIS",
          "axis_dwidth_converter_0/S_AXIS"
        ]
      },
      "axis_dwidth_converter_0_M_AXIS": {
        "interface_ports": [
          "axis_dwidth_converter_0/M_AXIS",
          "fir_compiler_0/S_AXIS_DATA"
        ]
      },
      "axis_dwidth_converter_1_M_AXIS": {
        "interface_ports": [
          "axis_dwidth_converter_1/M_AXIS",
          "byteswap_48_0/s_axis"
        ]
      },
      "axis_mux_2_0_output_axis": {
        "interface_ports": [
          "axis_mux_2_0/output_axis",
          "cmpy_0/S_AXIS_B"
        ]
      },
      "axis_subset_converter_0_M_AXIS": {
        "interface_ports": [
          "axis_subset_converter_0/M_AXIS",
          "axis_dwidth_converter_1/S_AXIS"
        ]
      },
      "axis_subset_converter_1_M_AXIS": {
        "interface_ports": [
          "axis_subset_converter_1/M_AXIS",
          "axis_combiner_0/S00_AXIS"
        ]
      },
      "axis_subset_converter_2_M_AXIS": {
        "interface_ports": [
          "axis_subset_converter_2/M_AXIS",
          "axis_combiner_0/S01_AXIS"
        ]
      },
      "axis_variable_0_m_axis": {
        "interface_ports": [
          "axis_variable_0/m_axis",
          "cic_compiler_1/S_AXIS_CONFIG"
        ]
      },
      "axis_variable_1_m_axis": {
        "interface_ports": [
          "axis_variable_1/m_axis",
          "cic_compiler_0/S_AXIS_CONFIG"
        ]
      },
      "byteswap_48_0_m_axis": {
        "interface_ports": [
          "M_AXIS_DATA",
          "byteswap_48_0/m_axis"
        ]
      },
      "cic_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_0/M_AXIS_DATA",
          "axis_subset_converter_2/S_AXIS"
        ]
      },
      "cic_compiler_1_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_1/M_AXIS_DATA",
          "axis_subset_converter_1/S_AXIS"
        ]
      },
      "cmpy_0_M_AXIS_DOUT": {
        "interface_ports": [
          "cmpy_0/M_AXIS_DOUT",
          "axis_broadcaster_1/S_AXIS"
        ]
      },
      "dds_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "dds_compiler_0/M_AXIS_DATA",
          "axis_broadcaster_0/S_AXIS"
        ]
      },
      "fir_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_0/M_AXIS_DATA",
          "axis_subset_converter_0/S_AXIS"
        ]
      },
      "reg_to_axis_0_m_axis": {
        "interface_ports": [
          "dds_compiler_0/S_AXIS_PHASE",
          "reg_to_axis_0/m_axis"
        ]
      },
      "reg_to_axis_1_m_axis": {
        "interface_ports": [
          "cmpy_0/S_AXIS_A",
          "reg_to_axis_1/m_axis"
        ]
      }
    },
    "nets": {
      "Byteswap_1": {
        "ports": [
          "Byteswap",
          "byteswap_48_0/swap"
        ]
      },
      "ChanFreq_1": {
        "ports": [
          "ChanFreq",
          "reg_to_axis_0/data_in"
        ]
      },
      "CicInterp_1": {
        "ports": [
          "CicInterp",
          "regmux_8_1_0/sel"
        ]
      },
      "Double_D_register_0_dout": {
        "ports": [
          "Double_D_register_0/dout",
          "xlconcat_1/In0"
        ]
      },
      "LOIQSel_1": {
        "ports": [
          "LOIQSel",
          "axis_mux_2_0/sel"
        ]
      },
      "aclk_1": {
        "ports": [
          "aclk",
          "Double_D_register_0/aclk",
          "axis_variable_0/aclk",
          "axis_variable_1/aclk",
          "reg_to_axis_0/aclk",
          "reg_to_axis_1/aclk",
          "regmux_4_1_0/aclk",
          "regmux_8_1_0/aclk",
          "axis_mux_2_0/clk",
          "byteswap_48_0/aclk",
          "axis_broadcaster_0/aclk",
          "axis_broadcaster_1/aclk",
          "axis_combiner_0/aclk",
          "axis_dwidth_converter_0/aclk",
          "axis_dwidth_converter_1/aclk",
          "axis_subset_converter_0/aclk",
          "axis_subset_converter_1/aclk",
          "axis_subset_converter_2/aclk",
          "cic_compiler_0/aclk",
          "cic_compiler_1/aclk",
          "cmpy_0/aclk",
          "dds_compiler_0/aclk",
          "fir_compiler_0/aclk",
          "LFSR_Random_Number_G_0/aclk"
        ]
      },
      "adc1_1": {
        "ports": [
          "adc1",
          "regmux_4_1_0/din0"
        ]
      },
      "adc2_1": {
        "ports": [
          "adc2",
          "regmux_4_1_0/din1"
        ]
      },
      "regmux_4_1_0_dout": {
        "ports": [
          "regmux_4_1_0/dout",
          "xlconcat_2/In0"
        ]
      },
      "regmux_8_1_0_dout": {
        "ports": [
          "regmux_8_1_0/dout",
          "Double_D_register_0/din"
        ]
      },
      "rstn_1": {
        "ports": [
          "rstn",
          "axis_variable_0/aresetn",
          "axis_variable_1/aresetn",
          "regmux_4_1_0/resetn",
          "regmux_8_1_0/resetn",
          "axis_mux_2_0/rstn",
          "byteswap_48_0/aresetn",
          "axis_broadcaster_0/aresetn",
          "axis_broadcaster_1/aresetn",
          "axis_combiner_0/aresetn",
          "axis_dwidth_converter_0/aresetn",
          "axis_dwidth_converter_1/aresetn",
          "axis_subset_converter_0/aresetn",
          "axis_subset_converter_1/aresetn",
          "axis_subset_converter_2/aresetn",
          "cic_compiler_0/aresetn",
          "cic_compiler_1/aresetn",
          "dds_compiler_0/aresetn",
          "fir_compiler_0/aresetn",
          "LFSR_Random_Number_G_0/aresetn"
        ]
      },
      "sel_0_1": {
        "ports": [
          "ChanConfig",
          "regmux_4_1_0/sel"
        ]
      },
      "test_source_1": {
        "ports": [
          "test_source",
          "regmux_4_1_0/din2"
        ]
      },
      "tx_samples_1": {
        "ports": [
          "tx_samples",
          "regmux_4_1_0/din3"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "axis_variable_0/cfg_data",
          "axis_variable_1/cfg_data"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "reg_to_axis_1/data_in"
        ]
      },
      "xlconstant_10_dout": {
        "ports": [
          "xlconstant_10/dout",
          "regmux_8_1_0/din6",
          "regmux_8_1_0/din7"
        ]
      },
      "xlconstant_160_dout": {
        "ports": [
          "xlconstant_160/dout",
          "regmux_8_1_0/din2"
        ]
      },
      "xlconstant_16bits0_dout": {
        "ports": [
          "xlconstant_16bits0/dout",
          "xlconcat_2/In1"
        ]
      },
      "xlconstant_20_dout": {
        "ports": [
          "xlconstant_20/dout",
          "regmux_8_1_0/din5"
        ]
      },
      "xlconstant_320_dout": {
        "ports": [
          "xlconstant_320/dout",
          "regmux_8_1_0/din0",
          "regmux_8_1_0/din1"
        ]
      },
      "xlconstant_40_dout": {
        "ports": [
          "xlconstant_40/dout",
          "regmux_8_1_0/din4"
        ]
      },
      "xlconstant_7bits0_dout": {
        "ports": [
          "xlconstant_7bits0/dout",
          "xlconcat_1/In1"
        ]
      },
      "xlconstant_80_dout": {
        "ports": [
          "xlconstant_80/dout",
          "regmux_8_1_0/din3"
        ]
      }
    }
  }
}