Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Apr  7 17:09:54 2025
| Host         : Toni-HP-ProBook running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1           
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.019      -21.273                     35                  907        0.165        0.000                      0                  907        3.750        0.000                       0                   196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.019      -21.273                     35                  907        0.165        0.000                      0                  907        3.750        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           35  Failing Endpoints,  Worst Slack       -1.019ns,  Total Violation      -21.273ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.019ns  (required time - arrival time)
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.053ns  (logic 4.059ns (36.724%)  route 6.994ns (63.276%))
  Logic Levels:           21  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 r  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         0.893     6.586    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.710 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.241     7.951    connectIDecode/reg_file_reg_r1_0_31_0_5/ADDRC0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.075 f  connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=11, routed)          1.057     9.133    connectIFetch/rd1[5]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  connectIFetch/i__carry_i_2/O
                         net (fo=1, routed)           0.848    10.105    connectExecute/DI[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.503 r  connectExecute/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    connectExecute/result0_inferred__4/i__carry_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  connectExecute/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    connectExecute/result0_inferred__4/i__carry__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  connectExecute/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    connectExecute/result0_inferred__4/i__carry__1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 f  connectExecute/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=2, routed)           1.019    11.863    connectIFetch/CO[0]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.987 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.149    12.136    connectIFetch/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    12.260 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=2, routed)           0.321    12.581    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  connectIFetch/plusOp_carry_i_8/O
                         net (fo=2, routed)           0.561    13.267    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    13.391 r  connectIFetch/plusOp_carry_i_5_comp_1/O
                         net (fo=1, routed)           0.602    13.993    connectIFetch/PCSrc_repN
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.117 r  connectIFetch/plusOp_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    14.117    connectExecute/S[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.667 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.009    14.676    connectExecute/plusOp_carry_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.790 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.790    connectExecute/plusOp_carry__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.904 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.904    connectExecute/plusOp_carry__1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.018    connectExecute/plusOp_carry__2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.132    connectExecute/plusOp_carry__3_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.246    connectExecute/plusOp_carry__4_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  connectExecute/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.360    connectExecute/plusOp_carry__5_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.694 r  connectExecute/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.292    15.986    connectIFetch/mux0_addr[29]
    SLICE_X7Y81          LUT3 (Prop_lut3_I2_O)        0.303    16.289 r  connectIFetch/pc_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    16.289    connectIFetch/pc_in[30]
    SLICE_X7Y81          FDRE                                         r  connectIFetch/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.593    15.016    connectIFetch/CLK
    SLICE_X7Y81          FDRE                                         r  connectIFetch/pc_reg_reg[30]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.031    15.270    connectIFetch/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                 -1.019    

Slack (VIOLATED) :        -0.917ns  (required time - arrival time)
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.951ns  (logic 3.963ns (36.189%)  route 6.988ns (63.811%))
  Logic Levels:           21  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 r  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         0.893     6.586    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.710 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.241     7.951    connectIDecode/reg_file_reg_r1_0_31_0_5/ADDRC0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.075 f  connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=11, routed)          1.057     9.133    connectIFetch/rd1[5]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  connectIFetch/i__carry_i_2/O
                         net (fo=1, routed)           0.848    10.105    connectExecute/DI[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.503 r  connectExecute/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    connectExecute/result0_inferred__4/i__carry_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  connectExecute/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    connectExecute/result0_inferred__4/i__carry__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  connectExecute/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    connectExecute/result0_inferred__4/i__carry__1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 f  connectExecute/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=2, routed)           1.019    11.863    connectIFetch/CO[0]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.987 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.149    12.136    connectIFetch/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    12.260 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=2, routed)           0.321    12.581    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  connectIFetch/plusOp_carry_i_8/O
                         net (fo=2, routed)           0.561    13.267    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    13.391 r  connectIFetch/plusOp_carry_i_5_comp_1/O
                         net (fo=1, routed)           0.602    13.993    connectIFetch/PCSrc_repN
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.117 r  connectIFetch/plusOp_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    14.117    connectExecute/S[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.667 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.009    14.676    connectExecute/plusOp_carry_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.790 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.790    connectExecute/plusOp_carry__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.904 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.904    connectExecute/plusOp_carry__1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.018    connectExecute/plusOp_carry__2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.132    connectExecute/plusOp_carry__3_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.246    connectExecute/plusOp_carry__4_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  connectExecute/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.360    connectExecute/plusOp_carry__5_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.599 r  connectExecute/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.287    15.886    connectIFetch/mux0_addr[30]
    SLICE_X7Y81          LUT3 (Prop_lut3_I2_O)        0.302    16.188 r  connectIFetch/pc_reg[31]_i_3/O
                         net (fo=1, routed)           0.000    16.188    connectIFetch/pc_in[31]
    SLICE_X7Y81          FDRE                                         r  connectIFetch/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.593    15.016    connectIFetch/CLK
    SLICE_X7Y81          FDRE                                         r  connectIFetch/pc_reg_reg[31]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.031    15.270    connectIFetch/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -16.188    
  -------------------------------------------------------------------
                         slack                                 -0.917    

Slack (VIOLATED) :        -0.911ns  (required time - arrival time)
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.942ns  (logic 3.945ns (36.054%)  route 6.997ns (63.946%))
  Logic Levels:           20  (CARRY4=11 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 r  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         0.893     6.586    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.710 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.241     7.951    connectIDecode/reg_file_reg_r1_0_31_0_5/ADDRC0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.075 f  connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=11, routed)          1.057     9.133    connectIFetch/rd1[5]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  connectIFetch/i__carry_i_2/O
                         net (fo=1, routed)           0.848    10.105    connectExecute/DI[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.503 r  connectExecute/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    connectExecute/result0_inferred__4/i__carry_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  connectExecute/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    connectExecute/result0_inferred__4/i__carry__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  connectExecute/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    connectExecute/result0_inferred__4/i__carry__1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 f  connectExecute/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=2, routed)           1.019    11.863    connectIFetch/CO[0]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.987 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.149    12.136    connectIFetch/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    12.260 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=2, routed)           0.321    12.581    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  connectIFetch/plusOp_carry_i_8/O
                         net (fo=2, routed)           0.561    13.267    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    13.391 r  connectIFetch/plusOp_carry_i_5_comp_1/O
                         net (fo=1, routed)           0.602    13.993    connectIFetch/PCSrc_repN
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.117 r  connectIFetch/plusOp_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    14.117    connectExecute/S[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.667 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.009    14.676    connectExecute/plusOp_carry_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.790 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.790    connectExecute/plusOp_carry__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.904 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.904    connectExecute/plusOp_carry__1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.018    connectExecute/plusOp_carry__2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.132    connectExecute/plusOp_carry__3_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.246    connectExecute/plusOp_carry__4_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.580 r  connectExecute/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.295    15.875    connectIFetch/mux0_addr[25]
    SLICE_X7Y80          LUT3 (Prop_lut3_I2_O)        0.303    16.178 r  connectIFetch/pc_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    16.178    connectIFetch/pc_in[26]
    SLICE_X7Y80          FDRE                                         r  connectIFetch/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.592    15.015    connectIFetch/CLK
    SLICE_X7Y80          FDRE                                         r  connectIFetch/pc_reg_reg[26]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.029    15.267    connectIFetch/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -16.179    
  -------------------------------------------------------------------
                         slack                                 -0.911    

Slack (VIOLATED) :        -0.901ns  (required time - arrival time)
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.936ns  (logic 3.943ns (36.055%)  route 6.993ns (63.945%))
  Logic Levels:           21  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 r  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         0.893     6.586    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.710 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.241     7.951    connectIDecode/reg_file_reg_r1_0_31_0_5/ADDRC0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.075 f  connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=11, routed)          1.057     9.133    connectIFetch/rd1[5]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  connectIFetch/i__carry_i_2/O
                         net (fo=1, routed)           0.848    10.105    connectExecute/DI[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.503 r  connectExecute/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    connectExecute/result0_inferred__4/i__carry_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  connectExecute/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    connectExecute/result0_inferred__4/i__carry__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  connectExecute/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    connectExecute/result0_inferred__4/i__carry__1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 f  connectExecute/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=2, routed)           1.019    11.863    connectIFetch/CO[0]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.987 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.149    12.136    connectIFetch/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    12.260 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=2, routed)           0.321    12.581    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  connectIFetch/plusOp_carry_i_8/O
                         net (fo=2, routed)           0.561    13.267    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    13.391 r  connectIFetch/plusOp_carry_i_5_comp_1/O
                         net (fo=1, routed)           0.602    13.993    connectIFetch/PCSrc_repN
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.117 r  connectIFetch/plusOp_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    14.117    connectExecute/S[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.667 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.009    14.676    connectExecute/plusOp_carry_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.790 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.790    connectExecute/plusOp_carry__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.904 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.904    connectExecute/plusOp_carry__1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.018    connectExecute/plusOp_carry__2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.132    connectExecute/plusOp_carry__3_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.246    connectExecute/plusOp_carry__4_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.360 r  connectExecute/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.360    connectExecute/plusOp_carry__5_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.582 r  connectExecute/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.292    15.874    connectIFetch/mux0_addr[28]
    SLICE_X7Y81          LUT3 (Prop_lut3_I2_O)        0.299    16.173 r  connectIFetch/pc_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    16.173    connectIFetch/pc_in[29]
    SLICE_X7Y81          FDRE                                         r  connectIFetch/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.593    15.016    connectIFetch/CLK
    SLICE_X7Y81          FDRE                                         r  connectIFetch/pc_reg_reg[29]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.032    15.271    connectIFetch/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -16.173    
  -------------------------------------------------------------------
                         slack                                 -0.901    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.917ns  (logic 3.927ns (35.970%)  route 6.990ns (64.030%))
  Logic Levels:           20  (CARRY4=11 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 r  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         0.893     6.586    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.710 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.241     7.951    connectIDecode/reg_file_reg_r1_0_31_0_5/ADDRC0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.075 f  connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=11, routed)          1.057     9.133    connectIFetch/rd1[5]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  connectIFetch/i__carry_i_2/O
                         net (fo=1, routed)           0.848    10.105    connectExecute/DI[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.503 r  connectExecute/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    connectExecute/result0_inferred__4/i__carry_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  connectExecute/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    connectExecute/result0_inferred__4/i__carry__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  connectExecute/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    connectExecute/result0_inferred__4/i__carry__1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 f  connectExecute/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=2, routed)           1.019    11.863    connectIFetch/CO[0]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.987 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.149    12.136    connectIFetch/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    12.260 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=2, routed)           0.321    12.581    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  connectIFetch/plusOp_carry_i_8/O
                         net (fo=2, routed)           0.561    13.267    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    13.391 r  connectIFetch/plusOp_carry_i_5_comp_1/O
                         net (fo=1, routed)           0.602    13.993    connectIFetch/PCSrc_repN
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.117 r  connectIFetch/plusOp_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    14.117    connectExecute/S[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.667 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.009    14.676    connectExecute/plusOp_carry_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.790 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.790    connectExecute/plusOp_carry__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.904 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.904    connectExecute/plusOp_carry__1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.018    connectExecute/plusOp_carry__2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.132    connectExecute/plusOp_carry__3_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.246    connectExecute/plusOp_carry__4_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.559 r  connectExecute/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.289    15.848    connectIFetch/mux0_addr[27]
    SLICE_X7Y80          LUT3 (Prop_lut3_I2_O)        0.306    16.154 r  connectIFetch/pc_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    16.154    connectIFetch/pc_in[28]
    SLICE_X7Y80          FDRE                                         r  connectIFetch/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.592    15.015    connectIFetch/CLK
    SLICE_X7Y80          FDRE                                         r  connectIFetch/pc_reg_reg[28]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.031    15.269    connectIFetch/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -16.154    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.895ns  (logic 3.735ns (34.282%)  route 7.160ns (65.718%))
  Logic Levels:           19  (CARRY4=10 LUT4=1 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 r  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         0.893     6.586    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.710 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.241     7.951    connectIDecode/reg_file_reg_r1_0_31_0_5/ADDRC0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.075 f  connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=11, routed)          1.057     9.133    connectIFetch/rd1[5]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  connectIFetch/i__carry_i_2/O
                         net (fo=1, routed)           0.848    10.105    connectExecute/DI[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.503 r  connectExecute/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    connectExecute/result0_inferred__4/i__carry_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  connectExecute/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    connectExecute/result0_inferred__4/i__carry__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  connectExecute/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    connectExecute/result0_inferred__4/i__carry__1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 f  connectExecute/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=2, routed)           1.019    11.863    connectIFetch/CO[0]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.987 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.149    12.136    connectIFetch/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    12.260 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=2, routed)           0.321    12.581    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  connectIFetch/plusOp_carry_i_8/O
                         net (fo=2, routed)           0.561    13.267    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    13.391 r  connectIFetch/plusOp_carry_i_5_comp_1/O
                         net (fo=1, routed)           0.602    13.993    connectIFetch/PCSrc_repN
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.117 r  connectIFetch/plusOp_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    14.117    connectExecute/S[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.667 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.009    14.676    connectExecute/plusOp_carry_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.790 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.790    connectExecute/plusOp_carry__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.904 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.904    connectExecute/plusOp_carry__1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.018    connectExecute/plusOp_carry__2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.132    connectExecute/plusOp_carry__3_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.371 r  connectExecute/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.459    15.830    connectIFetch/mux0_addr[22]
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.302    16.132 r  connectIFetch/pc_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    16.132    connectIFetch/pc_in[23]
    SLICE_X3Y80          FDRE                                         r  connectIFetch/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.594    15.017    connectIFetch/CLK
    SLICE_X3Y80          FDRE                                         r  connectIFetch/pc_reg_reg[23]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.031    15.271    connectIFetch/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -16.132    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.812ns  (required time - arrival time)
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/pc_reg_reg[2]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.685ns  (logic 2.718ns (25.437%)  route 7.967ns (74.563%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 r  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         0.893     6.586    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.710 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.241     7.951    connectIDecode/reg_file_reg_r1_0_31_0_5/ADDRC0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.075 f  connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=11, routed)          1.057     9.133    connectIFetch/rd1[5]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  connectIFetch/i__carry_i_2/O
                         net (fo=1, routed)           0.848    10.105    connectExecute/DI[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.503 r  connectExecute/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    connectExecute/result0_inferred__4/i__carry_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  connectExecute/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    connectExecute/result0_inferred__4/i__carry__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  connectExecute/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    connectExecute/result0_inferred__4/i__carry__1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 f  connectExecute/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=2, routed)           1.019    11.863    connectIFetch/CO[0]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.987 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.149    12.136    connectIFetch/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    12.260 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=2, routed)           0.321    12.581    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  connectIFetch/plusOp_carry_i_8/O
                         net (fo=2, routed)           0.561    13.267    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    13.391 r  connectIFetch/plusOp_carry_i_5_comp_1/O
                         net (fo=1, routed)           0.602    13.993    connectIFetch/PCSrc_repN
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.117 r  connectIFetch/plusOp_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    14.117    connectExecute/S[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.344 r  connectExecute/plusOp_carry/O[1]
                         net (fo=1, routed)           0.710    15.054    connectIFetch/mux0_addr[1]
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.303    15.357 r  connectIFetch/pc_reg[2]_i_1/O
                         net (fo=2, routed)           0.565    15.922    connectIFetch/pc_in_0[2]
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.936    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[2]_replica/C
                         clock pessimism              0.277    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)       -0.067    15.110    connectIFetch/pc_reg_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -15.922    
  -------------------------------------------------------------------
                         slack                                 -0.812    

Slack (VIOLATED) :        -0.808ns  (required time - arrival time)
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.842ns  (logic 3.849ns (35.501%)  route 6.993ns (64.499%))
  Logic Levels:           20  (CARRY4=11 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 r  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         0.893     6.586    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.710 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.241     7.951    connectIDecode/reg_file_reg_r1_0_31_0_5/ADDRC0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.075 f  connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=11, routed)          1.057     9.133    connectIFetch/rd1[5]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  connectIFetch/i__carry_i_2/O
                         net (fo=1, routed)           0.848    10.105    connectExecute/DI[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.503 r  connectExecute/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    connectExecute/result0_inferred__4/i__carry_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  connectExecute/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    connectExecute/result0_inferred__4/i__carry__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  connectExecute/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    connectExecute/result0_inferred__4/i__carry__1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 f  connectExecute/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=2, routed)           1.019    11.863    connectIFetch/CO[0]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.987 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.149    12.136    connectIFetch/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    12.260 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=2, routed)           0.321    12.581    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  connectIFetch/plusOp_carry_i_8/O
                         net (fo=2, routed)           0.561    13.267    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    13.391 r  connectIFetch/plusOp_carry_i_5_comp_1/O
                         net (fo=1, routed)           0.602    13.993    connectIFetch/PCSrc_repN
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.117 r  connectIFetch/plusOp_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    14.117    connectExecute/S[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.667 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.009    14.676    connectExecute/plusOp_carry_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.790 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.790    connectExecute/plusOp_carry__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.904 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.904    connectExecute/plusOp_carry__1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.018    connectExecute/plusOp_carry__2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.132    connectExecute/plusOp_carry__3_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.246    connectExecute/plusOp_carry__4_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.485 r  connectExecute/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.292    15.777    connectIFetch/mux0_addr[26]
    SLICE_X7Y80          LUT3 (Prop_lut3_I2_O)        0.302    16.079 r  connectIFetch/pc_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    16.079    connectIFetch/pc_in[27]
    SLICE_X7Y80          FDRE                                         r  connectIFetch/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.592    15.015    connectIFetch/CLK
    SLICE_X7Y80          FDRE                                         r  connectIFetch/pc_reg_reg[27]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.032    15.270    connectIFetch/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -16.079    
  -------------------------------------------------------------------
                         slack                                 -0.808    

Slack (VIOLATED) :        -0.801ns  (required time - arrival time)
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/pc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.685ns  (logic 3.070ns (28.732%)  route 7.615ns (71.268%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 r  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         0.893     6.586    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.710 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.241     7.951    connectIDecode/reg_file_reg_r1_0_31_0_5/ADDRC0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.075 f  connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=11, routed)          1.057     9.133    connectIFetch/rd1[5]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  connectIFetch/i__carry_i_2/O
                         net (fo=1, routed)           0.848    10.105    connectExecute/DI[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.503 r  connectExecute/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    connectExecute/result0_inferred__4/i__carry_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  connectExecute/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    connectExecute/result0_inferred__4/i__carry__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  connectExecute/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    connectExecute/result0_inferred__4/i__carry__1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 f  connectExecute/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=2, routed)           1.019    11.863    connectIFetch/CO[0]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.987 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.149    12.136    connectIFetch/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    12.260 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=2, routed)           0.321    12.581    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  connectIFetch/plusOp_carry_i_8/O
                         net (fo=2, routed)           0.561    13.267    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    13.391 r  connectIFetch/plusOp_carry_i_5_comp_1/O
                         net (fo=1, routed)           0.602    13.993    connectIFetch/PCSrc_repN
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.117 r  connectIFetch/plusOp_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    14.117    connectExecute/S[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.697 r  connectExecute/plusOp_carry/O[2]
                         net (fo=1, routed)           0.307    15.004    connectIFetch/mux0_addr[2]
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.302    15.306 r  connectIFetch/pc_reg[3]_i_1/O
                         net (fo=1, routed)           0.616    15.922    connectIFetch/pc_in_0[3]
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.936    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X9Y69          FDRE (Setup_fdre_C_D)       -0.081    15.120    connectIFetch/pc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -15.922    
  -------------------------------------------------------------------
                         slack                                 -0.801    

Slack (VIOLATED) :        -0.773ns  (required time - arrival time)
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.854ns  (logic 3.829ns (35.276%)  route 7.025ns (64.724%))
  Logic Levels:           20  (CARRY4=11 LUT4=1 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 r  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         0.893     6.586    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124     6.710 r  connectIFetch/reg_file_reg_r1_0_31_0_5_i_10/O
                         net (fo=33, routed)          1.241     7.951    connectIDecode/reg_file_reg_r1_0_31_0_5/ADDRC0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.075 f  connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=11, routed)          1.057     9.133    connectIFetch/rd1[5]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  connectIFetch/i__carry_i_2/O
                         net (fo=1, routed)           0.848    10.105    connectExecute/DI[2]
    SLICE_X9Y71          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.503 r  connectExecute/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    connectExecute/result0_inferred__4/i__carry_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  connectExecute/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    connectExecute/result0_inferred__4/i__carry__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  connectExecute/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    connectExecute/result0_inferred__4/i__carry__1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 f  connectExecute/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=2, routed)           1.019    11.863    connectIFetch/CO[0]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.987 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.149    12.136    connectIFetch/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    12.260 f  connectIFetch/reg_file_reg_r1_0_31_0_5_i_16/O
                         net (fo=2, routed)           0.321    12.581    connectIFetch/reg_file_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  connectIFetch/plusOp_carry_i_8/O
                         net (fo=2, routed)           0.561    13.267    connectIFetch/plusOp_carry_i_8_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124    13.391 r  connectIFetch/plusOp_carry_i_5_comp_1/O
                         net (fo=1, routed)           0.602    13.993    connectIFetch/PCSrc_repN
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.117 r  connectIFetch/plusOp_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.000    14.117    connectExecute/S[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.667 r  connectExecute/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.009    14.676    connectExecute/plusOp_carry_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.790 r  connectExecute/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.790    connectExecute/plusOp_carry__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.904 r  connectExecute/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.904    connectExecute/plusOp_carry__1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  connectExecute/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.018    connectExecute/plusOp_carry__2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.132 r  connectExecute/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.132    connectExecute/plusOp_carry__3_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.246 r  connectExecute/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.246    connectExecute/plusOp_carry__4_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.468 r  connectExecute/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.324    15.792    connectIFetch/mux0_addr[24]
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.299    16.091 r  connectIFetch/pc_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    16.091    connectIFetch/pc_in[25]
    SLICE_X6Y81          FDRE                                         r  connectIFetch/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.593    15.016    connectIFetch/CLK
    SLICE_X6Y81          FDRE                                         r  connectIFetch/pc_reg_reg[25]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)        0.079    15.318    connectIFetch/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                 -0.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG2/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.391%)  route 0.123ns (46.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    connectMPG2/CLK
    SLICE_X3Y84          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.123     1.783    connectMPG2/Q2
    SLICE_X4Y83          FDRE                                         r  connectMPG2/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.867     2.032    connectMPG2/CLK
    SLICE_X4Y83          FDRE                                         r  connectMPG2/Q3_reg/C
                         clock pessimism             -0.479     1.552    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.066     1.618    connectMPG2/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 connectMPG1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    connectMPG1/CLK
    SLICE_X3Y84          FDRE                                         r  connectMPG1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  connectMPG1/Q2_reg/Q
                         net (fo=2, routed)           0.131     1.791    connectMPG1/Q2
    SLICE_X4Y83          FDRE                                         r  connectMPG1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.867     2.032    connectMPG1/CLK
    SLICE_X4Y83          FDRE                                         r  connectMPG1/Q3_reg/C
                         clock pessimism             -0.479     1.552    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.070     1.622    connectMPG1/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 connectMPG1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    connectMPG1/CLK
    SLICE_X1Y84          FDRE                                         r  connectMPG1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  connectMPG1/Q1_reg/Q
                         net (fo=1, routed)           0.153     1.813    connectMPG1/Q1
    SLICE_X3Y84          FDRE                                         r  connectMPG1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.871     2.036    connectMPG1/CLK
    SLICE_X3Y84          FDRE                                         r  connectMPG1/Q2_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.070     1.603    connectMPG1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 connectMPG2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.409%)  route 0.177ns (55.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    connectMPG2/CLK
    SLICE_X1Y84          FDRE                                         r  connectMPG2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  connectMPG2/Q1_reg/Q
                         net (fo=1, routed)           0.177     1.837    connectMPG2/Q1_reg_n_0
    SLICE_X3Y84          FDRE                                         r  connectMPG2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.871     2.036    connectMPG2/CLK
    SLICE_X3Y84          FDRE                                         r  connectMPG2/Q2_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.066     1.599    connectMPG2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displaySSD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaySSD/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.485    displaySSD/CLK
    SLICE_X14Y79         FDRE                                         r  displaySSD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  displaySSD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    displaySSD/cnt_reg_n_0_[10]
    SLICE_X14Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  displaySSD/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    displaySSD/cnt_reg[8]_i_1_n_5
    SLICE_X14Y79         FDRE                                         r  displaySSD/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.000    displaySSD/CLK
    SLICE_X14Y79         FDRE                                         r  displaySSD/cnt_reg[10]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.134     1.619    displaySSD/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displaySSD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaySSD/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.484    displaySSD/CLK
    SLICE_X14Y78         FDRE                                         r  displaySSD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  displaySSD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.763    displaySSD/cnt_reg_n_0_[6]
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  displaySSD/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    displaySSD/cnt_reg[4]_i_1_n_5
    SLICE_X14Y78         FDRE                                         r  displaySSD/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.999    displaySSD/CLK
    SLICE_X14Y78         FDRE                                         r  displaySSD/cnt_reg[6]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.134     1.618    displaySSD/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 connectMPG1/cnt_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/cnt_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    connectMPG1/CLK
    SLICE_X2Y83          FDRE                                         r  connectMPG1/cnt_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  connectMPG1/cnt_int_reg[6]/Q
                         net (fo=2, routed)           0.125     1.808    connectMPG1/connectMPG2/cnt_int_reg[6]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  connectMPG1/cnt_int_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    connectMPG1/cnt_int_reg[4]_i_1_n_5
    SLICE_X2Y83          FDRE                                         r  connectMPG1/cnt_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.870     2.035    connectMPG1/CLK
    SLICE_X2Y83          FDRE                                         r  connectMPG1/cnt_int_reg[6]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    connectMPG1/cnt_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 connectMPG1/cnt_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/cnt_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    connectMPG1/CLK
    SLICE_X2Y84          FDRE                                         r  connectMPG1/cnt_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  connectMPG1/cnt_int_reg[10]/Q
                         net (fo=2, routed)           0.125     1.809    connectMPG1/connectMPG2/cnt_int_reg[10]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  connectMPG1/cnt_int_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    connectMPG1/cnt_int_reg[8]_i_1_n_5
    SLICE_X2Y84          FDRE                                         r  connectMPG1/cnt_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.871     2.036    connectMPG1/CLK
    SLICE_X2Y84          FDRE                                         r  connectMPG1/cnt_int_reg[10]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    connectMPG1/cnt_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 connectMPG1/cnt_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMPG1/cnt_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    connectMPG1/CLK
    SLICE_X2Y85          FDRE                                         r  connectMPG1/cnt_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  connectMPG1/cnt_int_reg[14]/Q
                         net (fo=2, routed)           0.125     1.809    connectMPG1/connectMPG2/cnt_int_reg[14]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  connectMPG1/cnt_int_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    connectMPG1/cnt_int_reg[12]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  connectMPG1/cnt_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.872     2.037    connectMPG1/CLK
    SLICE_X2Y85          FDRE                                         r  connectMPG1/cnt_int_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.653    connectMPG1/cnt_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 displaySSD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaySSD/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.043%)  route 0.141ns (33.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.567     1.486    displaySSD/CLK
    SLICE_X14Y80         FDRE                                         r  displaySSD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  displaySSD/cnt_reg[14]/Q
                         net (fo=41, routed)          0.141     1.791    displaySSD/sel[0]
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  displaySSD/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    displaySSD/cnt_reg[12]_i_1_n_5
    SLICE_X14Y80         FDRE                                         r  displaySSD/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.836     2.001    displaySSD/CLK
    SLICE_X14Y80         FDRE                                         r  displaySSD/cnt_reg[14]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.134     1.620    displaySSD/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y69     connectIFetch/pc_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y70     connectIFetch/pc_reg_reg[0]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y76     connectIFetch/pc_reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y76     connectIFetch/pc_reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y77     connectIFetch/pc_reg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y78     connectIFetch/pc_reg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y77     connectIFetch/pc_reg_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y79     connectIFetch/pc_reg_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y70     connectIFetch/pc_reg_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y68     connectIDecode/reg_file_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.068ns  (logic 6.142ns (32.214%)  route 12.925ns (67.786%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=35, routed)          3.280     4.774    sw_IBUF[6]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  cat_OBUF[6]_inst_i_146/O
                         net (fo=1, routed)           0.494     5.393    connectIFetch/cat_OBUF[6]_inst_i_49_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.517 r  connectIFetch/cat_OBUF[6]_inst_i_91/O
                         net (fo=13, routed)          2.069     7.586    connectIFetch/cat_OBUF[6]_inst_i_91_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.710 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129     8.839    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.963 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006     9.970    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.094 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    11.055    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.787    11.967    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.150    12.117 r  connectIFetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.197    15.313    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    19.068 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.068    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.967ns  (logic 6.165ns (32.505%)  route 12.802ns (67.495%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=35, routed)          3.280     4.774    sw_IBUF[6]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  cat_OBUF[6]_inst_i_146/O
                         net (fo=1, routed)           0.494     5.393    connectIFetch/cat_OBUF[6]_inst_i_49_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.517 r  connectIFetch/cat_OBUF[6]_inst_i_91/O
                         net (fo=13, routed)          2.069     7.586    connectIFetch/cat_OBUF[6]_inst_i_91_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.710 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129     8.839    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.963 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006     9.970    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.094 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    11.055    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.846    12.025    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I3_O)        0.146    12.171 r  connectIFetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.015    15.186    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.781    18.967 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.967    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.865ns  (logic 5.918ns (31.369%)  route 12.947ns (68.631%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=35, routed)          3.280     4.774    sw_IBUF[6]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  cat_OBUF[6]_inst_i_146/O
                         net (fo=1, routed)           0.494     5.393    connectIFetch/cat_OBUF[6]_inst_i_49_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.517 r  connectIFetch/cat_OBUF[6]_inst_i_91/O
                         net (fo=13, routed)          2.069     7.586    connectIFetch/cat_OBUF[6]_inst_i_91_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.710 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129     8.839    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.963 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006     9.970    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.094 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    11.055    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.846    12.025    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I1_O)        0.124    12.149 r  connectIFetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.160    15.309    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    18.865 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.865    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.516ns  (logic 6.173ns (33.337%)  route 12.343ns (66.663%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=35, routed)          3.280     4.774    sw_IBUF[6]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  cat_OBUF[6]_inst_i_146/O
                         net (fo=1, routed)           0.494     5.393    connectIFetch/cat_OBUF[6]_inst_i_49_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.517 r  connectIFetch/cat_OBUF[6]_inst_i_91/O
                         net (fo=13, routed)          2.069     7.586    connectIFetch/cat_OBUF[6]_inst_i_91_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.710 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129     8.839    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.963 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006     9.970    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.094 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    11.055    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.634    11.813    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I3_O)        0.150    11.963 r  connectIFetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.768    14.731    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.785    18.516 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.516    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.315ns  (logic 5.855ns (31.969%)  route 12.460ns (68.031%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=35, routed)          3.280     4.774    sw_IBUF[6]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  cat_OBUF[6]_inst_i_146/O
                         net (fo=1, routed)           0.494     5.393    connectIFetch/cat_OBUF[6]_inst_i_49_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.517 r  connectIFetch/cat_OBUF[6]_inst_i_91/O
                         net (fo=13, routed)          2.069     7.586    connectIFetch/cat_OBUF[6]_inst_i_91_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.710 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129     8.839    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.963 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006     9.970    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.094 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    11.055    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.787    11.967    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.124    12.091 r  connectIFetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.731    14.822    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    18.315 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.315    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.196ns  (logic 5.899ns (32.422%)  route 12.296ns (67.578%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=35, routed)          3.280     4.774    sw_IBUF[6]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  cat_OBUF[6]_inst_i_146/O
                         net (fo=1, routed)           0.494     5.393    connectIFetch/cat_OBUF[6]_inst_i_49_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.517 r  connectIFetch/cat_OBUF[6]_inst_i_91/O
                         net (fo=13, routed)          2.069     7.586    connectIFetch/cat_OBUF[6]_inst_i_91_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.710 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129     8.839    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.963 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006     9.970    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.094 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    11.055    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.988    12.168    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.124    12.292 r  connectIFetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.367    14.658    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    18.196 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.196    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.842ns  (logic 5.896ns (33.043%)  route 11.947ns (66.957%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[6]_inst/O
                         net (fo=35, routed)          3.280     4.774    sw_IBUF[6]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     4.898 r  cat_OBUF[6]_inst_i_146/O
                         net (fo=1, routed)           0.494     5.393    connectIFetch/cat_OBUF[6]_inst_i_49_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.517 r  connectIFetch/cat_OBUF[6]_inst_i_91/O
                         net (fo=13, routed)          2.069     7.586    connectIFetch/cat_OBUF[6]_inst_i_91_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.710 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129     8.839    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     8.963 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006     9.970    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.094 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    11.055    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.634    11.813    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    11.937 r  connectIFetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.372    14.309    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    17.842 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.842    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.673ns  (logic 1.690ns (46.002%)  route 1.984ns (53.998%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=29, routed)          0.490     0.766    connectIFetch/sw_IBUF[2]
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.811 r  connectIFetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.483     1.294    connectIFetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.339 r  connectIFetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.091     1.431    connectIFetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.476 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.235     1.710    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.755 r  connectIFetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.684     2.439    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.673 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.673    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.807ns  (logic 1.694ns (44.490%)  route 2.113ns (55.510%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=29, routed)          0.490     0.766    connectIFetch/sw_IBUF[2]
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.811 r  connectIFetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.483     1.294    connectIFetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.339 r  connectIFetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.091     1.431    connectIFetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.476 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.385     1.861    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.045     1.906 r  connectIFetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.663     2.569    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.807 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.807    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.841ns  (logic 1.650ns (42.956%)  route 2.191ns (57.044%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=29, routed)          0.490     0.766    connectIFetch/sw_IBUF[2]
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.811 r  connectIFetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.483     1.294    connectIFetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.339 r  connectIFetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.091     1.431    connectIFetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.476 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.304     1.780    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.045     1.825 r  connectIFetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.821     2.646    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.841 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.841    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.961ns  (logic 1.792ns (45.235%)  route 2.169ns (54.765%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=29, routed)          0.490     0.766    connectIFetch/sw_IBUF[2]
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.811 r  connectIFetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.483     1.294    connectIFetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.339 r  connectIFetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.091     1.431    connectIFetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.476 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.235     1.710    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I3_O)        0.047     1.757 r  connectIFetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.869     2.627    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.334     3.961 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.961    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.100ns  (logic 1.712ns (41.743%)  route 2.389ns (58.257%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=29, routed)          0.672     0.947    connectIFetch/sw_IBUF[2]
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  connectIFetch/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.267     1.259    connectIFetch/cat_OBUF[6]_inst_i_71_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.304 r  connectIFetch/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.200     1.505    connectIFetch/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.550 r  connectIFetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.220     1.769    connectIFetch/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.814 r  connectIFetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.030     2.844    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.100 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.100    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.144ns  (logic 1.802ns (43.482%)  route 2.342ns (56.518%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=29, routed)          0.672     0.947    connectIFetch/sw_IBUF[2]
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  connectIFetch/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.267     1.259    connectIFetch/cat_OBUF[6]_inst_i_71_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.304 r  connectIFetch/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.200     1.505    connectIFetch/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.550 r  connectIFetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.220     1.769    connectIFetch/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I0_O)        0.048     1.817 r  connectIFetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.984     2.801    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.343     4.144 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.144    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.184ns  (logic 1.773ns (42.391%)  route 2.410ns (57.609%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=29, routed)          0.490     0.766    connectIFetch/sw_IBUF[2]
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.811 r  connectIFetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.483     1.294    connectIFetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.339 r  connectIFetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.091     1.431    connectIFetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.476 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.304     1.780    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.046     1.826 r  connectIFetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.041     2.867    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.317     4.184 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.184    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.575ns  (logic 6.957ns (33.813%)  route 13.618ns (66.187%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.633     5.236    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  connectIFetch/pc_reg_reg[2]_replica/Q
                         net (fo=6, routed)           0.856     6.548    connectIFetch/pc_reg_reg_rep[2]_repN
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          0.973     7.645    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y69          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.793 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.325     8.118    connectIFetch/rd2[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.328     8.446 r  connectIFetch/i__carry_i_5/O
                         net (fo=10, routed)          0.444     8.890    connectIFetch/pc_reg_reg[0]_1[0]
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.124     9.014 r  connectIFetch/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.014    connectExecute/reg_file_reg_r1_0_31_0_5_i_21[0]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.546 r  connectExecute/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.546    connectExecute/minusOp_carry_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.768 r  connectExecute/minusOp_carry__0/O[0]
                         net (fo=2, routed)           0.798    10.566    connectIFetch/memory_data_reg_0_63_0_0_i_7_0[0]
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.299    10.865 r  connectIFetch/memory_data_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.541    11.406    connectIFetch/memory_data_reg_0_63_0_0_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.530 r  connectIFetch/memory_data_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.401    12.931    connectMemory/memory_data_reg_0_63_18_18/A2
    SLICE_X2Y73          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.200    13.131 r  connectMemory/memory_data_reg_0_63_18_18/SP/O
                         net (fo=2, routed)           1.199    14.330    connectIFetch/memData[18]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.124    14.454 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129    15.583    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124    15.707 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006    16.713    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    16.837 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    17.799    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.923 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.787    18.710    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.150    18.860 r  connectIFetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.197    22.057    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    25.811 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.811    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.475ns  (logic 6.980ns (34.090%)  route 13.495ns (65.910%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.633     5.236    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  connectIFetch/pc_reg_reg[2]_replica/Q
                         net (fo=6, routed)           0.856     6.548    connectIFetch/pc_reg_reg_rep[2]_repN
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          0.973     7.645    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y69          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.793 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.325     8.118    connectIFetch/rd2[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.328     8.446 r  connectIFetch/i__carry_i_5/O
                         net (fo=10, routed)          0.444     8.890    connectIFetch/pc_reg_reg[0]_1[0]
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.124     9.014 r  connectIFetch/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.014    connectExecute/reg_file_reg_r1_0_31_0_5_i_21[0]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.546 r  connectExecute/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.546    connectExecute/minusOp_carry_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.768 r  connectExecute/minusOp_carry__0/O[0]
                         net (fo=2, routed)           0.798    10.566    connectIFetch/memory_data_reg_0_63_0_0_i_7_0[0]
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.299    10.865 r  connectIFetch/memory_data_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.541    11.406    connectIFetch/memory_data_reg_0_63_0_0_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.530 r  connectIFetch/memory_data_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.401    12.931    connectMemory/memory_data_reg_0_63_18_18/A2
    SLICE_X2Y73          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.200    13.131 r  connectMemory/memory_data_reg_0_63_18_18/SP/O
                         net (fo=2, routed)           1.199    14.330    connectIFetch/memData[18]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.124    14.454 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129    15.583    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124    15.707 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006    16.713    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    16.837 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    17.799    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.923 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.846    18.769    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I3_O)        0.146    18.915 r  connectIFetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.015    21.929    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.781    25.710 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.710    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.373ns  (logic 6.732ns (33.046%)  route 13.640ns (66.954%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.633     5.236    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  connectIFetch/pc_reg_reg[2]_replica/Q
                         net (fo=6, routed)           0.856     6.548    connectIFetch/pc_reg_reg_rep[2]_repN
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          0.973     7.645    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y69          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.793 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.325     8.118    connectIFetch/rd2[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.328     8.446 r  connectIFetch/i__carry_i_5/O
                         net (fo=10, routed)          0.444     8.890    connectIFetch/pc_reg_reg[0]_1[0]
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.124     9.014 r  connectIFetch/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.014    connectExecute/reg_file_reg_r1_0_31_0_5_i_21[0]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.546 r  connectExecute/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.546    connectExecute/minusOp_carry_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.768 r  connectExecute/minusOp_carry__0/O[0]
                         net (fo=2, routed)           0.798    10.566    connectIFetch/memory_data_reg_0_63_0_0_i_7_0[0]
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.299    10.865 r  connectIFetch/memory_data_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.541    11.406    connectIFetch/memory_data_reg_0_63_0_0_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.530 r  connectIFetch/memory_data_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.401    12.931    connectMemory/memory_data_reg_0_63_18_18/A2
    SLICE_X2Y73          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.200    13.131 r  connectMemory/memory_data_reg_0_63_18_18/SP/O
                         net (fo=2, routed)           1.199    14.330    connectIFetch/memData[18]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.124    14.454 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129    15.583    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124    15.707 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006    16.713    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    16.837 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    17.799    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.923 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.846    18.769    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I1_O)        0.124    18.893 r  connectIFetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.160    22.053    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    25.608 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.608    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.024ns  (logic 6.988ns (34.896%)  route 13.037ns (65.104%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.633     5.236    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  connectIFetch/pc_reg_reg[2]_replica/Q
                         net (fo=6, routed)           0.856     6.548    connectIFetch/pc_reg_reg_rep[2]_repN
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          0.973     7.645    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y69          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.793 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.325     8.118    connectIFetch/rd2[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.328     8.446 r  connectIFetch/i__carry_i_5/O
                         net (fo=10, routed)          0.444     8.890    connectIFetch/pc_reg_reg[0]_1[0]
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.124     9.014 r  connectIFetch/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.014    connectExecute/reg_file_reg_r1_0_31_0_5_i_21[0]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.546 r  connectExecute/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.546    connectExecute/minusOp_carry_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.768 r  connectExecute/minusOp_carry__0/O[0]
                         net (fo=2, routed)           0.798    10.566    connectIFetch/memory_data_reg_0_63_0_0_i_7_0[0]
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.299    10.865 r  connectIFetch/memory_data_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.541    11.406    connectIFetch/memory_data_reg_0_63_0_0_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.530 r  connectIFetch/memory_data_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.401    12.931    connectMemory/memory_data_reg_0_63_18_18/A2
    SLICE_X2Y73          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.200    13.131 r  connectMemory/memory_data_reg_0_63_18_18/SP/O
                         net (fo=2, routed)           1.199    14.330    connectIFetch/memData[18]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.124    14.454 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129    15.583    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124    15.707 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006    16.713    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    16.837 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    17.799    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.923 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.634    18.557    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I3_O)        0.150    18.707 r  connectIFetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.768    21.475    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.785    25.260 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.260    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.823ns  (logic 6.670ns (33.647%)  route 13.153ns (66.353%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.633     5.236    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  connectIFetch/pc_reg_reg[2]_replica/Q
                         net (fo=6, routed)           0.856     6.548    connectIFetch/pc_reg_reg_rep[2]_repN
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          0.973     7.645    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y69          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.793 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.325     8.118    connectIFetch/rd2[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.328     8.446 r  connectIFetch/i__carry_i_5/O
                         net (fo=10, routed)          0.444     8.890    connectIFetch/pc_reg_reg[0]_1[0]
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.124     9.014 r  connectIFetch/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.014    connectExecute/reg_file_reg_r1_0_31_0_5_i_21[0]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.546 r  connectExecute/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.546    connectExecute/minusOp_carry_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.768 r  connectExecute/minusOp_carry__0/O[0]
                         net (fo=2, routed)           0.798    10.566    connectIFetch/memory_data_reg_0_63_0_0_i_7_0[0]
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.299    10.865 r  connectIFetch/memory_data_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.541    11.406    connectIFetch/memory_data_reg_0_63_0_0_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.530 r  connectIFetch/memory_data_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.401    12.931    connectMemory/memory_data_reg_0_63_18_18/A2
    SLICE_X2Y73          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.200    13.131 r  connectMemory/memory_data_reg_0_63_18_18/SP/O
                         net (fo=2, routed)           1.199    14.330    connectIFetch/memData[18]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.124    14.454 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129    15.583    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124    15.707 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006    16.713    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    16.837 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    17.799    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.923 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.787    18.710    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.124    18.834 r  connectIFetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.731    21.566    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    25.059 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.059    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.704ns  (logic 6.714ns (34.076%)  route 12.989ns (65.924%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.633     5.236    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  connectIFetch/pc_reg_reg[2]_replica/Q
                         net (fo=6, routed)           0.856     6.548    connectIFetch/pc_reg_reg_rep[2]_repN
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          0.973     7.645    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y69          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.793 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.325     8.118    connectIFetch/rd2[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.328     8.446 r  connectIFetch/i__carry_i_5/O
                         net (fo=10, routed)          0.444     8.890    connectIFetch/pc_reg_reg[0]_1[0]
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.124     9.014 r  connectIFetch/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.014    connectExecute/reg_file_reg_r1_0_31_0_5_i_21[0]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.546 r  connectExecute/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.546    connectExecute/minusOp_carry_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.768 r  connectExecute/minusOp_carry__0/O[0]
                         net (fo=2, routed)           0.798    10.566    connectIFetch/memory_data_reg_0_63_0_0_i_7_0[0]
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.299    10.865 r  connectIFetch/memory_data_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.541    11.406    connectIFetch/memory_data_reg_0_63_0_0_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.530 r  connectIFetch/memory_data_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.401    12.931    connectMemory/memory_data_reg_0_63_18_18/A2
    SLICE_X2Y73          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.200    13.131 r  connectMemory/memory_data_reg_0_63_18_18/SP/O
                         net (fo=2, routed)           1.199    14.330    connectIFetch/memData[18]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.124    14.454 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129    15.583    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124    15.707 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006    16.713    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    16.837 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    17.799    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.923 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.988    18.911    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.124    19.035 r  connectIFetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.367    21.402    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    24.939 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.939    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.350ns  (logic 6.710ns (34.678%)  route 12.640ns (65.322%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.633     5.236    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  connectIFetch/pc_reg_reg[2]_replica/Q
                         net (fo=6, routed)           0.856     6.548    connectIFetch/pc_reg_reg_rep[2]_repN
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  connectIFetch/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          0.973     7.645    connectIDecode/reg_file_reg_r2_0_31_0_5/ADDRA2
    SLICE_X6Y69          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.793 r  connectIDecode/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.325     8.118    connectIFetch/rd2[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.328     8.446 r  connectIFetch/i__carry_i_5/O
                         net (fo=10, routed)          0.444     8.890    connectIFetch/pc_reg_reg[0]_1[0]
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.124     9.014 r  connectIFetch/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.014    connectExecute/reg_file_reg_r1_0_31_0_5_i_21[0]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.546 r  connectExecute/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.546    connectExecute/minusOp_carry_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.768 r  connectExecute/minusOp_carry__0/O[0]
                         net (fo=2, routed)           0.798    10.566    connectIFetch/memory_data_reg_0_63_0_0_i_7_0[0]
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.299    10.865 r  connectIFetch/memory_data_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.541    11.406    connectIFetch/memory_data_reg_0_63_0_0_i_16_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.530 r  connectIFetch/memory_data_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.401    12.931    connectMemory/memory_data_reg_0_63_18_18/A2
    SLICE_X2Y73          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.200    13.131 r  connectMemory/memory_data_reg_0_63_18_18/SP/O
                         net (fo=2, routed)           1.199    14.330    connectIFetch/memData[18]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.124    14.454 r  connectIFetch/cat_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           1.129    15.583    connectIFetch/cat_OBUF[6]_inst_i_114_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124    15.707 r  connectIFetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.006    16.713    connectIFetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    16.837 r  connectIFetch/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    17.799    connectIFetch/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.923 r  connectIFetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.634    18.557    connectIFetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    18.681 r  connectIFetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.372    21.052    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    24.586 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.586    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.689ns  (logic 4.345ns (40.651%)  route 6.344ns (59.349%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.633     5.236    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 f  connectIFetch/pc_reg_reg[4]/Q
                         net (fo=109, routed)         1.924     7.616    connectIFetch/pc_reg_reg_rep[4]
    SLICE_X8Y67          LUT5 (Prop_lut5_I0_O)        0.150     7.766 r  connectIFetch/led_OBUF[1]_inst_i_1/O
                         net (fo=49, routed)          4.420    12.186    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.739    15.925 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.925    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.387ns  (logic 4.132ns (39.776%)  route 6.256ns (60.224%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 f  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         4.123     9.816    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X0Y71          LUT5 (Prop_lut5_I2_O)        0.124     9.940 r  connectIFetch/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.132    12.072    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.624 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.624    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.377ns  (logic 4.131ns (39.803%)  route 6.247ns (60.197%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     5.693 r  connectIFetch/pc_reg_reg[3]/Q
                         net (fo=108, routed)         4.414    10.106    connectIFetch/pc_reg_reg_rep[3]
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124    10.230 r  connectIFetch/led_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           1.833    12.064    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    15.614 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.614    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.442ns (62.497%)  route 0.865ns (37.503%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.567     1.486    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.627 f  connectIFetch/pc_reg_reg[0]/Q
                         net (fo=108, routed)         0.530     2.157    connectIFetch/pc_reg_reg[0]_0[0]
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.045     2.202 r  connectIFetch/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.537    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.793 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.793    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaySSD/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.460ns (62.438%)  route 0.878ns (37.562%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.567     1.486    displaySSD/CLK
    SLICE_X14Y80         FDRE                                         r  displaySSD/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  displaySSD/cnt_reg[15]/Q
                         net (fo=13, routed)          0.306     1.956    displaySSD/sel[1]
    SLICE_X10Y80         LUT3 (Prop_lut3_I1_O)        0.045     2.001 r  displaySSD/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.573     2.573    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.824 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.824    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.434ns (60.618%)  route 0.932ns (39.382%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.485    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 f  connectIFetch/pc_reg_reg[4]/Q
                         net (fo=109, routed)         0.370     1.996    connectIFetch/pc_reg_reg_rep[4]
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.041 r  connectIFetch/led_OBUF[8]_inst_i_1/O
                         net (fo=89, routed)          0.562     2.603    led_OBUF[5]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.851 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.851    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.504ns (62.367%)  route 0.907ns (37.633%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.485    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 f  connectIFetch/pc_reg_reg[4]/Q
                         net (fo=109, routed)         0.572     2.198    connectIFetch/pc_reg_reg_rep[4]
    SLICE_X0Y71          LUT5 (Prop_lut5_I0_O)        0.046     2.244 r  connectIFetch/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.580    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.317     3.897 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.897    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.505ns (61.454%)  route 0.944ns (38.546%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.567     1.486    connectIFetch/CLK
    SLICE_X9Y69          FDRE                                         r  connectIFetch/pc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  connectIFetch/pc_reg_reg[0]/Q
                         net (fo=108, routed)         0.530     2.157    connectIFetch/pc_reg_reg[0]_0[0]
    SLICE_X0Y67          LUT5 (Prop_lut5_I0_O)        0.046     2.203 r  connectIFetch/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.617    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.318     3.935 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.935    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaySSD/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.527ns (61.732%)  route 0.947ns (38.268%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.567     1.486    displaySSD/CLK
    SLICE_X14Y80         FDRE                                         r  displaySSD/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  displaySSD/cnt_reg[15]/Q
                         net (fo=13, routed)          0.306     1.956    displaySSD/sel[1]
    SLICE_X10Y80         LUT3 (Prop_lut3_I1_O)        0.043     1.999 r  displaySSD/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.641     2.640    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.320     3.960 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.960    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.438ns (57.805%)  route 1.050ns (42.195%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.485    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 f  connectIFetch/pc_reg_reg[4]/Q
                         net (fo=109, routed)         0.370     1.996    connectIFetch/pc_reg_reg_rep[4]
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.041 r  connectIFetch/led_OBUF[8]_inst_i_1/O
                         net (fo=89, routed)          0.680     2.721    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.974 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.974    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.438ns (56.161%)  route 1.123ns (43.839%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.485    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 f  connectIFetch/pc_reg_reg[4]/Q
                         net (fo=109, routed)         0.572     2.198    connectIFetch/pc_reg_reg_rep[4]
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.045     2.243 r  connectIFetch/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.551     2.794    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.047 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.047    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaySSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.541ns (58.342%)  route 1.100ns (41.658%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.568     1.487    displaySSD/CLK
    SLICE_X14Y81         FDRE                                         r  displaySSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 f  displaySSD/cnt_reg[16]/Q
                         net (fo=13, routed)          0.200     1.851    displaySSD/sel[2]
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.049     1.900 r  displaySSD/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.900     2.801    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.328     4.129 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.129    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectIFetch/pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.418ns (52.432%)  route 1.287ns (47.568%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.485    connectIFetch/CLK
    SLICE_X9Y70          FDRE                                         r  connectIFetch/pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 f  connectIFetch/pc_reg_reg[2]/Q
                         net (fo=97, routed)          0.867     2.493    connectIFetch/pc_reg_reg_rep[2]
    SLICE_X0Y75          LUT5 (Prop_lut5_I3_O)        0.045     2.538 r  connectIFetch/led_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.420     2.958    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     4.190 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.190    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            connectMPG2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 1.486ns (57.450%)  route 1.100ns (42.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.100     2.586    connectMPG2/btn_IBUF[0]
    SLICE_X1Y84          FDRE                                         r  connectMPG2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599     5.022    connectMPG2/CLK
    SLICE_X1Y84          FDRE                                         r  connectMPG2/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            connectMPG1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.373ns  (logic 1.477ns (62.229%)  route 0.896ns (37.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.896     2.373    connectMPG1/btn_IBUF[0]
    SLICE_X1Y84          FDRE                                         r  connectMPG1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599     5.022    connectMPG1/CLK
    SLICE_X1Y84          FDRE                                         r  connectMPG1/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            connectMPG1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.244ns (40.831%)  route 0.354ns (59.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.354     0.599    connectMPG1/btn_IBUF[0]
    SLICE_X1Y84          FDRE                                         r  connectMPG1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.871     2.036    connectMPG1/CLK
    SLICE_X1Y84          FDRE                                         r  connectMPG1/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            connectMPG2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.254ns (37.790%)  route 0.417ns (62.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.417     0.671    connectMPG2/btn_IBUF[0]
    SLICE_X1Y84          FDRE                                         r  connectMPG2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.871     2.036    connectMPG2/CLK
    SLICE_X1Y84          FDRE                                         r  connectMPG2/Q1_reg/C





