@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[5] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[6] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[15] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[14] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[13] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[12] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[3] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[11] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[4] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[7] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[10] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[8] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[9] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.func_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance b2v_inst11.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.count_off[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[2] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[1] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.dutycycle[0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance b2v_inst11.count_clk[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance b2v_inst11.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|User-specified initial value defined for instance b2v_inst16.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|User-specified initial value defined for instance b2v_inst16.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|User-specified initial value defined for instance b2v_inst16.delayed_vddq_pwrgd is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance b2v_inst20.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance b2v_inst20.tmp is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance b2v_inst200.count[17:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance b2v_inst200.curr_state[2:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|User-specified initial value defined for instance b2v_inst36.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|User-specified initial value defined for instance b2v_inst36.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|User-specified initial value defined for instance b2v_inst5.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|User-specified initial value defined for instance b2v_inst5.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|User-specified initial value defined for instance b2v_inst6.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|User-specified initial value defined for instance b2v_inst6.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|User-specified initial value defined for instance b2v_inst6.delayed_vccin_vccinaux_ok is being ignored. 
@W: MO129 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Sequential instance b2v_inst11.curr_state[1] is reduced to a combinational gate by constant propagation.
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.curr_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Found combinational loop during mapping at net b2v_inst11.pwm_out_0_sqmuxa
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":137:3:137:6|Found combinational loop during mapping at net b2v_inst11.un79_clk_100khz_i_3
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net b2v_inst11.count[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.curr_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":41:9:41:26|Found combinational loop during mapping at net b2v_inst5.curr_state_i_2[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:3:38:6|Found combinational loop during mapping at net N_411
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net N_383
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":38:3:38:6|Found combinational loop during mapping at net N_390
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":37:2:37:3|Found combinational loop during mapping at net b2v_inst5.count[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":41:9:41:26|Found combinational loop during mapping at net b2v_inst5.RSMRSTn_latmux
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.func_state[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_73
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.func_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_363
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_172
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk_en
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":68:10:68:33|Found combinational loop during mapping at net b2v_inst11.un34_clk_100khz
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_187
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_373
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.un1_count_clk_1_sqmuxa_0_i_3
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_195_i_1
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_417
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_314
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_169_i_1
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_360
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":204:1:204:10|Found combinational loop during mapping at net N_238
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":204:1:204:10|Found combinational loop during mapping at net N_217
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_367
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":84:3:84:4|Found combinational loop during mapping at net N_419
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":204:1:204:10|Found combinational loop during mapping at net N_183_i_1
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":204:1:204:10|Found combinational loop during mapping at net N_137_N
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_19_i_1
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_169
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_195
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_359
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_364
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":204:1:204:10|Found combinational loop during mapping at net N_418
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_off[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.count_clk[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":204:1:204:10|Found combinational loop during mapping at net N_354
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":204:1:204:10|Found combinational loop during mapping at net N_232_N
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.dutycycle[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":204:1:204:10|Found combinational loop during mapping at net b2v_inst11.dutycycle_i_2[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.curr_state[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":65:9:65:28|Found combinational loop during mapping at net b2v_inst6.curr_state_7_1_0_.N_1_i
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":53:3:53:6|Found combinational loop during mapping at net b2v_inst6.curr_state_i_2[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.curr_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net N_237
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.curr_state_7_1_0_.N_1_i_i_3
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":52:2:52:3|Found combinational loop during mapping at net b2v_inst6.count[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.curr_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.curr_state[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":68:9:68:28|Found combinational loop during mapping at net b2v_inst200.count_i_3[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":68:9:68:28|Found combinational loop during mapping at net b2v_inst200.un25_clk_100khz
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[16]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net b2v_inst200.count[17]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net b2v_inst200.curr_state_i_1[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net b2v_inst200.curr_state_i_2[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.curr_state[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.curr_state[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":34:3:34:6|Found combinational loop during mapping at net b2v_inst36.curr_state_7_1_0_.N_1_i_i_3
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":33:2:33:3|Found combinational loop during mapping at net b2v_inst36.count[15]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.curr_state[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count_en
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[0]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[1]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":59:4:59:19|Found combinational loop during mapping at net N_26
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[2]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[3]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":51:5:51:6|Found combinational loop during mapping at net b2v_inst16.un13_clk_100khz_i_3
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[4]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[5]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[6]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[7]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[8]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[9]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[10]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[11]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[12]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[14]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":38:2:38:3|Found combinational loop during mapping at net b2v_inst16.count[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_0_sqmuxa_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[12]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.RSMRSTn_latmux
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.N_229
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.m6_i_a2_0
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.N_2906_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_12
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_11
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_9
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_6
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_5
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_4
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.un2_count_1_axb_2
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.N_390
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst5.count[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_73
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_0
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off_RNIQ1RAS1[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_187
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNICC5V2_0[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_3013_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.func_state_RNINJ641_0[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk_RNI[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_0
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_10
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_354
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_156
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_3
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.un1_dutycycle_94_cry_0_c
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_183
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_418
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_8
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_6
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_4
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net b2v_inst11.un1_dutycycle_94_cry_5_c
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_RNI_5[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_2
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_1
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_9
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_7
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_232_N
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_5
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_13
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_12
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.dutycycle_RNI_0[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_172
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.N_421
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[12]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_clk[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_9
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_7
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_6
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_3
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_2
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[12]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.un3_count_off_1_axb_11
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst11.count_off[13]
@W: BN137 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Found combinational loop during mapping at net b2v_inst11.mult1_un159_sum_i_0[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count_en
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.un13_clk_100khz_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.un4_count_1_axb_1
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[12]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst16.count[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[17]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count_RNI_0[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.N_413
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.N_1_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[12]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.N_1_i_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst6.count[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count_RNIC03N_3[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.N_405
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.N_406
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[6]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[16]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[15]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[12]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.count[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst200.curr_state[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.N_2925_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count_en
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count_0_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[14]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[13]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[12]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[11]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[10]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[9]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[8]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[7]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.un2_count_1_axb_6
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[5]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[4]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[3]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[2]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[1]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.N_1_i
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[0]
@W: BN137 :|Found combinational loop during mapping at net b2v_inst36.count[15]
@W: MT420 |Found inferred clock TOP|FPGA_OSC with period 23.42ns. Please declare a user-defined clock on object "p:FPGA_OSC"
