###################################################################

# Created by write_script -format dctcl on Mon Oct  2 10:28:51 2017

###################################################################

# Set the current_design #
current_design bit_slice

set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_operating_conditions tt0p85v125c -library saed32hvt_tt0p85v125c
set_flatten -effort 0 -design [current_design]
set_flatten -minimize 0 -design [current_design]
set_dft_insertion_configuration -map_effort Medium -synthesis_optimization     \
None -route_scan_enable True -route_scan_clock True -route_scan_serial True    \
-preserve_design_name True -unscan False
set_structure false
set_local_link_library                                                         \
{saed32hvt_tt0p78v125c.db,saed32hvt_tt0p85v125c.db,saed32hvt_tt1p05v125c.db,saed32hvt_ulvl_tt0p78v125c_i0p78v.db,saed32hvt_ulvl_tt0p85v125c_i0p85v.db,saed32hvt_ulvl_tt1p05v125c_i0p78v.db,saed32hvt_dlvl_tt0p78v125c_i0p78v.db,saed32hvt_dlvl_tt0p85v125c_i0p85v.db,saed32hvt_pg_tt0p78v125c.db,saed32hvt_pg_tt0p85v125c.db,saed32hvt_pg_tt1p05v125c.db,saed32rvt_tt0p78v125c.db,saed32rvt_tt0p85v125c.db,saed32rvt_tt1p05v125c.db,saed32rvt_ulvl_tt0p78v125c_i0p78v.db,saed32rvt_ulvl_tt0p85v125c_i0p85v.db,saed32rvt_ulvl_tt1p05v125c_i0p78v.db,saed32rvt_dlvl_tt0p78v125c_i0p78v.db,saed32rvt_dlvl_tt0p85v125c_i0p85v.db,saed32rvt_pg_tt0p78v125c.db,saed32rvt_pg_tt0p85v125c.db,saed32rvt_pg_tt1p05v125c.db,saed32lvt_tt0p78v125c.db,saed32lvt_tt0p85v125c.db,saed32lvt_tt1p05v125c.db,saed32lvt_ulvl_tt0p78v125c_i0p78v.db,saed32lvt_ulvl_tt0p85v125c_i0p85v.db,saed32lvt_ulvl_tt1p05v125c_i0p78v.db,saed32lvt_dlvl_tt0p78v125c_i0p78v.db,saed32lvt_dlvl_tt0p85v125c_i0p85v.db,saed32lvt_pg_tt0p78v125c.db,saed32lvt_pg_tt0p85v125c.db,saed32lvt_pg_tt1p05v125c.db}
set_register_merging [current_design] 17
set_dont_touch [get_cells nibble_1] 
set_dont_touch [get_cells nibble_0] 
set_attribute -type boolean [get_pins piso_bit/U20/Y] inferred_related_supply  \
true
set_attribute -type boolean [get_pins piso_bit/U4/Y] inferred_related_supply   \
true
set_attribute -type boolean [get_pins sipo_bit/U40/Y] inferred_related_supply  \
true
set_attribute -type boolean [get_pins sipo_bit/U72/Y] inferred_related_supply  \
true
set_attribute -type boolean [get_pins sipo_bit/U33/Y] inferred_related_supply  \
true
set_attribute -type boolean [get_pins sipo_bit/U70/Y] inferred_related_supply  \
true
set_attribute -type boolean [get_pins sipo_bit/U71/Y] inferred_related_supply  \
true
set_attribute -type boolean [get_pins sipo_bit/U73/Y] inferred_related_supply  \
true
set_attribute -type boolean [get_pins sipo_bit/U28/Y] inferred_related_supply  \
true
set_attribute -type boolean [get_pins sipo_bit/U74/Y] inferred_related_supply  \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_3_] is_upf_retention  \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_0_] is_upf_retention  \
true
set_attribute -type boolean [get_cells piso_bit/dout_reg] is_upf_retention true
set_attribute -type boolean [get_cells piso_bit/temp_reg_12_] is_upf_retention \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_15_] is_upf_retention \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_11_] is_upf_retention \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_8_] is_upf_retention  \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_7_] is_upf_retention  \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_1_] is_upf_retention  \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_5_] is_upf_retention  \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_9_] is_upf_retention  \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_10_] is_upf_retention \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_13_] is_upf_retention \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_4_] is_upf_retention  \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_6_] is_upf_retention  \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_2_] is_upf_retention  \
true
set_attribute -type boolean [get_cells piso_bit/temp_reg_14_] is_upf_retention \
true
set_attribute -type boolean [get_cells sipo_bit/wr_reg] is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/rd_addr_reg_0_]                \
is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/rd_addr_reg_2_]                \
is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/rd_addr_reg_1_]                \
is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_14_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_4_] is_upf_retention   \
true
set_attribute -type boolean [get_cells sipo_bit/rd_reg] is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_11_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_6_] is_upf_retention   \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_3_] is_upf_retention   \
true
set_attribute -type boolean [get_cells sipo_bit/count_reg_0_] is_upf_retention \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_13_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_8_] is_upf_retention   \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_5_] is_upf_retention   \
true
set_attribute -type boolean [get_cells sipo_bit/wr_1_reg] is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_12_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_0_] is_upf_retention   \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_10_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_7_] is_upf_retention   \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_9_] is_upf_retention   \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_2_] is_upf_retention   \
true
set_attribute -type boolean [get_cells sipo_bit/wr_addr_reg_0_]                \
is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_15_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/tmp_reg_1_] is_upf_retention   \
true
set_attribute -type boolean [get_cells sipo_bit/wr_addr_reg_2_]                \
is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/count_reg_1_] is_upf_retention \
true
set_attribute -type boolean [get_cells sipo_bit/wr_addr_reg_3_]                \
is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/wr_addr_reg_1_]                \
is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/count_reg_2_] is_upf_retention \
true
set_attribute -type boolean [get_cells sipo_bit/count_reg_3_] is_upf_retention \
true
set_attribute -type boolean [get_cells sipo_bit/wr_0_reg] is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/wr_tmp_reg] is_upf_retention   \
true
set_attribute -type boolean [get_cells sipo_bit/rd_addr_reg_3_]                \
is_upf_retention true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_5_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/addr_reg_3_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_2_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/addr_reg_2_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_14_] is_upf_retention \
true
set_attribute -type boolean [get_cells sipo_bit/addr_reg_0_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_4_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_7_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_10_] is_upf_retention \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_6_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_9_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_15_] is_upf_retention \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_13_] is_upf_retention \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_1_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_11_] is_upf_retention \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_8_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_3_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_12_] is_upf_retention \
true
set_attribute -type boolean [get_cells sipo_bit/addr_reg_1_] is_upf_retention  \
true
set_attribute -type boolean [get_cells sipo_bit/pout_reg_0_] is_upf_retention  \
true
set_register_merging [get_cells load_data_from_memory_reg] 17
set_register_merging [get_cells temp_2_reg] 17
set_register_merging [get_cells temp_1_reg] 17
set_register_merging [get_cells temp_0_reg] 17
set_register_merging [get_cells nibble_1] 17
set_register_merging [get_cells nibble_0] 17
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_ports sipo_scan_out]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_ports piso_scan_out]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_ports hv_scan_out]
set_switching_activity -period 1 -toggle_rate 0 -static_probability 0          \
[get_ports lv_scan_out]
set_switching_activity -period 1 -toggle_rate 0.100403 -static_probability     \
0.738129 [get_pins load_data_from_memory_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.111298 -static_probability     \
0.711914 [get_pins temp_2_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.122345 -static_probability     \
0.683151 [get_pins temp_1_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.134033 -static_probability     \
0.651779 [get_pins temp_0_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.0818176 -static_probability    \
0.719879 [get_pins piso_bit/temp_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.072998 -static_probability     \
0.742538 [get_pins piso_bit/temp_reg_0_/QN]
set_switching_activity -period 1 -toggle_rate 0.0539246 -static_probability    \
0.795517 [get_pins piso_bit/dout_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.0682983 -static_probability    \
0.761688 [get_pins piso_bit/temp_reg_12_/QN]
set_switching_activity -period 1 -toggle_rate 0.0716858 -static_probability    \
0.750977 [get_pins piso_bit/temp_reg_15_/QN]
set_switching_activity -period 1 -toggle_rate 0.0763855 -static_probability    \
0.734268 [get_pins piso_bit/temp_reg_11_/QN]
set_switching_activity -period 1 -toggle_rate 0.0891724 -static_probability    \
0.702438 [get_pins piso_bit/temp_reg_8_/QN]
set_switching_activity -period 1 -toggle_rate 0.10025 -static_probability      \
0.666977 [get_pins piso_bit/temp_reg_7_/QN]
set_switching_activity -period 1 -toggle_rate 0.0915527 -static_probability    \
0.690826 [get_pins piso_bit/temp_reg_1_/QN]
set_switching_activity -period 1 -toggle_rate 0.0602722 -static_probability    \
0.795792 [get_pins piso_bit/temp_reg_5_/QN]
set_switching_activity -period 1 -toggle_rate 0.0886841 -static_probability    \
0.704773 [get_pins piso_bit/temp_reg_9_/QN]
set_switching_activity -period 1 -toggle_rate 0.0814819 -static_probability    \
0.718994 [get_pins piso_bit/temp_reg_10_/QN]
set_switching_activity -period 1 -toggle_rate 0.0609436 -static_probability    \
0.786041 [get_pins piso_bit/temp_reg_13_/QN]
set_switching_activity -period 1 -toggle_rate 0.0989075 -static_probability    \
0.667984 [get_pins piso_bit/temp_reg_4_/QN]
set_switching_activity -period 1 -toggle_rate 0.0585632 -static_probability    \
0.79863 [get_pins piso_bit/temp_reg_6_/QN]
set_switching_activity -period 1 -toggle_rate 0.0680237 -static_probability    \
0.764572 [get_pins piso_bit/temp_reg_2_/QN]
set_switching_activity -period 1 -toggle_rate 0.0649109 -static_probability    \
0.773483 [get_pins piso_bit/temp_reg_14_/QN]
set_switching_activity -period 1 -toggle_rate 0.119049 -static_probability     \
0.811249 [get_pins sync_datafrommem/dut_sync/sync_out_reg_9_/QN]
set_switching_activity -period 1 -toggle_rate 0.120056 -static_probability     \
0.814163 [get_pins sync_datafrommem/dut_sync/sync_out_reg_10_/QN]
set_switching_activity -period 1 -toggle_rate 0.130402 -static_probability     \
0.799316 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_8_/QN]
set_switching_activity -period 1 -toggle_rate 0.130402 -static_probability     \
0.799316 [get_pins sync_datafrommem/dut_sync/sync_out_reg_8_/QN]
set_switching_activity -period 1 -toggle_rate 0.114014 -static_probability     \
0.781311 [get_pins sync_datafrommem/dut_sync/sync_out_reg_15_/QN]
set_switching_activity -period 1 -toggle_rate 0.110077 -static_probability     \
0.742584 [get_pins sync_datafrommem/dut_sync/sync_out_reg_14_/QN]
set_switching_activity -period 1 -toggle_rate 0.119904 -static_probability     \
0.813705 [get_pins sync_datafrommem/dut_sync/sync_out_reg_13_/QN]
set_switching_activity -period 1 -toggle_rate 0.116272 -static_probability     \
0.779556 [get_pins sync_datafrommem/dut_sync/sync_out_reg_12_/QN]
set_switching_activity -period 1 -toggle_rate 0.120453 -static_probability     \
0.815262 [get_pins sync_datafrommem/dut_sync/sync_out_reg_11_/QN]
set_switching_activity -period 1 -toggle_rate 0.113068 -static_probability     \
0.767746 [get_pins sync_datafrommem/dut_sync/sync_out_reg_7_/QN]
set_switching_activity -period 1 -toggle_rate 0.110321 -static_probability     \
0.767258 [get_pins sync_datafrommem/dut_sync/sync_out_reg_6_/QN]
set_switching_activity -period 1 -toggle_rate 0.109833 -static_probability     \
0.754974 [get_pins sync_datafrommem/dut_sync/sync_out_reg_5_/QN]
set_switching_activity -period 1 -toggle_rate 0.117859 -static_probability     \
0.789246 [get_pins sync_datafrommem/dut_sync/sync_out_reg_4_/QN]
set_switching_activity -period 1 -toggle_rate 0.118439 -static_probability     \
0.803879 [get_pins sync_datafrommem/dut_sync/sync_out_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.116852 -static_probability     \
0.796448 [get_pins sync_datafrommem/dut_sync/sync_out_reg_2_/QN]
set_switching_activity -period 1 -toggle_rate 0.116608 -static_probability     \
0.796082 [get_pins sync_datafrommem/dut_sync/sync_out_reg_1_/QN]
set_switching_activity -period 1 -toggle_rate 0.116272 -static_probability     \
0.799606 [get_pins sync_datafrommem/dut_sync/sync_out_reg_0_/QN]
set_switching_activity -period 1 -toggle_rate 0.127502 -static_probability     \
0.781464 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_0_/QN]
set_switching_activity -period 1 -toggle_rate 0.12912 -static_probability      \
0.776749 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_1_/QN]
set_switching_activity -period 1 -toggle_rate 0.128662 -static_probability     \
0.777603 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_2_/QN]
set_switching_activity -period 1 -toggle_rate 0.129547 -static_probability     \
0.786362 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.130066 -static_probability     \
0.769623 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_4_/QN]
set_switching_activity -period 1 -toggle_rate 0.122192 -static_probability     \
0.731537 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_5_/QN]
set_switching_activity -period 1 -toggle_rate 0.12204 -static_probability      \
0.744781 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_6_/QN]
set_switching_activity -period 1 -toggle_rate 0.123413 -static_probability     \
0.746094 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_7_/QN]
set_switching_activity -period 1 -toggle_rate 0.129608 -static_probability     \
0.793533 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_9_/QN]
set_switching_activity -period 1 -toggle_rate 0.132599 -static_probability     \
0.796631 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_10_/QN]
set_switching_activity -period 1 -toggle_rate 0.132996 -static_probability     \
0.798431 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_11_/QN]
set_switching_activity -period 1 -toggle_rate 0.128448 -static_probability     \
0.758652 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_12_/QN]
set_switching_activity -period 1 -toggle_rate 0.130737 -static_probability     \
0.796692 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_13_/QN]
set_switching_activity -period 1 -toggle_rate 0.120758 -static_probability     \
0.717773 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_14_/QN]
set_switching_activity -period 1 -toggle_rate 0.124634 -static_probability     \
0.760208 [get_pins sync_datafrommem/dut_sync/t_sync_out_reg_15_/QN]
set_switching_activity -period 1 -toggle_rate 0.0704041 -static_probability    \
0.7771 [get_pins sync_data2mem/dut_sync/sync_out_reg_15_/QN]
set_switching_activity -period 1 -toggle_rate 0.0871277 -static_probability    \
0.741364 [get_pins sync_data2mem/dut_sync/sync_out_reg_14_/QN]
set_switching_activity -period 1 -toggle_rate 0.0682068 -static_probability    \
0.781784 [get_pins sync_data2mem/dut_sync/sync_out_reg_13_/QN]
set_switching_activity -period 1 -toggle_rate 0.083313 -static_probability     \
0.749023 [get_pins sync_data2mem/dut_sync/sync_out_reg_12_/QN]
set_switching_activity -period 1 -toggle_rate 0.0656433 -static_probability    \
0.784195 [get_pins sync_data2mem/dut_sync/sync_out_reg_11_/QN]
set_switching_activity -period 1 -toggle_rate 0.103424 -static_probability     \
0.713516 [get_pins sync_data2mem/dut_sync/sync_out_reg_10_/QN]
set_switching_activity -period 1 -toggle_rate 0.0628357 -static_probability    \
0.786636 [get_pins sync_data2mem/dut_sync/sync_out_reg_9_/QN]
set_switching_activity -period 1 -toggle_rate 0.122894 -static_probability     \
0.678879 [get_pins sync_data2mem/dut_sync/sync_out_reg_8_/QN]
set_switching_activity -period 1 -toggle_rate 0.0980835 -static_probability    \
0.71994 [get_pins sync_data2mem/dut_sync/sync_out_reg_7_/QN]
set_switching_activity -period 1 -toggle_rate 0.0776062 -static_probability    \
0.756546 [get_pins sync_data2mem/dut_sync/sync_out_reg_6_/QN]
set_switching_activity -period 1 -toggle_rate 0.0919495 -static_probability    \
0.726608 [get_pins sync_data2mem/dut_sync/sync_out_reg_5_/QN]
set_switching_activity -period 1 -toggle_rate 0.0808716 -static_probability    \
0.747589 [get_pins sync_data2mem/dut_sync/sync_out_reg_4_/QN]
set_switching_activity -period 1 -toggle_rate 0.0722656 -static_probability    \
0.76152 [get_pins sync_data2mem/dut_sync/sync_out_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.0759583 -static_probability    \
0.753983 [get_pins sync_data2mem/dut_sync/sync_out_reg_2_/QN]
set_switching_activity -period 1 -toggle_rate 0.117279 -static_probability     \
0.676865 [get_pins sync_data2mem/dut_sync/sync_out_reg_1_/QN]
set_switching_activity -period 1 -toggle_rate 0.109985 -static_probability     \
0.683624 [get_pins sync_data2mem/dut_sync/sync_out_reg_0_/QN]
set_switching_activity -period 1 -toggle_rate 0.123413 -static_probability     \
0.654602 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_0_/QN]
set_switching_activity -period 1 -toggle_rate 0.129974 -static_probability     \
0.646271 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_1_/QN]
set_switching_activity -period 1 -toggle_rate 0.0851746 -static_probability    \
0.732788 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_2_/QN]
set_switching_activity -period 1 -toggle_rate 0.0804749 -static_probability    \
0.742554 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.0898438 -static_probability    \
0.725937 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_4_/QN]
set_switching_activity -period 1 -toggle_rate 0.103088 -static_probability     \
0.70282 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_5_/QN]
set_switching_activity -period 1 -toggle_rate 0.0872192 -static_probability    \
0.735443 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_6_/QN]
set_switching_activity -period 1 -toggle_rate 0.108429 -static_probability     \
0.695602 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_7_/QN]
set_switching_activity -period 1 -toggle_rate 0.13385 -static_probability      \
0.647812 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_8_/QN]
set_switching_activity -period 1 -toggle_rate 0.0706482 -static_probability    \
0.769974 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_9_/QN]
set_switching_activity -period 1 -toggle_rate 0.115173 -static_probability     \
0.687836 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_10_/QN]
set_switching_activity -period 1 -toggle_rate 0.0735168 -static_probability    \
0.766846 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_11_/QN]
set_switching_activity -period 1 -toggle_rate 0.0926819 -static_probability    \
0.727707 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_12_/QN]
set_switching_activity -period 1 -toggle_rate 0.0759583 -static_probability    \
0.764084 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_13_/QN]
set_switching_activity -period 1 -toggle_rate 0.0976257 -static_probability    \
0.718811 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_14_/QN]
set_switching_activity -period 1 -toggle_rate 0.0778198 -static_probability    \
0.759354 [get_pins sync_data2mem/dut_sync/t_sync_out_reg_15_/QN]
set_switching_activity -period 1 -toggle_rate 0.0765991 -static_probability    \
0.722519 [get_pins sync_add2mem/dut_sync/sync_out_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.0797119 -static_probability    \
0.721878 [get_pins sync_add2mem/dut_sync/sync_out_reg_1_/QN]
set_switching_activity -period 1 -toggle_rate 0.0719604 -static_probability    \
0.722733 [get_pins sync_add2mem/dut_sync/sync_out_reg_2_/QN]
set_switching_activity -period 1 -toggle_rate 0.074707 -static_probability     \
0.721527 [get_pins sync_add2mem/dut_sync/sync_out_reg_0_/QN]
set_switching_activity -period 1 -toggle_rate 0.0824585 -static_probability    \
0.698227 [get_pins sync_add2mem/dut_sync/t_sync_out_reg_0_/QN]
set_switching_activity -period 1 -toggle_rate 0.0882568 -static_probability    \
0.698151 [get_pins sync_add2mem/dut_sync/t_sync_out_reg_1_/QN]
set_switching_activity -period 1 -toggle_rate 0.079895 -static_probability     \
0.699692 [get_pins sync_add2mem/dut_sync/t_sync_out_reg_2_/QN]
set_switching_activity -period 1 -toggle_rate 0.0846558 -static_probability    \
0.699051 [get_pins sync_add2mem/dut_sync/t_sync_out_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.0405579 -static_probability    \
0.853333 [get_pins sipo_bit/wr_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.0533447 -static_probability    \
0.812988 [get_pins sipo_bit/tmp_reg_14_/QN]
set_switching_activity -period 1 -toggle_rate 0.072876 -static_probability     \
0.744186 [get_pins sipo_bit/tmp_reg_4_/QN]
set_switching_activity -period 1 -toggle_rate 0.0878296 -static_probability    \
0.702103 [get_pins sipo_bit/rd_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.0369568 -static_probability    \
0.869644 [get_pins sipo_bit/tmp_reg_11_/QN]
set_switching_activity -period 1 -toggle_rate 0.0557861 -static_probability    \
0.800171 [get_pins sipo_bit/tmp_reg_6_/QN]
set_switching_activity -period 1 -toggle_rate 0.0531616 -static_probability    \
0.810699 [get_pins sipo_bit/tmp_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.0362854 -static_probability    \
0.874954 [get_pins sipo_bit/tmp_reg_13_/QN]
set_switching_activity -period 1 -toggle_rate 0.0731201 -static_probability    \
0.735962 [get_pins sipo_bit/tmp_reg_8_/QN]
set_switching_activity -period 1 -toggle_rate 0.0431824 -static_probability    \
0.850342 [get_pins sipo_bit/tmp_reg_5_/QN]
set_switching_activity -period 1 -toggle_rate 0.035553 -static_probability     \
0.875015 [get_pins sipo_bit/wr_1_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.0541382 -static_probability    \
0.810944 [get_pins sipo_bit/tmp_reg_12_/QN]
set_switching_activity -period 1 -toggle_rate 0.0898438 -static_probability    \
0.696289 [get_pins sipo_bit/tmp_reg_0_/QN]
set_switching_activity -period 1 -toggle_rate 0.0752869 -static_probability    \
0.73735 [get_pins sipo_bit/tmp_reg_10_/QN]
set_switching_activity -period 1 -toggle_rate 0.0821838 -static_probability    \
0.710907 [get_pins sipo_bit/tmp_reg_7_/QN]
set_switching_activity -period 1 -toggle_rate 0.0491943 -static_probability    \
0.824829 [get_pins sipo_bit/tmp_reg_9_/QN]
set_switching_activity -period 1 -toggle_rate 0.045929 -static_probability     \
0.834213 [get_pins sipo_bit/tmp_reg_2_/QN]
set_switching_activity -period 1 -toggle_rate 0.0412292 -static_probability    \
0.857239 [get_pins sipo_bit/tmp_reg_15_/QN]
set_switching_activity -period 1 -toggle_rate 0.0691223 -static_probability    \
0.762466 [get_pins sipo_bit/tmp_reg_1_/QN]
set_switching_activity -period 1 -toggle_rate 0.0669861 -static_probability    \
0.81105 [get_pins sipo_bit/count_reg_1_/QN]
set_switching_activity -period 1 -toggle_rate 0.0712891 -static_probability    \
0.762833 [get_pins sipo_bit/wr_addr_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.0585327 -static_probability    \
0.811447 [get_pins sipo_bit/count_reg_2_/QN]
set_switching_activity -period 1 -toggle_rate 0.0499268 -static_probability    \
0.831451 [get_pins sipo_bit/count_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.0378723 -static_probability    \
0.872131 [get_pins sipo_bit/wr_0_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.0552368 -static_probability    \
0.814972 [get_pins sipo_bit/wr_tmp_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.075592 -static_probability     \
0.762268 [get_pins sipo_bit/pout_reg_5_/QN]
set_switching_activity -period 1 -toggle_rate 0.105377 -static_probability     \
0.629227 [get_pins sipo_bit/addr_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.0476379 -static_probability    \
0.833771 [get_pins sipo_bit/pout_reg_2_/QN]
set_switching_activity -period 1 -toggle_rate 0.116974 -static_probability     \
0.596802 [get_pins sipo_bit/addr_reg_2_/QN]
set_switching_activity -period 1 -toggle_rate 0.0715027 -static_probability    \
0.777802 [get_pins sipo_bit/pout_reg_14_/QN]
set_switching_activity -period 1 -toggle_rate 0.106598 -static_probability     \
0.64328 [get_pins sipo_bit/addr_reg_0_/QN]
set_switching_activity -period 1 -toggle_rate 0.0387268 -static_probability    \
0.854691 [get_pins sipo_bit/pout_reg_4_/QN]
set_switching_activity -period 1 -toggle_rate 0.0388489 -static_probability    \
0.863663 [get_pins sipo_bit/pout_reg_7_/QN]
set_switching_activity -period 1 -toggle_rate 0.0554199 -static_probability    \
0.806061 [get_pins sipo_bit/pout_reg_10_/QN]
set_switching_activity -period 1 -toggle_rate 0.0679321 -static_probability    \
0.769852 [get_pins sipo_bit/pout_reg_6_/QN]
set_switching_activity -period 1 -toggle_rate 0.0350037 -static_probability    \
0.875229 [get_pins sipo_bit/pout_reg_9_/QN]
set_switching_activity -period 1 -toggle_rate 0.0351868 -static_probability    \
0.871353 [get_pins sipo_bit/pout_reg_15_/QN]
set_switching_activity -period 1 -toggle_rate 0.0377502 -static_probability    \
0.864304 [get_pins sipo_bit/pout_reg_13_/QN]
set_switching_activity -period 1 -toggle_rate 0.0934143 -static_probability    \
0.677628 [get_pins sipo_bit/pout_reg_1_/QN]
set_switching_activity -period 1 -toggle_rate 0.0426941 -static_probability    \
0.852554 [get_pins sipo_bit/pout_reg_11_/QN]
set_switching_activity -period 1 -toggle_rate 0.0902405 -static_probability    \
0.692383 [get_pins sipo_bit/pout_reg_8_/QN]
set_switching_activity -period 1 -toggle_rate 0.0723267 -static_probability    \
0.753143 [get_pins sipo_bit/pout_reg_3_/QN]
set_switching_activity -period 1 -toggle_rate 0.0560303 -static_probability    \
0.81369 [get_pins sipo_bit/pout_reg_12_/QN]
set_switching_activity -period 1 -toggle_rate 0.0991821 -static_probability    \
0.647232 [get_pins sipo_bit/addr_reg_1_/QN]
set_switching_activity -period 1 -toggle_rate 0.0768127 -static_probability    \
0.74649 [get_pins sipo_bit/pout_reg_0_/QN]
set_switching_activity -period 1 -toggle_rate 0.0679321 -static_probability    \
0.772156 [get_pins sipo_bit/U31/C1]
set_switching_activity -period 1 -toggle_rate 0.0895081 -static_probability    \
0.710693 [get_pins hreset_sync/reset_sync_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.098938 -static_probability     \
0.680649 [get_pins hreset_sync/t_reset_sync_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.120544 -static_probability     \
0.716568 [get_pins lreset_sync/reset_sync_reg/QN]
set_switching_activity -period 1 -toggle_rate 0.132782 -static_probability     \
0.687286 [get_pins lreset_sync/t_reset_sync_reg/QN]
if {[info exists synopsys_program_name]} {
set_design_attributes -elements {.} -attribute lower_domain_boundary false
}
set_design_attributes -elements {.} -attribute                                 \
enable_state_propagation_in_add_power_state true
create_supply_set SS 
create_supply_set SSL -function {ground SS.ground} 
create_supply_set SSL_SIPO_SW -function {ground SS.ground} 
create_supply_set SSL_PISO_SW -function {ground SS.ground} 
create_supply_set SS_MEM_SW -function {ground SS.ground} 
create_power_domain TOP -include_scope -supply {primary SS}
create_power_domain PD_SIPO -elements [get_cells sipo_bit] -supply {primary    \
SSL_SIPO_SW}
create_power_domain PD_PISO -elements [get_cells piso_bit] -supply {primary    \
SSL_PISO_SW}
create_power_switch PD1_SW -domain [get_power_domains PD_SIPO]                 \
-output_supply_port {out SSL_SIPO_SW.power} -input_supply_port {in SSL.power}  \
-control_port {shut_down_signal_SIPO shut_down_signals[0]} -on_state {TOP_ON   \
in {!shut_down_signal_SIPO}} -ack_port {ack_signal_SIPO PG_ack_signals[0]      \
{shut_down_signal_SIPO}} -ack_delay {ack_signal_SIPO 10}
create_power_switch PD2_SW -domain [get_power_domains PD_PISO]                 \
-output_supply_port {out SSL_PISO_SW.power} -input_supply_port {in SSL.power}  \
-control_port {shut_down_signal_PISO shut_down_signals[1]} -on_state {TOP_ON   \
in {!shut_down_signal_PISO}} -ack_port {ack_signal_PISO PG_ack_signals[1]      \
{shut_down_signal_PISO}} -ack_delay {ack_signal_PISO 10}
map_power_switch PD1_SW  -domain [get_power_domains PD_SIPO]  -lib_cells       \
{HEAD2X16_HVT HEAD2X2_HVT HEAD2X32_HVT HEAD2X4_HVT HEAD2X8_HVT HEAD2X16_RVT    \
HEAD2X2_RVT HEAD2X32_RVT HEAD2X4_RVT HEAD2X8_RVT HEAD2X16_LVT HEAD2X2_LVT      \
HEAD2X32_LVT HEAD2X4_LVT HEAD2X8_LVT}
map_power_switch PD2_SW  -domain [get_power_domains PD_PISO]  -lib_cells       \
{HEAD2X16_HVT HEAD2X2_HVT HEAD2X32_HVT HEAD2X4_HVT HEAD2X8_HVT HEAD2X16_RVT    \
HEAD2X2_RVT HEAD2X32_RVT HEAD2X4_RVT HEAD2X8_RVT HEAD2X16_LVT HEAD2X2_LVT      \
HEAD2X32_LVT HEAD2X4_LVT HEAD2X8_LVT}
set_retention RET_SIPO -domain PD_SIPO -retention_supply_set SSL 
set_retention_control RET_SIPO -domain [get_power_domains PD_SIPO]             \
-save_signal {retention_signals[0] high} -restore_signal {retention_signals[0] \
low}
set_retention RET_PISO -domain PD_PISO -retention_supply_set SSL 
set_retention_control RET_PISO -domain [get_power_domains PD_PISO]             \
-save_signal {retention_signals[1] high} -restore_signal {retention_signals[1] \
low}
map_retention_cell RET_SIPO  -domain [get_power_domains PD_SIPO]  -lib_cells   \
{RSDFFARX1_HVT RSDFFARX2_HVT RSDFFARX1_RVT RSDFFARX2_RVT RSDFFARX1_LVT         \
RSDFFARX2_LVT }
map_retention_cell RET_PISO  -domain [get_power_domains PD_PISO]  -lib_cells   \
{RSDFFARX1_HVT RSDFFARX2_HVT RSDFFARX1_RVT RSDFFARX2_RVT RSDFFARX1_LVT         \
RSDFFARX2_LVT }
set_isolation ISO_SIPO_OUT  -domain [get_power_domains PD_SIPO]                \
-isolation_supply_set SS  -name_suffix ISO_SIPO_OUT -clamp_value 1  -sink SS 
set_isolation_control ISO_SIPO_OUT -domain [get_power_domains PD_SIPO]         \
-isolation_signal [get_ports {isolation_signals[0]}] -isolation_sense high     \
-location parent
set_isolation ISO_SIPO2MEM_OUT  -domain [get_power_domains PD_SIPO]            \
-isolation_supply_set SS  -name_suffix ISO_SIPO2MEM_OUT -clamp_value 1  -sink  \
SS_MEM_SW 
set_isolation_control ISO_SIPO2MEM_OUT -domain [get_power_domains PD_SIPO]     \
-isolation_signal [get_ports {isolation_signals[0]}] -isolation_sense high     \
-location parent
set_isolation ISO_SIPO2MEM_OUT1  -domain [get_power_domains PD_SIPO]           \
-isolation_supply_set SS  -elements [get_pins sipo_bit/wr] -name_suffix        \
ISO_SIPO2MEM_OUT1 -clamp_value 1  -sink SS_MEM_SW 
set_isolation_control ISO_SIPO2MEM_OUT1 -domain [get_power_domains PD_SIPO]    \
-isolation_signal [get_ports {isolation_signals[0]}] -isolation_sense high     \
-location fanout
set_isolation ISO_SIPO2MEM_OUT2  -domain [get_power_domains PD_SIPO]           \
-isolation_supply_set SS  -elements [get_pins sipo_bit/wr] -name_suffix        \
ISO_SIPO2MEM_OUT2 -clamp_value 1  -sink SS 
set_isolation_control ISO_SIPO2MEM_OUT2 -domain [get_power_domains PD_SIPO]    \
-isolation_signal [get_ports {isolation_signals[0]}] -isolation_sense high     \
-location fanout
set_isolation ISO_PISO_OUT  -domain [get_power_domains PD_PISO]                \
-isolation_supply_set SS  -name_suffix ISO_PISO_OUT -clamp_value 1  -sink SS 
set_isolation_control ISO_PISO_OUT -domain [get_power_domains PD_PISO]         \
-isolation_signal [get_ports {isolation_signals[1]}] -isolation_sense high     \
-location parent
set_isolation ISO_TOP2_MEM  -domain [get_power_domains TOP]                    \
-isolation_supply_set SS  -name_suffix ISO_TOP2_MEM -clamp_value 1  -source    \
SS_MEM_SW 
set_isolation_control ISO_TOP2_MEM -domain [get_power_domains TOP]             \
-isolation_signal [get_ports {isolation_signals[1]}] -isolation_sense high     \
-location self
set_isolation ISO_PISO_OUT_SSL  -domain [get_power_domains PD_PISO]            \
-isolation_supply_set SSL  -elements [get_pins piso_bit/dout] -name_suffix     \
ISO_PISO_OUT_SSL -clamp_value 0 
set_isolation_control ISO_PISO_OUT_SSL -domain [get_power_domains PD_PISO]     \
-isolation_signal [get_ports {isolation_signals[1]}] -isolation_sense high     \
-location self
map_isolation_cell ISO_PISO_OUT_SSL  -domain [get_power_domains PD_PISO]       \
-lib_cells {ISO_NOR2X4_HVT }
add_power_state -supply SS -state SS_ON {-supply_expr {power == {FULL_ON       \
0.85}}}
add_power_state -supply SS -state GND {-supply_expr {ground == {FULL_ON 0.0}}}
add_power_state -supply SSL -state SSL_ON {-supply_expr {power == {FULL_ON     \
0.78}}}
add_power_state -supply SSL_SIPO_SW -state SSL_SIPO_ON {-supply_expr {power == \
{FULL_ON 0.78}}}
add_power_state -supply SSL_SIPO_SW -state SSL_SIPO_OFF {-supply_expr {power   \
== {OFF}} -simstate CORRUPT}
add_power_state -supply SSL_PISO_SW -state SSL_PISO_ON {-supply_expr {power == \
{FULL_ON 0.78}}}
add_power_state -supply SSL_PISO_SW -state SSL_PISO_OFF {-supply_expr {power   \
== {OFF}} -simstate CORRUPT}
add_power_state -supply SS_MEM_SW -state MEM_ON {-supply_expr {power ==        \
{FULL_ON 0.85}}}
add_power_state -supply SS_MEM_SW -state MEM_OFF {-supply_expr {power ==       \
{OFF}} -simstate CORRUPT}
set_attribute -type boolean [get_supply_nets SS_MEM_SW.power]                  \
internal_supply_net true
create_pst BIT_SLICE_PST -supplies [list SS.power SSL.power SSL_SIPO_SW.power  \
SSL_PISO_SW.power SS_MEM_SW.power SS.ground]
add_pst_state ALL_ON  -pst BIT_SLICE_PST  -state {SS_ON SSL_ON SSL_SIPO_ON     \
SSL_PISO_ON MEM_ON GND}
add_pst_state PISO_ON  -pst BIT_SLICE_PST  -state {SS_ON SSL_ON SSL_SIPO_OFF   \
SSL_PISO_ON MEM_ON GND}
add_pst_state SIPO_ON  -pst BIT_SLICE_PST  -state {SS_ON SSL_ON SSL_SIPO_ON    \
SSL_PISO_OFF MEM_ON GND}
add_pst_state SIPO_PISO_OFF  -pst BIT_SLICE_PST  -state {SS_ON SSL_ON          \
SSL_SIPO_OFF SSL_PISO_OFF MEM_ON GND}
connect_supply_net [get_supply_nets SS_MEM_SW.power] -ports {nibble_0/VDDG}
connect_supply_net [get_supply_nets SS_MEM_SW.power] -ports {nibble_1/VDDG}
connect_supply_net [get_supply_nets SS.power] -ports {nibble_0/VDD}
connect_supply_net [get_supply_nets SS.ground] -ports {nibble_0/VSS}
connect_supply_net [get_supply_nets SS.power] -ports {nibble_1/VDD}
connect_supply_net [get_supply_nets SS.ground] -ports {nibble_1/VSS}
set_port_attributes -ports [list [get_ports {retention_signals[1]}] [get_ports \
{retention_signals[0]}]] -driver_supply SSL
set_port_attributes -ports [list [get_ports {isolation_signals[1]}] [get_ports \
{isolation_signals[0]}]] -driver_supply SSL
set_port_attributes -ports [get_ports sin] -driver_supply SSL
set_port_attributes -ports [get_ports lclk] -driver_supply SSL
set_port_attributes -ports [get_ports hclk] -driver_supply SS
set_port_attributes -ports [get_ports data_valid] -driver_supply SSL
set_port_attributes -ports [list [get_ports {shut_down_signals[1]}] [get_ports \
{shut_down_signals[0]}]] -driver_supply SSL
set_port_attributes -ports [get_ports sout] -receiver_supply SSL

set derived_upf true
#Design Compiler added commands
connect_supply_net [get_supply_nets SS.power] -ports                           \
{snps_PD_SIPO__ISO_SIPO2MEM_OUT2_snps_wrISO_SIPO2MEM_OUT2/VDDH                 \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_0_ISO_SIPO_OUT/VDDH                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_1_ISO_SIPO_OUT/VDDH                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_2_ISO_SIPO_OUT/VDDH                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_0_ISO_SIPO_OUT/VDDH                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_1_ISO_SIPO_OUT/VDDH                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_3_ISO_SIPO_OUT/VDDH                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_4_ISO_SIPO_OUT/VDDH                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_5_ISO_SIPO_OUT/VDDH                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_8_ISO_SIPO_OUT/VDDH                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_10_ISO_SIPO_OUT/VDDH                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_11_ISO_SIPO_OUT/VDDH                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_12_ISO_SIPO_OUT/VDDH                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_13_ISO_SIPO_OUT/VDDH                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_14_ISO_SIPO_OUT/VDDH                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_15_ISO_SIPO_OUT/VDDH CLK_UPF_LS/VDDH      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_3_ISO_SIPO_OUT/VDDH                       \
lreset_sync/CLK_UPF_LS/VDDH sync_datafrommem/dut_sync/CLK_UPF_LS/VDDH}
connect_supply_net [get_supply_nets SS.ground] -ports                          \
{snps_PD_SIPO__ISO_SIPO2MEM_OUT2_snps_wrISO_SIPO2MEM_OUT2/VSS                  \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_0_ISO_SIPO_OUT/VSS                        \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_1_ISO_SIPO_OUT/VSS                        \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_2_ISO_SIPO_OUT/VSS                        \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_0_ISO_SIPO_OUT/VSS                        \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_1_ISO_SIPO_OUT/VSS                        \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_3_ISO_SIPO_OUT/VSS                        \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_4_ISO_SIPO_OUT/VSS                        \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_5_ISO_SIPO_OUT/VSS                        \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_8_ISO_SIPO_OUT/VSS                        \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_10_ISO_SIPO_OUT/VSS                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_11_ISO_SIPO_OUT/VSS                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_12_ISO_SIPO_OUT/VSS                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_13_ISO_SIPO_OUT/VSS                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_14_ISO_SIPO_OUT/VSS                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_15_ISO_SIPO_OUT/VSS CLK_UPF_LS/VSS        \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_3_ISO_SIPO_OUT/VSS                        \
lreset_sync/CLK_UPF_LS/VSS piso_bit/load_UPF_LS/VSS piso_bit/din_0__UPF_LS/VSS \
piso_bit/din_1__UPF_LS/VSS piso_bit/din_2__UPF_LS/VSS                          \
piso_bit/din_3__UPF_LS/VSS piso_bit/din_4__UPF_LS/VSS                          \
piso_bit/din_5__UPF_LS/VSS piso_bit/din_6__UPF_LS/VSS                          \
piso_bit/din_7__UPF_LS/VSS piso_bit/din_8__UPF_LS/VSS                          \
piso_bit/din_9__UPF_LS/VSS piso_bit/din_10__UPF_LS/VSS                         \
piso_bit/din_11__UPF_LS/VSS piso_bit/din_12__UPF_LS/VSS                        \
piso_bit/din_13__UPF_LS/VSS piso_bit/din_14__UPF_LS/VSS                        \
piso_bit/din_15__UPF_LS/VSS piso_bit/reset_UPF_LS/VSS                          \
sync_datafrommem/dut_sync/CLK_UPF_LS/VSS}
connect_supply_net [get_supply_nets SSL.power] -ports {CLK_UPF_LS/VDDL         \
lreset_sync/CLK_UPF_LS/VDDL sync_datafrommem/dut_sync/CLK_UPF_LS/VDDL}
connect_supply_net [get_supply_nets SSL_SIPO_SW.power] -ports                  \
{snps_PD_SIPO__ISO_SIPO2MEM_OUT2_snps_wrISO_SIPO2MEM_OUT2/VDDL                 \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_0_ISO_SIPO_OUT/VDDL                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_1_ISO_SIPO_OUT/VDDL                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_2_ISO_SIPO_OUT/VDDL                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_0_ISO_SIPO_OUT/VDDL                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_1_ISO_SIPO_OUT/VDDL                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_3_ISO_SIPO_OUT/VDDL                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_4_ISO_SIPO_OUT/VDDL                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_5_ISO_SIPO_OUT/VDDL                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_8_ISO_SIPO_OUT/VDDL                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_10_ISO_SIPO_OUT/VDDL                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_11_ISO_SIPO_OUT/VDDL                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_12_ISO_SIPO_OUT/VDDL                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_13_ISO_SIPO_OUT/VDDL                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_14_ISO_SIPO_OUT/VDDL                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_15_ISO_SIPO_OUT/VDDL                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_3_ISO_SIPO_OUT/VDDL}
connect_supply_net [get_supply_nets SSL_PISO_SW.power] -ports                  \
{piso_bit/load_UPF_LS/VDDL piso_bit/din_0__UPF_LS/VDDL                         \
piso_bit/din_1__UPF_LS/VDDL piso_bit/din_2__UPF_LS/VDDL                        \
piso_bit/din_3__UPF_LS/VDDL piso_bit/din_4__UPF_LS/VDDL                        \
piso_bit/din_5__UPF_LS/VDDL piso_bit/din_6__UPF_LS/VDDL                        \
piso_bit/din_7__UPF_LS/VDDL piso_bit/din_8__UPF_LS/VDDL                        \
piso_bit/din_9__UPF_LS/VDDL piso_bit/din_10__UPF_LS/VDDL                       \
piso_bit/din_11__UPF_LS/VDDL piso_bit/din_12__UPF_LS/VDDL                      \
piso_bit/din_13__UPF_LS/VDDL piso_bit/din_14__UPF_LS/VDDL                      \
piso_bit/din_15__UPF_LS/VDDL piso_bit/reset_UPF_LS/VDDL}
connect_supply_net [get_supply_nets SS.power] -ports                           \
{snps_PD_SIPO__ISO_SIPO_OUT_snps_scan_outISO_SIPO_OUT/VDDH                     \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_9_ISO_SIPO_OUT/VDDH                       \
isolation_signals_0__UPF_LS/VDDH EN_UPF_LS/VDDH}
connect_supply_net [get_supply_nets SS.ground] -ports                          \
{snps_PD_SIPO__ISO_SIPO_OUT_snps_scan_outISO_SIPO_OUT/VSS                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_9_ISO_SIPO_OUT/VSS                        \
isolation_signals_0__UPF_LS/VSS EN_UPF_LS/VSS sipo_bit/scan_enable_UPF_LS/VSS  \
sipo_bit/scan_in_UPF_LS/VSS piso_bit/scan_enable_UPF_LS/VSS                    \
piso_bit/scan_in_UPF_LS/VSS}
connect_supply_net [get_supply_nets SSL.power] -ports                          \
{isolation_signals_0__UPF_LS/VDDL EN_UPF_LS/VDDL}
connect_supply_net [get_supply_nets SSL_SIPO_SW.power] -ports                  \
{snps_PD_SIPO__ISO_SIPO_OUT_snps_scan_outISO_SIPO_OUT/VDDL                     \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_9_ISO_SIPO_OUT/VDDL                       \
sipo_bit/scan_enable_UPF_LS/VDDL sipo_bit/scan_in_UPF_LS/VDDL}
connect_supply_net [get_supply_nets SSL_PISO_SW.power] -ports                  \
{piso_bit/scan_enable_UPF_LS/VDDL piso_bit/scan_in_UPF_LS/VDDL}
connect_supply_net [get_supply_nets SS.power] -ports                           \
{snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_2_ISO_SIPO_OUT/VDDH}
connect_supply_net [get_supply_nets SS.ground] -ports                          \
{snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_2_ISO_SIPO_OUT/VSS}
connect_supply_net [get_supply_nets SSL_SIPO_SW.power] -ports                  \
{snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_2_ISO_SIPO_OUT/VDDL}
connect_supply_net [get_supply_nets SS.power] -ports                           \
{snps_PD_PISO__ISO_PISO_OUT_snps_scan_outISO_PISO_OUT/VDDH                     \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_6_ISO_SIPO_OUT/VDDH                       \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_7_ISO_SIPO_OUT/VDDH}
connect_supply_net [get_supply_nets SS.ground] -ports                          \
{snps_PD_PISO__ISO_PISO_OUT_snps_scan_outISO_PISO_OUT/VSS                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_6_ISO_SIPO_OUT/VSS                        \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_7_ISO_SIPO_OUT/VSS                        \
sipo_bit/reset_UPF_LS/VSS}
connect_supply_net [get_supply_nets SSL_SIPO_SW.power] -ports                  \
{snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_6_ISO_SIPO_OUT/VDDL                      \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_7_ISO_SIPO_OUT/VDDL                       \
sipo_bit/reset_UPF_LS/VDDL}
connect_supply_net [get_supply_nets SSL_PISO_SW.power] -ports                  \
{snps_PD_PISO__ISO_PISO_OUT_snps_scan_outISO_PISO_OUT/VDDL}
set derived_upf false

set_always_on_strategy -object_list [get_power_domains TOP]  -cell_type        \
dual_power
set_always_on_strategy -object_list [get_power_domains PD_SIPO]  -cell_type    \
dual_power
set_always_on_strategy -object_list [get_power_domains PD_PISO]  -cell_type    \
dual_power
set_attribute -type boolean [get_supply_nets SS_MEM_SW.power]                  \
internal_supply_net true
create_voltage_area -power_domain PD_SIPO -coordinate { 3.8 3.344 45.144       \
60.192 } -guard_band_x  0 -guard_band_y  0
create_voltage_area -power_domain PD_PISO -coordinate { 155.952 3.344 195.624  \
56.848 } -guard_band_x  0 -guard_band_y  0
create_clock [get_ports hclk]  -period 1  -waveform {0 0.5}
create_clock [get_ports lclk]  -period 1  -waveform {0 0.5}
set_false_path -setup   -to [list [get_ports sipo_scan_out] [get_ports         \
piso_scan_out] [get_ports hv_scan_out] [get_ports lv_scan_out]]
set_false_path -setup   -from [list [get_ports sipo_scan_in] [get_ports        \
piso_scan_in] [get_ports hv_scan_in] [get_ports lv_scan_in]]
set_multicycle_path 2 -hold -to [get_ports sout]
set_multicycle_path 2 -setup -to [get_ports sout]
set_multicycle_path 4 -hold -through [list [get_pins {nibble_0/A1[0]}]         \
[get_pins {nibble_0/A1[1]}] [get_pins {nibble_0/A1[2]}] [get_pins              \
{nibble_0/A1[3]}] [get_pins {nibble_0/A2[0]}] [get_pins {nibble_0/A2[1]}]      \
[get_pins {nibble_0/A2[2]}] [get_pins {nibble_0/A2[3]}] [get_pins              \
nibble_0/CE1] [get_pins nibble_0/CE2] [get_pins nibble_0/CSB1] [get_pins       \
nibble_0/CSB2] [get_pins {nibble_0/I1[0]}] [get_pins {nibble_0/I1[1]}]         \
[get_pins {nibble_0/I1[2]}] [get_pins {nibble_0/I1[3]}] [get_pins              \
{nibble_0/I2[0]}] [get_pins {nibble_0/I2[1]}] [get_pins {nibble_0/I2[2]}]      \
[get_pins {nibble_0/I2[3]}] [get_pins nibble_0/OEB1] [get_pins nibble_0/OEB2]  \
[get_pins nibble_0/SLEEPIN] [get_pins nibble_0/WEB1] [get_pins nibble_0/WEB2]  \
[get_pins nibble_0/ACK] [get_pins {nibble_0/O1[0]}] [get_pins                  \
{nibble_0/O1[1]}] [get_pins {nibble_0/O1[2]}] [get_pins {nibble_0/O1[3]}]      \
[get_pins {nibble_0/O2[0]}] [get_pins {nibble_0/O2[1]}] [get_pins              \
{nibble_0/O2[2]}] [get_pins {nibble_0/O2[3]}] [get_pins {nibble_1/A1[0]}]      \
[get_pins {nibble_1/A1[1]}] [get_pins {nibble_1/A1[2]}] [get_pins              \
{nibble_1/A1[3]}] [get_pins {nibble_1/A2[0]}] [get_pins {nibble_1/A2[1]}]      \
[get_pins {nibble_1/A2[2]}] [get_pins {nibble_1/A2[3]}] [get_pins              \
nibble_1/CE1] [get_pins nibble_1/CE2] [get_pins nibble_1/CSB1] [get_pins       \
nibble_1/CSB2] [get_pins {nibble_1/I1[0]}] [get_pins {nibble_1/I1[1]}]         \
[get_pins {nibble_1/I1[2]}] [get_pins {nibble_1/I1[3]}] [get_pins              \
{nibble_1/I2[0]}] [get_pins {nibble_1/I2[1]}] [get_pins {nibble_1/I2[2]}]      \
[get_pins {nibble_1/I2[3]}] [get_pins nibble_1/OEB1] [get_pins nibble_1/OEB2]  \
[get_pins nibble_1/SLEEPIN] [get_pins nibble_1/WEB1] [get_pins nibble_1/WEB2]  \
[get_pins nibble_1/ACK] [get_pins {nibble_1/O1[0]}] [get_pins                  \
{nibble_1/O1[1]}] [get_pins {nibble_1/O1[2]}] [get_pins {nibble_1/O1[3]}]      \
[get_pins {nibble_1/O2[0]}] [get_pins {nibble_1/O2[1]}] [get_pins              \
{nibble_1/O2[2]}] [get_pins {nibble_1/O2[3]}]]
set_multicycle_path 4 -setup -through [list [get_pins {nibble_0/A1[0]}]        \
[get_pins {nibble_0/A1[1]}] [get_pins {nibble_0/A1[2]}] [get_pins              \
{nibble_0/A1[3]}] [get_pins {nibble_0/A2[0]}] [get_pins {nibble_0/A2[1]}]      \
[get_pins {nibble_0/A2[2]}] [get_pins {nibble_0/A2[3]}] [get_pins              \
nibble_0/CE1] [get_pins nibble_0/CE2] [get_pins nibble_0/CSB1] [get_pins       \
nibble_0/CSB2] [get_pins {nibble_0/I1[0]}] [get_pins {nibble_0/I1[1]}]         \
[get_pins {nibble_0/I1[2]}] [get_pins {nibble_0/I1[3]}] [get_pins              \
{nibble_0/I2[0]}] [get_pins {nibble_0/I2[1]}] [get_pins {nibble_0/I2[2]}]      \
[get_pins {nibble_0/I2[3]}] [get_pins nibble_0/OEB1] [get_pins nibble_0/OEB2]  \
[get_pins nibble_0/SLEEPIN] [get_pins nibble_0/WEB1] [get_pins nibble_0/WEB2]  \
[get_pins nibble_0/ACK] [get_pins {nibble_0/O1[0]}] [get_pins                  \
{nibble_0/O1[1]}] [get_pins {nibble_0/O1[2]}] [get_pins {nibble_0/O1[3]}]      \
[get_pins {nibble_0/O2[0]}] [get_pins {nibble_0/O2[1]}] [get_pins              \
{nibble_0/O2[2]}] [get_pins {nibble_0/O2[3]}] [get_pins {nibble_1/A1[0]}]      \
[get_pins {nibble_1/A1[1]}] [get_pins {nibble_1/A1[2]}] [get_pins              \
{nibble_1/A1[3]}] [get_pins {nibble_1/A2[0]}] [get_pins {nibble_1/A2[1]}]      \
[get_pins {nibble_1/A2[2]}] [get_pins {nibble_1/A2[3]}] [get_pins              \
nibble_1/CE1] [get_pins nibble_1/CE2] [get_pins nibble_1/CSB1] [get_pins       \
nibble_1/CSB2] [get_pins {nibble_1/I1[0]}] [get_pins {nibble_1/I1[1]}]         \
[get_pins {nibble_1/I1[2]}] [get_pins {nibble_1/I1[3]}] [get_pins              \
{nibble_1/I2[0]}] [get_pins {nibble_1/I2[1]}] [get_pins {nibble_1/I2[2]}]      \
[get_pins {nibble_1/I2[3]}] [get_pins nibble_1/OEB1] [get_pins nibble_1/OEB2]  \
[get_pins nibble_1/SLEEPIN] [get_pins nibble_1/WEB1] [get_pins nibble_1/WEB2]  \
[get_pins nibble_1/ACK] [get_pins {nibble_1/O1[0]}] [get_pins                  \
{nibble_1/O1[1]}] [get_pins {nibble_1/O1[2]}] [get_pins {nibble_1/O1[3]}]      \
[get_pins {nibble_1/O2[0]}] [get_pins {nibble_1/O2[1]}] [get_pins              \
{nibble_1/O2[2]}] [get_pins {nibble_1/O2[3]}]]
set_input_delay -clock hclk  0.1  [get_ports sipo_scan_in]
set_input_delay -clock hclk  0.1  [get_ports piso_scan_in]
set_input_delay -clock hclk  0.1  [get_ports hv_scan_in]
set_input_delay -clock hclk  0.1  [get_ports lv_scan_in]
set_input_delay -clock hclk  0.1  [get_ports reset]
set_input_delay -clock hclk  0.1  [get_ports sin]
set_input_delay -clock hclk  0.1  [get_ports data_valid]
set_input_delay -clock hclk  0.1  [get_ports memory_sleep]
set_input_delay -clock hclk  0.1  [get_ports {shut_down_signals[1]}]
set_input_delay -clock hclk  0.1  [get_ports {shut_down_signals[0]}]
set_input_delay -clock hclk  0.1  [get_ports {isolation_signals[1]}]
set_input_delay -clock hclk  0.1  [get_ports {isolation_signals[0]}]
set_input_delay -clock hclk  0.1  [get_ports {retention_signals[1]}]
set_input_delay -clock hclk  0.1  [get_ports {retention_signals[0]}]
set_input_delay -clock hclk  0.1  [get_ports scan_enable]
set_output_delay -clock hclk  0.1  [get_ports sipo_scan_out]
set_output_delay -clock hclk  0.1  [get_ports piso_scan_out]
set_output_delay -clock hclk  0.1  [get_ports hv_scan_out]
set_output_delay -clock hclk  0.1  [get_ports lv_scan_out]
set_output_delay -clock lclk  0.1  [get_ports sout]
set_output_delay -clock hclk  0.1  [get_ports memory_ack]
set_output_delay -clock hclk  0.1  [get_ports {PG_ack_signals[1]}]
set_output_delay -clock hclk  0.1  [get_ports {PG_ack_signals[0]}]
set_clock_groups  -asynchronous -name hclk_others_1  -group [get_clocks hclk]
set_voltage 0.850000 -min 0.850000  -object_list SS.power
set_voltage 0.000000 -min 0.000000  -object_list SS.ground
set_voltage 0.780000 -min 0.780000  -object_list SSL.power
set_voltage 0.780000 -min 0.780000  -object_list SSL_SIPO_SW.power
set_voltage 0.780000 -min 0.780000  -object_list SSL_PISO_SW.power
set_voltage 0.850000 -min 0.850000  -object_list SS_MEM_SW.power
set_voltage 0.000000 -min 0.000000  -object_list TOP.primary.ground
set_voltage 0.000000 -min 0.000000  -object_list PD_SIPO.primary.ground
set_voltage 0.000000 -min 0.000000  -object_list PD_PISO.primary.ground
set_annotated_delay -net -to [get_pins hreset_sync/reset_sync_reg/RSTB]        \
0.000139111
set_annotated_delay -net -to [get_pins hreset_sync/t_reset_sync_reg/RSTB]      \
0.000188152
set_annotated_delay -net -to [get_pins lreset_sync/reset_sync_reg/RSTB]        \
0.000143975
set_annotated_delay -net -to [get_pins lreset_sync/t_reset_sync_reg/RSTB]      \
0.000196053
set_annotated_delay -net -to [get_pins sipo_bit/U69/A2]  9.97889e-05
set_annotated_delay -net -to [get_pins sipo_bit/U6/A2]  0.00088198
set_annotated_delay -net -to [get_pins sipo_bit/U54/A1]  0.000188113
set_annotated_delay -net -to [get_pins sipo_bit/U53/A1]  0.000221972
set_annotated_delay -net -to [get_pins sipo_bit/U78/A]  0.000542976
set_annotated_delay -net -to [get_pins sipo_bit/U66/A1]  0.000356603
set_annotated_delay -net -to [get_pins sipo_bit/U51/A4]  0.000295302
set_annotated_delay -net -to [get_pins sipo_bit/U44/A2]  0.000364218
set_annotated_delay -net -to [get_pins sipo_bit/U48/A1]  0.000301966
set_annotated_delay -net -to [get_pins sipo_bit/U64/A1]  0.000518108
set_annotated_delay -net -to [get_pins sipo_bit/U41/A1]  0.000887475
set_annotated_delay -net -to [get_pins sipo_bit/U35/A1]  0.0008712
set_annotated_delay -net -to [get_pins sipo_bit/U7/A2]  0.00086229
set_annotated_delay -net -to [get_pins sipo_bit/U15/A2]  0.000874766
set_annotated_delay -net -to [get_pins sipo_bit/U42/A1]  0.000432387
set_annotated_delay -net -to [get_pins sipo_bit/U43/A1]  0.000384326
set_annotated_delay -net -to [get_pins sipo_bit/U60/A1]  0.000573832
set_annotated_delay -net -to [get_pins sipo_bit/U61/A1]  0.000353933
set_annotated_delay -net -to [get_pins sipo_bit/U55/A1]  0.000406159
set_annotated_delay -net -to [get_pins sipo_bit/U56/A1]  0.00021021
set_annotated_delay -net -to [get_pins sipo_bit/U67/A1]  0.000552165
set_annotated_delay -net -to [get_pins sipo_bit/U65/A1]  0.000446365
set_annotated_delay -net -to [get_pins sipo_bit/U58/A1]  0.000688396
set_annotated_delay -net -to [get_pins sipo_bit/U80/A]  0.00046084
set_annotated_delay -net -to [get_pins sipo_bit/U62/A1]  0.000435932
set_annotated_delay -net -to [get_pins sipo_bit/U59/A1]  0.000853377
set_annotated_delay -net -to [get_pins sipo_bit/U57/A1]  0.000493716
set_annotated_delay -net -to [get_pins sipo_bit/U68/A1]  0.000848753
set_annotated_delay -net -to [get_pins sipo_bit/U63/A1]  0.000515888
set_annotated_delay -net -to [get_pins sipo_bit/U69/A1]  0.000655729
set_annotated_delay -net -to [get_pins nibble_1/SLEEPIN]  7.55873e-05
set_annotated_delay -net -to [get_pins nibble_0/SLEEPIN]  7.35847e-05
set_annotated_delay -net -to [get_pins EN_UPF_LS/A]  6.18539e-05
set_annotated_delay -net -to [get_pins                                         \
piso_bit/snps_PD_PISO__ISO_PISO_OUT_SSL_snps_doutISO_PISO_OUT_SSL/ISO]         \
4.12611e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_7_ISO_SIPO_OUT/EN]  0.0013364
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_6_ISO_SIPO_OUT/EN]  0.00102742
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_2_ISO_SIPO_OUT/EN]  0.0015112
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_9_ISO_SIPO_OUT/EN]  0.00137335
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_scan_outISO_SIPO_OUT/EN]  0.00151666
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_3_ISO_SIPO_OUT/EN]  0.00168195
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_15_ISO_SIPO_OUT/EN]  0.000592954
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_14_ISO_SIPO_OUT/EN]  0.000573255
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_13_ISO_SIPO_OUT/EN]  0.00117868
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_12_ISO_SIPO_OUT/EN]  0.00198738
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_11_ISO_SIPO_OUT/EN]  0.000730887
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_10_ISO_SIPO_OUT/EN]  0.00183387
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_8_ISO_SIPO_OUT/EN]  0.00217182
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_5_ISO_SIPO_OUT/EN]  0.00068383
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_4_ISO_SIPO_OUT/EN]  0.000880215
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_3_ISO_SIPO_OUT/EN]  0.000466801
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_1_ISO_SIPO_OUT/EN]  0.00117527
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_0_ISO_SIPO_OUT/EN]  0.00101285
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_2_ISO_SIPO_OUT/EN]  0.000840351
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_1_ISO_SIPO_OUT/EN]  0.00015277
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_0_ISO_SIPO_OUT/EN]  0.000158941
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO2MEM_OUT2_snps_wrISO_SIPO2MEM_OUT2/EN]  0.000342952
set_annotated_delay -net -to [get_pins piso_bit/U20/A]  3.55996e-05
set_annotated_delay -net -to [get_pins piso_bit/U4/A]  7.02957e-05
set_annotated_delay -net -to [get_pins sipo_bit/U72/A]  0.00050007
set_annotated_delay -net -to [get_pins sipo_bit/U40/A]  0.000547745
set_annotated_delay -net -to [get_pins sipo_bit/U33/A]  0.000404923
set_annotated_delay -net -to [get_pins sipo_bit/U70/A]  0.00014053
set_annotated_delay -net -to [get_pins sipo_bit/U71/A]  9.11948e-05
set_annotated_delay -net -to [get_pins sipo_bit/U73/A]  0.000428297
set_annotated_delay -net -to [get_pins sipo_bit/U28/A]  0.000269239
set_annotated_delay -net -to [get_pins sipo_bit/U74/A]  0.000117437
set_annotated_delay -net -to [get_ports sout]  1.52241e-05
set_annotated_delay -net -to [get_ports memory_ack]  4.34209e-07
set_annotated_delay -net -to [get_pins U11/A2]  7.48368e-05
set_annotated_delay -net -to [get_pins U11/A1]  6.2691e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_15_/D]  0.000180293
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_14_/D]  0.000150217
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_13_/D]  0.000352025
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_12_/D]  0.0003624
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_11_/D]  0.000272075
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_10_/D]  0.000169171
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_9_/D]  3.6629e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_8_/D]  0.000172175
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_7_/D]  0.000424776
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_6_/D]  0.000481814
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_5_/D]  0.000208483
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_4_/D]  0.000656701
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_3_/D]  0.000220995
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_2_/D]  0.00060999
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_1_/D]  0.000238724
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_0_/D]  0.000149863
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_3_/D]  0.000216378
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_2_/D]  0.000247703
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_1_/D]  0.000102665
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_0_/D]  0.000356158
set_annotated_delay -net -to [get_pins sipo_bit/U6/A1]  3.63546e-05
set_annotated_delay -net -to [get_pins sipo_bit/U22/A]  3.46754e-05
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_2_/SI]  0.000126341
set_annotated_delay -net -to [get_pins sipo_bit/U7/A1]  2.43226e-05
set_annotated_delay -net -to [get_pins sipo_bit/U15/A1]  2.1544e-05
set_annotated_delay -net -to [get_pins sipo_bit/U35/A2]  1.46361e-05
set_annotated_delay -net -to [get_pins sipo_bit/U41/A4]  3.58204e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO2MEM_OUT2_snps_wrISO_SIPO2MEM_OUT2/A]  8.93873e-05
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_0_/SI]  2.81539e-05
set_annotated_delay -net -to [get_pins {nibble_0/A2[3]}]  0.000223593
set_annotated_delay -net -to [get_pins {nibble_1/A2[3]}]  0.00028237
set_annotated_delay -net -to [get_pins {nibble_1/A1[3]}]  0.000627691
set_annotated_delay -net -to [get_pins {nibble_0/A1[3]}]  0.000568914
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_3_/SI]  0.000276529
set_annotated_delay -net -to [get_pins {nibble_0/A2[2]}]  0.000268903
set_annotated_delay -net -to [get_pins {nibble_1/A2[2]}]  0.000309999
set_annotated_delay -net -to [get_pins {nibble_1/A1[2]}]  0.000670292
set_annotated_delay -net -to [get_pins {nibble_0/A1[2]}]  0.00062139
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_3_/SI]  3.40115e-05
set_annotated_delay -net -to [get_pins {nibble_0/A2[1]}]  0.00039547
set_annotated_delay -net -to [get_pins {nibble_1/A2[1]}]  0.000257685
set_annotated_delay -net -to [get_pins {nibble_1/A1[1]}]  0.000638651
set_annotated_delay -net -to [get_pins {nibble_0/A1[1]}]  0.000776435
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_2_/SI]  0.000303774
set_annotated_delay -net -to [get_pins {nibble_0/A2[0]}]  0.000273858
set_annotated_delay -net -to [get_pins {nibble_1/A2[0]}]  0.000569403
set_annotated_delay -net -to [get_pins {nibble_1/A1[0]}]  0.000987352
set_annotated_delay -net -to [get_pins {nibble_0/A1[0]}]  0.000691807
set_annotated_delay -net -to [get_pins {nibble_1/I2[3]}]  0.000230621
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_13_/SI]  1.39116e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_12_/SI]  9.35999e-05
set_annotated_delay -net -to [get_pins {nibble_1/I2[2]}]  1.39783e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_11_/SI]  8.1427e-05
set_annotated_delay -net -to [get_pins {nibble_1/I2[1]}]  0.000239872
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_4_/SI]  0.000166428
set_annotated_delay -net -to [get_pins {nibble_1/I2[0]}]  0.00011061
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_9_/SI]  0.000195673
set_annotated_delay -net -to [get_pins {nibble_1/I1[3]}]  1.14246e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_7_/SI]  7.83001e-05
set_annotated_delay -net -to [get_pins {nibble_1/I1[2]}]  6.74715e-05
set_annotated_delay -net -to [get_pins hreset_sync/t_reset_sync_reg/SI]        \
0.000438516
set_annotated_delay -net -to [get_pins {nibble_1/I1[1]}]  0.000109896
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_1_/SI]  0.000222707
set_annotated_delay -net -to [get_pins {nibble_1/I1[0]}]  0.000224014
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_5_/SI]  2.38659e-05
set_annotated_delay -net -to [get_pins {nibble_0/I2[3]}]  2.51231e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_2_/SI]  7.91741e-05
set_annotated_delay -net -to [get_pins {nibble_0/I2[2]}]  1.05417e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_14_/SI]  6.11463e-05
set_annotated_delay -net -to [get_pins {nibble_0/I2[1]}]  8.30506e-06
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_6_/SI]  1.45124e-05
set_annotated_delay -net -to [get_pins {nibble_0/I2[0]}]  1.57118e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_15_/SI]  0.000185735
set_annotated_delay -net -to [get_pins {nibble_0/I1[3]}]  0.000128558
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_1_/SI]  0.00032711
set_annotated_delay -net -to [get_pins {nibble_0/I1[2]}]  8.72024e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_0_/SI]  0.000104142
set_annotated_delay -net -to [get_pins {nibble_0/I1[1]}]  7.68447e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_10_/SI]  0.000146331
set_annotated_delay -net -to [get_pins {nibble_0/I1[0]}]  4.47267e-05
set_annotated_delay -net -to [get_pins U13/A]  4.9691e-05
set_annotated_delay -net -to [get_pins U14/A]  2.1356e-05
set_annotated_delay -net -to [get_pins U15/A]  0.000246851
set_annotated_delay -net -to [get_pins U16/A]  9.38e-06
set_annotated_delay -net -to [get_pins U17/A]  0.000224232
set_annotated_delay -net -to [get_pins U18/A]  5.64481e-05
set_annotated_delay -net -to [get_pins U19/A]  3.4579e-05
set_annotated_delay -net -to [get_pins U20/A]  0.000207143
set_annotated_delay -net -to [get_pins U21/A]  0.000398397
set_annotated_delay -net -to [get_pins U22/A]  4.70338e-05
set_annotated_delay -net -to [get_pins U23/A]  1.39319e-05
set_annotated_delay -net -to [get_pins U24/A]  2.54878e-06
set_annotated_delay -net -to [get_pins U25/A]  0.000117518
set_annotated_delay -net -to [get_pins U26/A]  1.48615e-05
set_annotated_delay -net -to [get_pins U27/A]  9.80732e-05
set_annotated_delay -net -to [get_pins U28/A]  0.000112518
set_annotated_delay -net -to [get_pins piso_bit/din_15__UPF_LS/A]  2.71419e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_12_/SI]  0.00021615
set_annotated_delay -net -to [get_pins piso_bit/din_14__UPF_LS/A]  9.3607e-06
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_5_/SI]  8.73834e-05
set_annotated_delay -net -to [get_pins piso_bit/din_13__UPF_LS/A]  1.1635e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_11_/SI]  9.47055e-05
set_annotated_delay -net -to [get_pins piso_bit/din_12__UPF_LS/A]  2.08153e-06
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_4_/SI]  1.68393e-05
set_annotated_delay -net -to [get_pins lreset_sync/t_reset_sync_reg/SI]        \
0.000293816
set_annotated_delay -net -to [get_pins piso_bit/din_11__UPF_LS/A]  1.67838e-05
set_annotated_delay -net -to [get_pins piso_bit/din_10__UPF_LS/A]  5.68429e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_8_/SI]  0.000309723
set_annotated_delay -net -to [get_pins piso_bit/din_9__UPF_LS/A]  3.51432e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_10_/SI]  0.000453643
set_annotated_delay -net -to [get_pins piso_bit/din_8__UPF_LS/A]  7.76866e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_13_/SI]  0.000682085
set_annotated_delay -net -to [get_pins piso_bit/din_7__UPF_LS/A]  2.45444e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_15_/SI]  5.76926e-05
set_annotated_delay -net -to [get_pins piso_bit/din_6__UPF_LS/A]  4.03765e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_7_/SI]  0.000147658
set_annotated_delay -net -to [get_pins piso_bit/din_5__UPF_LS/A]  7.63361e-06
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_6_/SI]  8.16487e-06
set_annotated_delay -net -to [get_pins piso_bit/din_4__UPF_LS/A]  2.56049e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_1_/SI]  0.000345188
set_annotated_delay -net -to [get_pins piso_bit/din_3__UPF_LS/A]  1.42657e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_9_/SI]  0.000215177
set_annotated_delay -net -to [get_pins piso_bit/din_2__UPF_LS/A]  2.41684e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_0_/SI]  0.000182215
set_annotated_delay -net -to [get_pins piso_bit/din_1__UPF_LS/A]  2.01352e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_2_/SI]  0.000222878
set_annotated_delay -net -to [get_pins piso_bit/din_0__UPF_LS/A]  1.24635e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_3_/SI]  4.54696e-05
set_annotated_delay -net -to [get_pins nibble_0/WEB2]  1.72717e-05
set_annotated_delay -net -to [get_pins nibble_0/WEB1]  0.000243397
set_annotated_delay -net -to [get_pins nibble_1/WEB2]  0.000142767
set_annotated_delay -net -to [get_pins nibble_1/WEB1]  0.000368892
set_annotated_delay -net -to [get_pins piso_bit/load_UPF_LS/A]  2.44863e-06
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_14_/SI]  1.79414e-05
set_annotated_delay -net -to [get_pins temp_1_reg/D]  1.42872e-05
set_annotated_delay -net -to [get_pins temp_2_reg/D]  5.8767e-06
set_annotated_delay -net -to [get_pins load_data_from_memory_reg/D]            \
9.57587e-06
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_4_/SI]  5.77813e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_15_ISO_SIPO_OUT/A]  6.01398e-05
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_1_/SI]  2.85547e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_14_ISO_SIPO_OUT/A]  3.47826e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_15_/SI]  8.31811e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_13_ISO_SIPO_OUT/A]  6.97619e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_9_/SI]  1.58206e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_12_ISO_SIPO_OUT/A]  1.06359e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_13_/SI]  7.07797e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_11_ISO_SIPO_OUT/A]  4.75979e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_0_/SI]  8.91113e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_10_ISO_SIPO_OUT/A]  2.27326e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_scan_outISO_SIPO_OUT/A]  3.10842e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_9_ISO_SIPO_OUT/A]  1.98259e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_7_/SI]  8.39309e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_8_ISO_SIPO_OUT/A]  6.19442e-05
set_annotated_delay -net -to [get_pins sipo_bit/wr_1_reg/SI]  3.87766e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_7_ISO_SIPO_OUT/A]  8.42841e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_3_/SI]  2.06527e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_6_ISO_SIPO_OUT/A]  6.49308e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_14_/SI]  5.26687e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_5_ISO_SIPO_OUT/A]  2.20211e-05
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_1_/SI]  2.53187e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_4_ISO_SIPO_OUT/A]  5.41653e-05
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_1_/SI]  4.75972e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_3_ISO_SIPO_OUT/A]  6.54965e-05
set_annotated_delay -net -to [get_pins sipo_bit/rd_reg/SI]  0.000164255
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_2_ISO_SIPO_OUT/A]  6.38885e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_10_/SI]  4.75852e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_1_ISO_SIPO_OUT/A]  1.96886e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_12_/SI]  0.000227208
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_pout_0_ISO_SIPO_OUT/A]  2.77055e-05
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_3_/SI]  0.000174671
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_3_ISO_SIPO_OUT/A]  4.19715e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_1_/SI]  9.15633e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_2_ISO_SIPO_OUT/A]  3.81321e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_6_/SI]  0.000189791
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_1_ISO_SIPO_OUT/A]  3.5928e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_5_/SI]  6.80544e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_SIPO__ISO_SIPO_OUT_snps_addr_0_ISO_SIPO_OUT/A]  3.80863e-05
set_annotated_delay -net -to [get_pins U30/A]  1.69997e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_15_/D]  0.000348383
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_14_/D]  0.000207021
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_13_/D]  2.20408e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_12_/D]  0.000205535
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_11_/D]  3.64803e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_10_/D]  0.000136375
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_9_/D]  0.00013431
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_8_/D]  6.13148e-06
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_7_/D]  1.70944e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_6_/D]  0.000217704
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_5_/D]  0.000192275
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_4_/D]  0.000129306
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_3_/D]  0.000197847
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_2_/D]  0.000154196
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_1_/D]  7.99213e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_0_/D]  0.00015784
set_annotated_delay -net -to [get_pins sync_data2mem/dut_sync/U3/A]            \
0.000501832
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_6_/RSTB]  0.000288528
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_2_/RSTB]  0.000522153
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_0_/RSTB]  0.000505782
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_0_/RSTB]  0.000459471
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_5_/RSTB]  0.000313079
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_6_/RSTB]  0.000213137
set_annotated_delay -net -to [get_pins sync_add2mem/dut_sync/U3/A]  0.000102989
set_annotated_delay -net -to [get_pins U31/A]  3.77224e-05
set_annotated_delay -net -to [get_pins temp_1_reg/RSTB]  0.00019172
set_annotated_delay -net -to [get_pins temp_0_reg/RSTB]  0.000114836
set_annotated_delay -net -to [get_pins temp_2_reg/RSTB]  0.000206683
set_annotated_delay -net -to [get_pins U29/A]  0.000431518
set_annotated_delay -net -to [get_pins temp_0_reg/D]  0.00068409
set_annotated_delay -net -to [get_pins U10/A]  0.000596844
set_annotated_delay -net -to [get_pins sipo_bit/reset_UPF_LS/A]  0.00116311
set_annotated_delay -net -to [get_pins piso_bit/reset_UPF_LS/A]  0.000453171
set_annotated_delay -net -to [get_pins load_data_from_memory_reg/RSTB]         \
0.000381519
set_annotated_delay -net -to [get_pins sync_datafrommem/U1/A]  0.000290249
set_annotated_delay -net -to [get_pins hreset_sync/U3/A2]  9.42898e-05
set_annotated_delay -net -to [get_ports lv_scan_out]  7.1488e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_8_/SI]  0.000571427
set_annotated_delay -net -to [get_ports hv_scan_out]  0.000808709
set_annotated_delay -net -to [get_pins piso_bit/scan_in_UPF_LS/A]  0.000421537
set_annotated_delay -net -to [get_ports piso_scan_out]  0.000166235
set_annotated_delay -net -to [get_pins sipo_bit/scan_in_UPF_LS/A]  0.000293609
set_annotated_delay -net -to [get_pins lreset_sync/U3/A2]  0.000220421
set_annotated_delay -net -to [get_ports sipo_scan_out]  0.000239674
set_annotated_delay -net -to [get_pins temp_0_reg/SI]  0.000475978
set_annotated_delay -net -to [get_pins sipo_bit/scan_enable_UPF_LS/A]          \
0.00424665
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_9_/SE]  0.00191537
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_11_/SE]  0.0046735
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_13_/SE]  0.00535707
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_15_/SE]  0.00501536
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_3_/SE]  0.00433518
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_2_/SE]  0.000822707
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_6_/SE]  0.00193887
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_4_/SE]  0.00243676
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_12_/SE]  0.000570461
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_14_/SE]  0.00241476
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_5_/SE]  0.00149065
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_7_/SE]  0.00145511
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_10_/SE]  0.0015518
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_0_/SE]  0.00110969
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_1_/SE]  0.000330603
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_8_/SE]  0.00227943
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_2_/SE]  0.00270815
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_0_/SE]  0.00318331
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_3_/SE]  0.00335683
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_1_/SE]  0.00399507
set_annotated_delay -net -to [get_pins hreset_sync/U3/A1]  0.00287339
set_annotated_delay -net -to [get_pins hreset_sync/reset_sync_reg/SE]          \
0.00423104
set_annotated_delay -net -to [get_pins hreset_sync/t_reset_sync_reg/SE]        \
0.00387142
set_annotated_delay -net -to [get_pins piso_bit/scan_enable_UPF_LS/A]          \
0.00326993
set_annotated_delay -net -to [get_pins lreset_sync/U3/A1]  0.00362922
set_annotated_delay -net -to [get_pins lreset_sync/t_reset_sync_reg/SE]        \
0.00630506
set_annotated_delay -net -to [get_pins lreset_sync/reset_sync_reg/SE]          \
0.00592034
set_annotated_delay -net -to [get_pins temp_0_reg/SE]  0.00454869
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_8_/SE]  0.00163598
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_11_/SE]  0.00238647
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_13_/SE]  0.00201012
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_10_/SE]  0.00309805
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_9_/SE]  0.00341795
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_3_/SE]  0.00391984
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_0_/SE]  0.00350187
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_2_/SE]  0.00360361
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_1_/SE]  0.00269524
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_4_/SE]  0.00395352
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_12_/SE]  0.00433317
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_15_/SE]  0.00630128
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_7_/SE]  0.00667806
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_6_/SE]  0.00590323
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_5_/SE]  0.00489003
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_14_/SE]  0.00470434
set_annotated_delay -net -to [get_pins piso_bit/U11/A4]  2.48867e-05
set_annotated_delay -net -to [get_pins                                         \
snps_PD_PISO__ISO_PISO_OUT_snps_scan_outISO_PISO_OUT/A]  5.37317e-05
set_annotated_delay -net -to [get_pins isolation_signals_0__UPF_LS/A]          \
0.000235653
set_annotated_delay -net -to [get_pins                                         \
snps_PD_PISO__ISO_PISO_OUT_snps_scan_outISO_PISO_OUT/EN]  0.000464028
set_annotated_delay -net -to [get_pins U37/A]  3.5695e-06
set_annotated_delay -net -to [get_pins U36/A]  2.19005e-07
set_annotated_delay -net -to [get_pins lreset_sync/reset_sync_reg/SI]          \
2.18215e-05
set_annotated_delay -net -to [get_pins lreset_sync/reset_sync_reg/D]           \
2.16355e-05
set_annotated_delay -net -to [get_pins lreset_sync/reset_sync_reg/CLK]         \
3.89283e-05
set_annotated_delay -net -to [get_pins lreset_sync/t_reset_sync_reg/CLK]       \
2.31176e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_4_/RSTB]  0.00113554
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_8_/RSTB]  0.00242335
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_0_/RSTB]  0.00109744
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_12_/RSTB]  0.00253165
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_1_/RSTB]  0.00137589
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_9_/RSTB]  0.00155936
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_10_/RSTB]  0.00219827
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_7_/RSTB]  0.00169184
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_2_/RSTB]  0.000735493
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_3_/RSTB]  0.00184961
set_annotated_delay -net -to [get_pins sipo_bit/wr_tmp_reg/RSTB]  0.00144923
set_annotated_delay -net -to [get_pins sipo_bit/wr_0_reg/RSTB]  0.00187524
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_1_/RSTB]  0.00130968
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_15_/RSTB]  0.00187593
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_14_/RSTB]  0.00100611
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_0_/RSTB]           \
0.000965266
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_2_/RSTB]  0.00190397
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_9_/RSTB]  0.00207721
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_7_/RSTB]  0.00142333
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_10_/RSTB]  0.00168376
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_0_/RSTB]  0.00131626
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_12_/RSTB]  0.00188736
set_annotated_delay -net -to [get_pins sipo_bit/wr_1_reg/RSTB]  0.00163088
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_5_/RSTB]  0.000783569
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_8_/RSTB]  0.00225152
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_13_/RSTB]  0.00206975
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_3_/RSTB]  0.00139669
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_6_/RSTB]  0.00106847
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_11_/RSTB]  0.00161544
set_annotated_delay -net -to [get_pins sipo_bit/wr_reg/RSTB]  0.000964049
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_1_/RSTB]  0.000400064
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_1_/RSTB]           \
0.00098051
set_annotated_delay -net -to [get_pins sipo_bit/rd_reg/RSTB]  0.000731336
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_0_/RSTB]  0.00171385
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_0_/RSTB]           \
0.000838599
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_2_/RSTB]           \
0.000257444
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_1_/RSTB]  0.00134808
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_3_/RSTB]           \
0.000264396
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_1_/RSTB]           \
0.00057716
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_2_/RSTB]  0.00117967
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_3_/RSTB]  0.00116743
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_2_/RSTB]           \
0.000758977
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_3_/RSTB]           \
0.000420024
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_5_/RSTB]  0.000456972
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_2_/RSTB]  0.00223368
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_14_/RSTB]  0.000256772
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_0_/RSTB]  0.000741351
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_4_/RSTB]  0.00127856
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_6_/RSTB]  0.00124309
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_15_/RSTB]  0.00131438
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_13_/RSTB]  0.00154622
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_11_/RSTB]  0.00121942
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_3_/RSTB]  0.00109045
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_5_/SI]  0.000125139
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_15_/D]  0.000189469
set_annotated_delay -net -to [get_pins sipo_bit/U54/A4]  4.71343e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_6_/SI]  4.69232e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_14_/D]  0.000146007
set_annotated_delay -net -to [get_pins sipo_bit/U54/A2]  0.000160947
set_annotated_delay -net -to [get_pins sipo_bit/U55/A4]  9.27626e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_7_/SI]  4.68565e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_13_/D]  0.000106909
set_annotated_delay -net -to [get_pins sipo_bit/U55/A2]  6.30034e-05
set_annotated_delay -net -to [get_pins sipo_bit/U56/A4]  3.74328e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_1_/SI]  4.48407e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_12_/D]  0.000113842
set_annotated_delay -net -to [get_pins sipo_bit/U56/A2]  0.000119245
set_annotated_delay -net -to [get_pins sipo_bit/U57/A4]  5.47014e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_2_/SI]  8.91095e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_11_/D]  0.000346317
set_annotated_delay -net -to [get_pins sipo_bit/U57/A2]  8.39045e-05
set_annotated_delay -net -to [get_pins sipo_bit/U58/A4]  2.61591e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_0_/SI]  3.81912e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_10_/D]  8.21419e-05
set_annotated_delay -net -to [get_pins sipo_bit/U58/A2]  4.68023e-05
set_annotated_delay -net -to [get_pins sipo_bit/U59/A4]  1.4133e-05
set_annotated_delay -net -to [get_pins sipo_bit/wr_tmp_reg/SI]  0.000125258
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_9_/D]  6.67815e-05
set_annotated_delay -net -to [get_pins sipo_bit/U59/A2]  4.91164e-05
set_annotated_delay -net -to [get_pins sipo_bit/U60/A4]  3.57265e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_8_/D]  5.70401e-05
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_2_/SI]  0.000187521
set_annotated_delay -net -to [get_pins sipo_bit/U60/A2]  1.30272e-05
set_annotated_delay -net -to [get_pins sipo_bit/U61/A4]  5.15641e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_8_/SI]  0.000137994
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_7_/D]  0.000111906
set_annotated_delay -net -to [get_pins sipo_bit/U61/A2]  0.000150651
set_annotated_delay -net -to [get_pins sipo_bit/U62/A4]  4.34313e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_12_/SI]  0.000183784
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_6_/D]  0.000321633
set_annotated_delay -net -to [get_pins sipo_bit/U62/A2]  0.00011081
set_annotated_delay -net -to [get_pins sipo_bit/U63/A4]  8.57353e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_11_/SI]  0.000142523
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_5_/D]  7.63177e-05
set_annotated_delay -net -to [get_pins sipo_bit/U63/A2]  7.46791e-05
set_annotated_delay -net -to [get_pins sipo_bit/U64/A4]  7.69107e-05
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_3_/SI]  0.000155248
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_4_/D]  0.000203203
set_annotated_delay -net -to [get_pins sipo_bit/U64/A2]  3.35547e-05
set_annotated_delay -net -to [get_pins sipo_bit/U65/A4]  5.62384e-05
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_0_/SI]  0.000129072
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_3_/D]  0.000200504
set_annotated_delay -net -to [get_pins sipo_bit/U65/A2]  3.79673e-05
set_annotated_delay -net -to [get_pins sipo_bit/U66/A4]  3.7461e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_13_/SI]  5.63025e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_2_/D]  5.9734e-05
set_annotated_delay -net -to [get_pins sipo_bit/U66/A2]  4.29847e-05
set_annotated_delay -net -to [get_pins sipo_bit/U67/A4]  1.61186e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_10_/SI]  0.000132727
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_1_/D]  3.3517e-05
set_annotated_delay -net -to [get_pins sipo_bit/U67/A2]  8.59141e-05
set_annotated_delay -net -to [get_pins sipo_bit/U68/A4]  4.77075e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_4_/SI]  8.69691e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_0_/D]  2.3984e-05
set_annotated_delay -net -to [get_pins sipo_bit/U68/A2]  4.23144e-05
set_annotated_delay -net -to [get_pins sipo_bit/U69/A4]  3.58114e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_11_/SI]  0.000133661
set_annotated_delay -net -to [get_pins sipo_bit/U20/A4]  4.07749e-05
set_annotated_delay -net -to [get_pins sipo_bit/U47/A2]  3.24557e-05
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_3_/SI]  1.8305e-05
set_annotated_delay -net -to [get_pins sipo_bit/U20/A3]  2.94584e-05
set_annotated_delay -net -to [get_pins sipo_bit/U45/A1]  2.89154e-05
set_annotated_delay -net -to [get_pins sipo_bit/U50/A1]  2.49265e-05
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_0_/SI]  6.81578e-05
set_annotated_delay -net -to [get_pins sipo_bit/U20/A2]  2.33687e-05
set_annotated_delay -net -to [get_pins sipo_bit/U45/A2]  2.11119e-05
set_annotated_delay -net -to [get_pins sipo_bit/U48/A3]  4.46717e-05
set_annotated_delay -net -to [get_pins sipo_bit/U51/A3]  4.35409e-05
set_annotated_delay -net -to [get_pins sipo_bit/U51/A1]  4.51325e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_2_/SI]  0.000106443
set_annotated_delay -net -to [get_pins sipo_bit/U20/A1]  2.85954e-05
set_annotated_delay -net -to [get_pins sipo_bit/U44/A1]  1.53276e-05
set_annotated_delay -net -to [get_pins sipo_bit/U48/A2]  2.6951e-05
set_annotated_delay -net -to [get_pins sipo_bit/U51/A2]  3.23259e-05
set_annotated_delay -net -to [get_pins sipo_bit/U53/A4]  2.14041e-05
set_annotated_delay -net -to [get_pins sipo_bit/wr_tmp_reg/D]  4.6652e-06
set_annotated_delay -net -to [get_pins sipo_bit/rd_reg/D]  7.45726e-05
set_annotated_delay -net -to [get_pins sipo_bit/U23/A]  6.75595e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_15_/SI]  0.000248231
set_annotated_delay -net -to [get_pins sipo_bit/U24/A1]  0.000127119
set_annotated_delay -net -to [get_pins sipo_bit/U25/A1]  0.000114508
set_annotated_delay -net -to [get_pins sipo_bit/U26/A1]  8.19426e-05
set_annotated_delay -net -to [get_pins sipo_bit/U27/A1]  6.73066e-05
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_3_/D]  0.000122756
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_2_/D]  2.13029e-05
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_1_/D]  2.97187e-05
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_0_/D]  1.98295e-05
set_annotated_delay -net -to [get_pins sipo_bit/U27/A2]  2.05802e-05
set_annotated_delay -net -to [get_pins sipo_bit/U31/A0]  2.54079e-05
set_annotated_delay -net -to [get_pins sipo_bit/U19/A2]  1.87291e-05
set_annotated_delay -net -to [get_pins sipo_bit/U17/A2]  2.34342e-05
set_annotated_delay -net -to [get_pins sipo_bit/U26/A2]  1.62244e-05
set_annotated_delay -net -to [get_pins sipo_bit/U13/A1]  1.09999e-05
set_annotated_delay -net -to [get_pins sipo_bit/U25/A2]  1.24672e-05
set_annotated_delay -net -to [get_pins sipo_bit/U3/A2]  1.66603e-05
set_annotated_delay -net -to [get_pins sipo_bit/U4/A2]  1.34445e-05
set_annotated_delay -net -to [get_pins sipo_bit/U13/A2]  1.2933e-05
set_annotated_delay -net -to [get_pins sipo_bit/U24/A2]  1.40893e-05
set_annotated_delay -net -to [get_pins sipo_bit/U9/A2]  3.34996e-05
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_2_/SI]  3.44548e-05
set_annotated_delay -net -to [get_pins sipo_bit/U27/A4]  4.54101e-05
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_3_/SI]  2.99049e-05
set_annotated_delay -net -to [get_pins sipo_bit/U26/A4]  2.7931e-05
set_annotated_delay -net -to [get_pins sipo_bit/U34/A2]  2.07237e-05
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_2_/SI]  4.94504e-05
set_annotated_delay -net -to [get_pins sipo_bit/U25/A4]  3.07449e-05
set_annotated_delay -net -to [get_pins sipo_bit/U38/A2]  2.02517e-05
set_annotated_delay -net -to [get_pins sipo_bit/wr_reg/SI]  3.96312e-05
set_annotated_delay -net -to [get_pins sipo_bit/U24/A4]  1.62802e-05
set_annotated_delay -net -to [get_pins sipo_bit/U35/A3]  2.48214e-05
set_annotated_delay -net -to [get_pins sipo_bit/U39/A2]  1.41048e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_9_/SI]  0.000119045
set_annotated_delay -net -to [get_pins sipo_bit/U42/A2]  1.16226e-05
set_annotated_delay -net -to [get_pins sipo_bit/U43/A4]  1.49003e-05
set_annotated_delay -net -to [get_pins sipo_bit/wr_0_reg/SI]  7.86455e-05
set_annotated_delay -net -to [get_pins sipo_bit/U41/A2]  0.000195833
set_annotated_delay -net -to [get_pins sipo_bit/U42/A4]  4.37008e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_3_/SI]  9.59846e-06
set_annotated_delay -net -to [get_pins sipo_bit/U43/A2]  1.45519e-05
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_3_/D]  1.9445e-06
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_2_/D]  8.83881e-06
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_1_/D]  4.72506e-06
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_0_/D]  9.2321e-06
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_3_/D]  1.69668e-06
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_2_/D]  2.15478e-06
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_1_/D]  4.57504e-06
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_0_/D]  9.54863e-06
set_annotated_delay -net -to [get_pins sipo_bit/wr_reg/D]  1.56688e-05
set_annotated_delay -net -to [get_pins sipo_bit/wr_1_reg/D]  3.53959e-06
set_annotated_delay -net -to [get_pins sipo_bit/wr_0_reg/D]  1.86897e-05
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_3_/D]  3.26364e-06
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_2_/D]  2.33186e-06
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_1_/D]  1.06006e-05
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_0_/D]  8.25974e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_15_/D]  8.1288e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_14_/D]  1.60084e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_13_/D]  2.35626e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_12_/D]  7.92515e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_11_/D]  7.49345e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_10_/D]  8.62815e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_9_/D]  2.51578e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_8_/D]  4.2894e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_7_/D]  3.11646e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_6_/D]  1.06243e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_5_/D]  1.58951e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_4_/D]  3.93791e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_3_/D]  1.17257e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_2_/D]  8.45957e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_1_/D]  6.57385e-06
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_0_/D]  4.13935e-06
set_annotated_delay -net -to [get_pins sipo_bit/U16/A1]  3.01138e-07
set_annotated_delay -net -to [get_pins sipo_bit/U16/A2]  3.47187e-05
set_annotated_delay -net -to [get_pins sipo_bit/U17/A1]  3.70409e-05
set_annotated_delay -net -to [get_pins sipo_bit/U18/A2]  7.71494e-07
set_annotated_delay -net -to [get_pins sipo_bit/U18/A1]  3.67746e-06
set_annotated_delay -net -to [get_pins sipo_bit/U14/A]  1.88395e-06
set_annotated_delay -net -to [get_pins sipo_bit/U26/A3]  4.16909e-05
set_annotated_delay -net -to [get_pins sipo_bit/U24/A3]  3.05648e-05
set_annotated_delay -net -to [get_pins sipo_bit/U25/A3]  2.88233e-05
set_annotated_delay -net -to [get_pins sipo_bit/U27/A3]  2.83185e-05
set_annotated_delay -net -to [get_pins sipo_bit/U19/A1]  6.49563e-06
set_annotated_delay -net -to [get_pins sipo_bit/U30/A3]  2.03566e-05
set_annotated_delay -net -to [get_pins sipo_bit/U3/A3]  1.23201e-06
set_annotated_delay -net -to [get_pins sipo_bit/U30/A1]  9.60348e-06
set_annotated_delay -net -to [get_pins sipo_bit/U19/A3]  4.48433e-06
set_annotated_delay -net -to [get_pins sipo_bit/U31/B0]  8.62231e-06
set_annotated_delay -net -to [get_pins sipo_bit/U11/A2]  3.29865e-05
set_annotated_delay -net -to [get_pins sipo_bit/U8/A3]  3.64639e-05
set_annotated_delay -net -to [get_pins sipo_bit/U11/A1]  1.18375e-06
set_annotated_delay -net -to [get_pins sipo_bit/U8/A1]  1.21352e-06
set_annotated_delay -net -to [get_pins sipo_bit/U9/A1]  1.81756e-05
set_annotated_delay -net -to [get_pins sipo_bit/U34/A3]  5.66983e-06
set_annotated_delay -net -to [get_pins sipo_bit/U10/A]  3.29479e-06
set_annotated_delay -net -to [get_pins sipo_bit/U38/A3]  5.04247e-06
set_annotated_delay -net -to [get_pins sipo_bit/U38/A1]  2.32464e-06
set_annotated_delay -net -to [get_pins sipo_bit/U36/A]  1.40333e-05
set_annotated_delay -net -to [get_pins sipo_bit/U39/A3]  6.89666e-06
set_annotated_delay -net -to [get_pins sipo_bit/U3/A1]  1.93976e-05
set_annotated_delay -net -to [get_pins sipo_bit/U4/A1]  2.11099e-05
set_annotated_delay -net -to [get_pins sipo_bit/U39/A1]  1.43904e-05
set_annotated_delay -net -to [get_pins sipo_bit/U46/A2]  1.27462e-06
set_annotated_delay -net -to [get_pins sipo_bit/U46/A1]  1.85964e-06
set_annotated_delay -net -to [get_pins sipo_bit/U21/A]  2.48244e-06
set_annotated_delay -net -to [get_pins sipo_bit/U47/A1]  2.15515e-06
set_annotated_delay -net -to [get_pins sipo_bit/U47/S0]  4.33362e-06
set_annotated_delay -net -to [get_pins sipo_bit/U50/A3]  6.48161e-06
set_annotated_delay -net -to [get_pins sipo_bit/U50/A2]  1.00832e-05
set_annotated_delay -net -to [get_pins sipo_bit/U49/A]  1.95817e-06
set_annotated_delay -net -to [get_pins sipo_bit/U51/A5]  3.31861e-07
set_annotated_delay -net -to [get_pins sipo_bit/U54/A3]  9.7396e-05
set_annotated_delay -net -to [get_pins sipo_bit/U53/A3]  8.79554e-05
set_annotated_delay -net -to [get_pins sipo_bit/U66/A3]  5.63248e-05
set_annotated_delay -net -to [get_pins sipo_bit/U64/A3]  4.42841e-05
set_annotated_delay -net -to [get_pins sipo_bit/U41/A3]  0.000147954
set_annotated_delay -net -to [get_pins sipo_bit/U42/A3]  1.70333e-05
set_annotated_delay -net -to [get_pins sipo_bit/U43/A3]  1.67317e-05
set_annotated_delay -net -to [get_pins sipo_bit/U60/A3]  0.000154897
set_annotated_delay -net -to [get_pins sipo_bit/U61/A3]  0.000258123
set_annotated_delay -net -to [get_pins sipo_bit/U55/A3]  5.05461e-05
set_annotated_delay -net -to [get_pins sipo_bit/U56/A3]  0.000185344
set_annotated_delay -net -to [get_pins sipo_bit/U67/A3]  9.75093e-05
set_annotated_delay -net -to [get_pins sipo_bit/U65/A3]  7.09056e-05
set_annotated_delay -net -to [get_pins sipo_bit/U58/A3]  0.000137242
set_annotated_delay -net -to [get_pins sipo_bit/U62/A3]  9.40019e-06
set_annotated_delay -net -to [get_pins sipo_bit/U59/A3]  0.000220785
set_annotated_delay -net -to [get_pins sipo_bit/U57/A3]  6.45464e-05
set_annotated_delay -net -to [get_pins sipo_bit/U68/A3]  0.000218444
set_annotated_delay -net -to [get_pins sipo_bit/U63/A3]  0.00010611
set_annotated_delay -net -to [get_pins sipo_bit/U69/A3]  0.0001207
set_annotated_delay -net -to [get_pins sipo_bit/U34/A1]  2.75765e-06
set_annotated_delay -net -to [get_pins sipo_bit/U76/A]  3.81907e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_5_/SE]  7.03384e-05
set_annotated_delay -net -to [get_pins sipo_bit/U75/A]  6.59983e-05
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_0_/SI]  1.56698e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_14_/SI]  2.50488e-05
set_annotated_delay -net -to [get_pins sipo_bit/U30/A2]  1.25489e-05
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_1_/SI]  2.27697e-05
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_0_/SI]  6.26963e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_8_/SI]  6.30054e-05
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_0_/RETN]           \
0.00025647
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_1_/RETN]           \
0.000150574
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_4_/RETN]  0.00038712
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_1_/RETN]  0.000313635
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_2_/RETN]  0.000139292
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_0_/RETN]           \
0.00033421
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_0_/RETN]  0.000633127
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_1_/RETN]           \
0.000529037
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_3_/RETN]           \
0.00018314
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_2_/RETN]           \
0.000326349
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_14_/RETN]  0.000325923
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_5_/RETN]  8.06041e-05
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_3_/RETN]           \
0.00020269
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_1_/RETN]  0.000416765
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_7_/RETN]  0.000361758
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_11_/RETN]  0.000227358
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_14_/RETN]  0.000320119
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_0_/RETN]  0.000223307
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_6_/RETN]  0.00024805
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_1_/RETN]  8.08149e-05
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_8_/RETN]  0.000408829
set_annotated_delay -net -to [get_pins sipo_bit/wr_1_reg/RETN]  0.000521962
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_2_/RETN]  0.000281048
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_9_/RETN]  0.00113458
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_12_/RETN]  0.000485989
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_8_/RETN]  0.000400127
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_9_/RETN]  0.000646978
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_2_/RETN]  0.000477189
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_7_/RETN]  0.000232246
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_15_/RETN]  0.000210123
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_0_/RETN]  0.000219482
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_13_/RETN]  0.000325176
set_annotated_delay -net -to [get_pins sipo_bit/wr_0_reg/RETN]  0.000325716
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_13_/RETN]  0.000316694
set_annotated_delay -net -to [get_pins sipo_bit/wr_tmp_reg/RETN]  0.000372943
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_10_/RETN]  0.000282275
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_10_/RETN]  0.000548094
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_3_/RETN]  0.000367963
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_12_/RETN]  0.000387463
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_1_/RETN]  8.90134e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_0_/RETN]  9.2416e-05
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_2_/RETN]           \
0.000416578
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_3_/RETN]  0.000452958
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_4_/RETN]  0.000279512
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_3_/RETN]  0.000296054
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_5_/RETN]  8.51975e-05
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_2_/RETN]  0.000172342
set_annotated_delay -net -to [get_pins sipo_bit/rd_reg/RETN]  0.000294086
set_annotated_delay -net -to [get_pins sipo_bit/wr_reg/RETN]  0.000409799
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_15_/RETN]  0.000326011
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_11_/RETN]  0.000265646
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_3_/RETN]  0.00024665
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_6_/RETN]  0.000177356
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_8_/SE]  0.00121927
set_annotated_delay -net -to [get_pins sipo_bit/wr_1_reg/SE]  0.000634802
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_2_/SE]  0.00107938
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_7_/SE]  0.000679762
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_15_/SE]  0.000815536
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_13_/SE]  0.000958482
set_annotated_delay -net -to [get_pins sipo_bit/wr_0_reg/SE]  0.000815022
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_9_/SE]  0.000671142
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_12_/SE]  0.00129914
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_8_/SE]  0.00109254
set_annotated_delay -net -to [get_pins sipo_bit/wr_tmp_reg/SE]  0.000500828
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_9_/SE]  0.000963982
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_2_/SE]  0.000836217
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_7_/SE]  0.000481731
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_3_/SE]  0.000374598
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_10_/SE]  0.0006738
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_10_/SE]  0.00105327
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_3_/SE]  0.00046208
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_11_/SE]  0.000623415
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_3_/SE]  0.000796124
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_5_/SE]  9.89738e-05
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_14_/SE]  0.000174019
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_12_/SE]  0.000823961
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_1_/SE]  0.000433664
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_0_/SE]  0.000402766
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_0_/SE]  0.000298693
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_6_/SE]  0.000220013
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_1_/SE]  0.000535828
set_annotated_delay -net -to [get_pins sipo_bit/wr_reg/SE]  0.000906423
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_0_/SE]  0.000661375
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_2_/SE]  0.000332981
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_1_/SE]  0.000523216
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_0_/SE]  0.000910106
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_4_/SE]  0.000831831
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_15_/SE]  0.00112601
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_11_/SE]  0.00106286
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_3_/SE]  0.000966927
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_6_/SE]  0.00093354
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_1_/SE]  0.000735957
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_13_/SE]  0.000798638
set_annotated_delay -net -to [get_pins sipo_bit/count_reg_2_/SE]  0.00055489
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_0_/SE]  0.000762801
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_0_/SE]  0.000744962
set_annotated_delay -net -to [get_pins sipo_bit/tmp_reg_4_/SE]  0.000525547
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_1_/SE]  0.00063578
set_annotated_delay -net -to [get_pins sipo_bit/rd_addr_reg_3_/SE]  0.000272965
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_2_/SE]  0.000423179
set_annotated_delay -net -to [get_pins sipo_bit/pout_reg_14_/SE]  0.000422732
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_2_/SE]  0.000259529
set_annotated_delay -net -to [get_pins sipo_bit/rd_reg/SE]  0.000256765
set_annotated_delay -net -to [get_pins sipo_bit/wr_addr_reg_3_/SE]  0.000293471
set_annotated_delay -net -to [get_pins sipo_bit/addr_reg_1_/SE]  0.000518017
set_annotated_delay -net -to [get_pins sipo_bit/U53/A2]  4.45348e-06
set_annotated_delay -net -to [get_pins sipo_bit/U8/A2]  1.79433e-05
set_annotated_delay -net -to [get_pins sipo_bit/U5/A1]  1.0646e-05
set_annotated_delay -net -to [get_pins sipo_bit/U5/A2]  1.09928e-05
set_annotated_delay -net -to [get_pins piso_bit/U19/A2]  0.000122456
set_annotated_delay -net -to [get_pins piso_bit/U18/A2]  5.47615e-05
set_annotated_delay -net -to [get_pins piso_bit/U17/A2]  6.11481e-06
set_annotated_delay -net -to [get_pins piso_bit/U16/A2]  6.28871e-06
set_annotated_delay -net -to [get_pins piso_bit/U15/A2]  3.93259e-05
set_annotated_delay -net -to [get_pins piso_bit/U14/A2]  0.000109407
set_annotated_delay -net -to [get_pins piso_bit/U13/A2]  9.92958e-05
set_annotated_delay -net -to [get_pins piso_bit/U12/A2]  2.7474e-05
set_annotated_delay -net -to [get_pins piso_bit/U11/A2]  1.62779e-05
set_annotated_delay -net -to [get_pins piso_bit/U10/A2]  8.0499e-05
set_annotated_delay -net -to [get_pins piso_bit/U9/A2]  1.4179e-05
set_annotated_delay -net -to [get_pins piso_bit/U8/A2]  8.99391e-05
set_annotated_delay -net -to [get_pins piso_bit/U7/A2]  6.36548e-05
set_annotated_delay -net -to [get_pins piso_bit/U6/A2]  2.20459e-05
set_annotated_delay -net -to [get_pins piso_bit/U5/A2]  2.51869e-05
set_annotated_delay -net -to [get_pins piso_bit/U3/A2]  6.03961e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_3_/RSTB]  0.000480425
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_0_/RSTB]  0.000768784
set_annotated_delay -net -to [get_pins piso_bit/dout_reg/RSTB]  0.000612853
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_12_/RSTB]  0.000204309
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_15_/RSTB]  0.000622107
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_11_/RSTB]  0.000315368
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_8_/RSTB]  0.000462469
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_7_/RSTB]  0.000333524
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_1_/RSTB]  0.000777697
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_5_/RSTB]  0.000130453
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_9_/RSTB]  0.000374234
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_10_/RSTB]  0.000533063
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_13_/RSTB]  0.000434238
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_4_/RSTB]  0.000298595
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_6_/RSTB]  0.000131562
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_2_/RSTB]  0.000631505
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_14_/RSTB]  0.000464853
set_annotated_delay -net -to [get_pins piso_bit/U24/A]  0.00014426
set_annotated_delay -net -to [get_pins piso_bit/U3/A1]  0.000726319
set_annotated_delay -net -to [get_pins piso_bit/U5/A1]  0.000715573
set_annotated_delay -net -to [get_pins piso_bit/U6/A1]  0.000712286
set_annotated_delay -net -to [get_pins piso_bit/U7/A1]  0.000631871
set_annotated_delay -net -to [get_pins piso_bit/U8/A1]  0.000262113
set_annotated_delay -net -to [get_pins piso_bit/U9/A1]  6.96954e-05
set_annotated_delay -net -to [get_pins piso_bit/U10/A1]  0.000116949
set_annotated_delay -net -to [get_pins piso_bit/U11/A1]  0.000309019
set_annotated_delay -net -to [get_pins piso_bit/U12/A1]  0.000323875
set_annotated_delay -net -to [get_pins piso_bit/U13/A1]  0.000339035
set_annotated_delay -net -to [get_pins piso_bit/U14/A1]  0.000486972
set_annotated_delay -net -to [get_pins piso_bit/U15/A1]  0.000292986
set_annotated_delay -net -to [get_pins piso_bit/U16/A1]  0.000151
set_annotated_delay -net -to [get_pins piso_bit/U17/A1]  0.000399266
set_annotated_delay -net -to [get_pins piso_bit/U18/A1]  0.000400875
set_annotated_delay -net -to [get_pins piso_bit/U19/A1]  0.000641329
set_annotated_delay -net -to [get_pins piso_bit/U21/A1]  0.000630899
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_14_/SI]  5.76248e-05
set_annotated_delay -net -to [get_pins piso_bit/U21/A2]  6.04858e-05
set_annotated_delay -net -to [get_pins                                         \
piso_bit/snps_PD_PISO__ISO_PISO_OUT_SSL_snps_doutISO_PISO_OUT_SSL/A2]          \
4.83986e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_12_/SI]  0.000117647
set_annotated_delay -net -to [get_pins piso_bit/U21/A4]  2.3565e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_13_/SI]  1.84821e-05
set_annotated_delay -net -to [get_pins piso_bit/U19/A4]  3.87493e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_5_/SI]  8.23933e-05
set_annotated_delay -net -to [get_pins piso_bit/U18/A4]  3.37962e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_2_/SI]  8.3968e-05
set_annotated_delay -net -to [get_pins piso_bit/U17/A4]  6.61399e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_15_/SI]  5.69757e-05
set_annotated_delay -net -to [get_pins piso_bit/U16/A4]  7.58505e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_0_/SI]  0.000163014
set_annotated_delay -net -to [get_pins piso_bit/U15/A4]  0.00015306
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_3_/SI]  2.75799e-05
set_annotated_delay -net -to [get_pins piso_bit/U14/A4]  1.47127e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_9_/SI]  7.15662e-05
set_annotated_delay -net -to [get_pins piso_bit/U13/A4]  6.37565e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_4_/SI]  5.19697e-05
set_annotated_delay -net -to [get_pins piso_bit/U12/A4]  2.66018e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_6_/SI]  1.33494e-05
set_annotated_delay -net -to [get_pins piso_bit/U10/A4]  1.81982e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_1_/SI]  0.000122547
set_annotated_delay -net -to [get_pins piso_bit/U9/A4]  0.000105116
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_10_/SI]  2.67064e-05
set_annotated_delay -net -to [get_pins piso_bit/U8/A4]  6.92621e-05
set_annotated_delay -net -to [get_pins piso_bit/dout_reg/SI]  0.000160798
set_annotated_delay -net -to [get_pins piso_bit/U7/A4]  7.31318e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_8_/SI]  8.59315e-05
set_annotated_delay -net -to [get_pins piso_bit/U6/A4]  3.81818e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_11_/SI]  0.000131296
set_annotated_delay -net -to [get_pins piso_bit/U5/A4]  4.10688e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_0_/D]  4.06925e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_1_/D]  8.53846e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_2_/D]  9.89449e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_3_/D]  1.79243e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_4_/D]  4.5562e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_5_/D]  7.60523e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_6_/D]  6.53327e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_7_/D]  6.22617e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_8_/D]  1.85157e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_9_/D]  4.62679e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_10_/D]  5.42854e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_11_/D]  4.99498e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_12_/D]  9.86344e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_13_/D]  5.0483e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_14_/D]  8.74938e-06
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_15_/D]  2.09518e-05
set_annotated_delay -net -to [get_pins piso_bit/dout_reg/D]  5.72231e-05
set_annotated_delay -net -to [get_pins piso_bit/U17/A3]  0.000352991
set_annotated_delay -net -to [get_pins piso_bit/U11/A3]  0.000229174
set_annotated_delay -net -to [get_pins piso_bit/U21/A3]  0.000445941
set_annotated_delay -net -to [get_pins piso_bit/U18/A3]  0.000358482
set_annotated_delay -net -to [get_pins piso_bit/U10/A3]  9.61053e-06
set_annotated_delay -net -to [get_pins piso_bit/U8/A3]  0.000131351
set_annotated_delay -net -to [get_pins piso_bit/U9/A3]  7.40951e-05
set_annotated_delay -net -to [get_pins piso_bit/U16/A3]  0.000163242
set_annotated_delay -net -to [get_pins piso_bit/U6/A3]  0.000515367
set_annotated_delay -net -to [get_pins piso_bit/U19/A3]  0.000454838
set_annotated_delay -net -to [get_pins piso_bit/U13/A3]  0.000196968
set_annotated_delay -net -to [get_pins piso_bit/U5/A3]  0.000518171
set_annotated_delay -net -to [get_pins piso_bit/U15/A3]  0.000284362
set_annotated_delay -net -to [get_pins piso_bit/U7/A3]  0.00044677
set_annotated_delay -net -to [get_pins piso_bit/U12/A3]  0.000184036
set_annotated_delay -net -to [get_pins piso_bit/U14/A3]  0.000323165
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_7_/SE]  0.00100634
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_4_/SE]  0.000753043
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_1_/SE]  0.00047347
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_8_/SE]  0.000942921
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_9_/SE]  0.000600642
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_3_/SE]  0.000512128
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_10_/SE]  0.000803573
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_0_/SE]  0.000281341
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_11_/SE]  0.00032972
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_15_/SE]  0.000272035
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_12_/SE]  0.000456223
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_2_/SE]  0.000706738
set_annotated_delay -net -to [get_pins piso_bit/dout_reg/SE]  7.75957e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_14_/SE]  0.000115787
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_13_/SE]  0.000254136
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_5_/SE]  0.000555756
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_6_/SE]  0.000801071
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_7_/SI]  1.01301e-05
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_14_/RETN]  0.00063694
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_13_/RETN]  0.000688149
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_11_/RETN]  0.000886979
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_15_/RETN]  0.000373905
set_annotated_delay -net -to [get_pins piso_bit/dout_reg/RETN]  0.000416921
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_0_/RETN]  0.000160436
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_1_/RETN]  0.000138202
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_10_/RETN]  0.000560777
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_5_/RETN]  0.00102052
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_12_/RETN]  0.000884622
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_6_/RETN]  0.00101848
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_2_/RETN]  0.000184633
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_9_/RETN]  0.00057195
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_7_/RETN]  0.000646858
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_3_/RETN]  0.000376552
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_4_/RETN]  0.000711131
set_annotated_delay -net -to [get_pins piso_bit/temp_reg_8_/RETN]  0.000517236
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/sync_out_reg_3_/D]  3.21985e-06
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/sync_out_reg_2_/D]  1.03667e-05
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/sync_out_reg_1_/D]  2.69574e-06
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/sync_out_reg_0_/D]  3.15565e-06
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/sync_out_reg_3_/RSTB]  0.000103751
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/sync_out_reg_0_/RSTB]  0.000233217
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/sync_out_reg_1_/RSTB]  0.000160221
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/sync_out_reg_2_/RSTB]  4.42403e-05
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_0_/RSTB]  0.000172128
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_1_/RSTB]  0.000216205
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_2_/RSTB]  6.26279e-05
set_annotated_delay -net -to [get_pins                                         \
sync_add2mem/dut_sync/t_sync_out_reg_3_/RSTB]  9.20455e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_15_/D]  3.30035e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_14_/D]  1.63064e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_13_/D]  2.04429e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_12_/D]  2.87934e-06
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_11_/D]  0.000180122
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_10_/D]  3.73188e-06
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_9_/D]  3.00806e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_8_/D]  1.67808e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_7_/D]  4.07585e-06
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_6_/D]  1.65342e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_5_/D]  1.34779e-06
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_4_/D]  1.56531e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_3_/D]  4.15398e-05
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_2_/D]  2.3072e-06
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_1_/D]  3.99866e-06
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_0_/D]  3.35781e-06
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_3_/RSTB]  0.00170994
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_4_/RSTB]  0.00115604
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_7_/RSTB]  0.000453215
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_4_/RSTB]  0.00128166
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_3_/RSTB]  0.00247295
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_5_/RSTB]  0.000687962
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_1_/RSTB]  0.000508975
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_14_/RSTB]  0.00112019
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_7_/RSTB]  0.000665664
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_12_/RSTB]  0.000345725
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_10_/RSTB]  0.000978562
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_15_/RSTB]  0.00335842
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_1_/RSTB]  0.000297666
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_2_/RSTB]  0.000307882
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_12_/RSTB]  0.000534293
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_14_/RSTB]  0.00126786
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_10_/RSTB]  0.00116963
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_8_/RSTB]  0.00186039
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_13_/RSTB]  0.00323534
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_11_/RSTB]  0.000934532
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/sync_out_reg_9_/RSTB]  0.000772654
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_15_/RSTB]  0.00289977
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_13_/RSTB]  0.0031142
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_9_/RSTB]  0.00139904
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_11_/RSTB]  0.00268525
set_annotated_delay -net -to [get_pins                                         \
sync_data2mem/dut_sync/t_sync_out_reg_8_/RSTB]  0.0016264
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_8_/RSTB]  0.00211186
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_9_/RSTB]  0.00209153
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_10_/RSTB]  0.00390456
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_8_/RSTB]  0.00308933
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_11_/RSTB]  0.00256232
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_13_/RSTB]  0.00282393
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_10_/RSTB]  0.00206771
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_9_/RSTB]  0.00184535
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_12_/RSTB]  0.000758477
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_13_/RSTB]  0.00142415
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_15_/RSTB]  0.00180937
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_5_/RSTB]  0.000389886
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_11_/RSTB]  0.002263
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_15_/RSTB]  0.000923825
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_14_/RSTB]  0.00054182
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_12_/RSTB]  0.000974143
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_14_/RSTB]  0.000334254
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_4_/RSTB]  0.0011886
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_3_/RSTB]  0.0045032
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_5_/RSTB]  0.00035998
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_6_/RSTB]  0.00263839
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_0_/RSTB]  0.00479386
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_6_/RSTB]  0.000638526
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_4_/RSTB]  0.00288422
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_1_/RSTB]  0.00281154
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_7_/RSTB]  0.00118572
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_2_/RSTB]  0.00159805
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_1_/RSTB]  0.00337757
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_2_/RSTB]  0.00313238
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_0_/RSTB]  0.00391871
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_3_/RSTB]  0.00421608
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_7_/RSTB]  0.00160907
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_15_/D]  1.65861e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_14_/D]  5.98542e-06
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_13_/D]  8.62564e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_12_/D]  6.32853e-06
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_11_/D]  6.9495e-06
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_10_/D]  0.000172722
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_9_/D]  0.00032002
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_8_/D]  0.000655658
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_7_/D]  1.25872e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_6_/D]  0.00012779
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_5_/D]  3.23063e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_4_/D]  0.000375949
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_3_/D]  6.22396e-06
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_2_/D]  0.000421828
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_1_/D]  0.000179521
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_0_/D]  4.19684e-05
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_8_/CLK]  0.000356127
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_8_/CLK]  0.00373388
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_15_/CLK]  0.00134563
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_14_/CLK]  0.0027126
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_13_/CLK]  0.00419268
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_12_/CLK]  0.00316404
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_11_/CLK]  0.00396697
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_10_/CLK]  0.00354327
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_9_/CLK]  0.00335543
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_7_/CLK]  0.000510486
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_6_/CLK]  0.00067545
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_5_/CLK]  0.00178708
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_4_/CLK]  0.00226503
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_3_/CLK]  0.00183604
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_2_/CLK]  0.00289213
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_1_/CLK]  0.00204801
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/t_sync_out_reg_0_/CLK]  0.00162006
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_0_/CLK]  0.00142391
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_1_/CLK]  0.00122341
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_2_/CLK]  0.00104796
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_3_/CLK]  0.000872705
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_4_/CLK]  0.000697969
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_5_/CLK]  0.00157569
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_6_/CLK]  0.000523096
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_7_/CLK]  0.000165829
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_11_/CLK]  0.00211167
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_12_/CLK]  0.00207119
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_13_/CLK]  0.00223221
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_14_/CLK]  0.00194248
set_annotated_delay -net -to [get_pins                                         \
sync_datafrommem/dut_sync/sync_out_reg_15_/CLK]  0.000818821
set_annotated_delay -net -to [get_pins hreset_sync/reset_sync_reg/SI]          \
5.86168e-06
set_annotated_delay -net -to [get_pins hreset_sync/reset_sync_reg/D]           \
4.64986e-06
