@line:64    Cycle @2.00: [Fetcher_Impl]	IF: Final Current PC=0x0
@line:78    Cycle @2.00: [Fetcher_Impl]	IF: SRAM Addr=0x0
@line:116   Cycle @2.00: [Fetcher_Impl]	BTB: MISS at PC=0x0, Index=0
@line:145   Cycle @2.00: [Fetcher_Impl]	IF: Next PC=0x4  Next Last PC=0
@line:39    Cycle @3.00: [Decoder]	ID: Fetched Instruction=0x100513 at PC=0x0
@line:5591  Cycle @3.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @3.00: [Decoder]	Forwarding data: imm=0x1 pc=0x0 rs1_data=0x0 rs2_data=0x0
@line:144   Cycle @3.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @3.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @3.00: [Fetcher_Impl]	IF: Final Current PC=0x4
@line:78    Cycle @3.00: [Fetcher_Impl]	IF: SRAM Addr=0x1
@line:116   Cycle @3.00: [Fetcher_Impl]	BTB: MISS at PC=0x4, Index=1
@line:145   Cycle @3.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=4
@line:360   Cycle @3.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @4.00: [Decoder]	ID: Fetched Instruction=0x100793 at PC=0x4
@line:5591  Cycle @4.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @4.00: [Decoder]	Forwarding data: imm=0x1 pc=0x4 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @4.00: [Executor]	Input: pc=0x0 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @4.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @4.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @4.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @4.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @4.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1038  Cycle @4.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @4.00: [Executor]	EX: Bypass Update: 0x1
@line:1295  Cycle @4.00: [Executor]	EX: ALU Result: 0x1
@line:1363  Cycle @4.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @4.00: [Executor]	EX: Branch Target Base: 0x0
@line:1536  Cycle @4.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:144   Cycle @4.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @4.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @4.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @4.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @4.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @4.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @4.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @5.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5591  Cycle @5.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @5.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @5.00: [Executor]	Input: pc=0x4 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @5.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @5.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @5.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @5.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @5.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1038  Cycle @5.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @5.00: [Executor]	EX: Bypass Update: 0x1
@line:1295  Cycle @5.00: [Executor]	EX: ALU Result: 0x1
@line:1363  Cycle @5.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @5.00: [Executor]	EX: Branch Target Base: 0x4
@line:1536  Cycle @5.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @5.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @5.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @5.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @5.00: [MEM]	MEM: Bypass <= 0x1
@line:144   Cycle @5.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 ex_mul_busy=0 mem_rd=10 wb_rd=0
@line:262   Cycle @5.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @5.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @5.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @5.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @5.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @5.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @6.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5591  Cycle @6.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @6.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @6.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @6.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @6.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @6.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @6.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @6.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1038  Cycle @6.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @6.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @6.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @6.00: [Executor]	EX: Branch Immediate: 0xb
@line:1367  Cycle @6.00: [Executor]	EX: Branch Target Base: 0x8
@line:1536  Cycle @6.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @6.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @6.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @6.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @6.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @6.00: [WB]	Input: rd=x10 wdata=0x1
@line:35    Cycle @6.00: [WB]	WB: Write x10 <= 0x1
@line:144   Cycle @6.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=15 wb_rd=10
@line:262   Cycle @6.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=4 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @6.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @6.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @6.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @6.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @6.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x8 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @7.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @7.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @7.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @7.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @7.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @7.00: [Executor]	EX: RS1 source: WB Bypass (0x1)
@line:313   Cycle @7.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x1)
@line:364   Cycle @7.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @7.00: [Executor]	EX: ALU Op2 source: RS2 (0x1)
@line:698   Cycle @7.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @7.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0x1 (signed=1)
@line:1218  Cycle @7.00: [Executor]	EX: ALU Operation: MUL
@line:1291  Cycle @7.00: [Executor]	EX: Bypass Update skipped for MUL (result not ready)
@line:1295  Cycle @7.00: [Executor]	EX: ALU Result: 0x0
@line:1363  Cycle @7.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @7.00: [Executor]	EX: Branch Target Base: 0xc
@line:1536  Cycle @7.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @7.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @7.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @7.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @7.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @7.00: [WB]	Input: rd=x15 wdata=0x1
@line:35    Cycle @7.00: [WB]	WB: Write x15 <= 0x1
@line:144   Cycle @7.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=15
@line:262   Cycle @7.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @7.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @7.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @7.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @7.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @7.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @8.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @8.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @8.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1 rs2_data=0x0
@line:74    Cycle @8.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @8.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:271   Cycle @8.00: [Executor]	EX: RS1 source: WB Bypass (0x1)
@line:285   Cycle @8.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @8.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:443   Cycle @8.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:719   Cycle @8.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:722   Cycle @8.00: [Executor]	EX_M1:   Op1=0x1 (signed=1), Op2=0x1 (signed=1)
@line:816   Cycle @8.00: [Executor]	EX_M1: Partial products generated, advancing to EX_M2
@line:1038  Cycle @8.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @8.00: [Executor]	EX: Bypass Update: 0x2
@line:1295  Cycle @8.00: [Executor]	EX: ALU Result: 0x2
@line:1363  Cycle @8.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @8.00: [Executor]	EX: Branch Target Base: 0x10
@line:1536  Cycle @8.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:30    Cycle @8.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @8.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @8.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=13
@line:262   Cycle @8.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @8.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @8.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @8.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @8.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @8.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @8.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @8.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @9.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @9.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @9.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1 rs2_data=0xb
@line:74    Cycle @9.00: [Executor]	Input: pc=0x14 rs1_data=0x1 rs2_data=0x0 Imm=0xfffffff4
@line:119   Cycle @9.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @9.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @9.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @9.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @9.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:855   Cycle @9.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:858   Cycle @9.00: [Executor]	EX_M2:   Reducing 32 partial products to 6-8 rows
@line:871   Cycle @9.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:1203  Cycle @9.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @9.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @9.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @9.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @9.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @9.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @9.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @9.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @9.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @9.00: [MEM]	MEM: Bypass <= 0x2
@line:144   Cycle @9.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=15 wb_rd=0
@line:262   Cycle @9.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @9.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @9.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @9.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @9.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @9.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @9.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @9.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @10.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @10.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @10.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x1 rs2_data=0xb
@line:74    Cycle @10.00: [Executor]	Input: pc=0x14 rs1_data=0x1 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @10.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @10.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x2)
@line:285   Cycle @10.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @10.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:429   Cycle @10.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:897   Cycle @10.00: [Executor]	EX_M3: Final Wallace Tree compression + CPA (Cycle 3/3)
@line:900   Cycle @10.00: [Executor]	EX_M3:   Reducing to 2 rows, then final carry-propagate addition
@line:904   Cycle @10.00: [Executor]	EX_M3:   Result ready: 0x1
@line:913   Cycle @10.00: [Executor]	EX: 3-cycle multiplier result ready and consumed: 0x1
@line:1203  Cycle @10.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @10.00: [Executor]	EX: Bypass Update: 0x1
@line:1295  Cycle @10.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @10.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @10.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @10.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @10.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @10.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @10.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @10.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @10.00: [WB]	Input: rd=x15 wdata=0x2
@line:35    Cycle @10.00: [WB]	WB: Write x15 <= 0x2
@line:144   Cycle @10.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=15
@line:262   Cycle @10.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @10.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @10.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @10.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @10.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @10.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:137   Cycle @10.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @10.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @11.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @11.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @11.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2 rs2_data=0xb
@line:74    Cycle @11.00: [Executor]	Input: pc=0x14 rs1_data=0x1 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @11.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @11.00: [Executor]	EX: RS1 source: WB Bypass (0x2)
@line:285   Cycle @11.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @11.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:429   Cycle @11.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1203  Cycle @11.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @11.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @11.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @11.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @11.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @11.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @11.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @11.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @11.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @11.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @11.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @11.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @11.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @11.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @11.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:116   Cycle @11.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:145   Cycle @11.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:360   Cycle @11.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @12.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x18
@line:5591  Cycle @12.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:5594  Cycle @12.00: [Decoder]	Forwarding data: imm=0x1 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @12.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @12.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @12.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @12.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @12.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:429   Cycle @12.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1053  Cycle @12.00: [Executor]	EX: ALU Operation: SUB
@line:1285  Cycle @12.00: [Executor]	EX: Bypass Update: 0xfffffff7
@line:1295  Cycle @12.00: [Executor]	EX: ALU Result: 0xfffffff7
@line:1363  Cycle @12.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @12.00: [Executor]	EX: Branch Target Base: 0x14
@line:1431  Cycle @12.00: [Executor]	EX: Branch Type: BNE
@line:1710  Cycle @12.00: [Executor]	EX: Branch Target: 0x8
@line:1715  Cycle @12.00: [Executor]	EX: Branch Taken: 1
@line:1740  Cycle @12.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @12.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @12.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @12.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @12.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @12.00: [WB]	Input: rd=x0 wdata=0x1
@line:144   Cycle @12.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @12.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @12.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:78    Cycle @12.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:116   Cycle @12.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:145   Cycle @12.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:360   Cycle @12.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @13.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x1c
@line:5591  Cycle @13.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @13.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @13.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:85    Cycle @13.00: [Executor]	EX: Flush
@line:119   Cycle @13.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @13.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @13.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @13.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @13.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1188  Cycle @13.00: [Executor]	EX: ALU Operation: SYS
@line:1285  Cycle @13.00: [Executor]	EX: Bypass Update: 0x1
@line:1295  Cycle @13.00: [Executor]	EX: ALU Result: 0x1
@line:1363  Cycle @13.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @13.00: [Executor]	EX: Branch Target Base: 0x18
@line:1536  Cycle @13.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @13.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @13.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @13.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @13.00: [MEM]	MEM: Bypass <= 0xfffffff7
@line:30    Cycle @13.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @13.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @13.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:53    Cycle @13.00: [Fetcher_Impl]	IF: Flush to 0x8
@line:64    Cycle @13.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @13.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @13.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @13.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:137   Cycle @13.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @13.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @14.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5591  Cycle @14.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @14.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @14.00: [Executor]	Input: pc=0x1c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @14.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @14.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @14.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @14.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @14.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1203  Cycle @14.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @14.00: [Executor]	EX: Bypass Update: 0x0
@line:1295  Cycle @14.00: [Executor]	EX: ALU Result: 0x0
@line:1363  Cycle @14.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @14.00: [Executor]	EX: Branch Target Base: 0x1c
@line:1536  Cycle @14.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @14.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @14.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @14.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @14.00: [WB]	Input: rd=x0 wdata=0xfffffff7
@line:144   Cycle @14.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @14.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @14.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @14.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @14.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @14.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @14.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @15.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5591  Cycle @15.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @15.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1 rs2_data=0x2
@line:74    Cycle @15.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @15.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @15.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @15.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @15.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @15.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1038  Cycle @15.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @15.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @15.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @15.00: [Executor]	EX: Branch Immediate: 0xb
@line:1367  Cycle @15.00: [Executor]	EX: Branch Target Base: 0x8
@line:1536  Cycle @15.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @15.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @15.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @15.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @15.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @15.00: [WB]	Input: rd=x0 wdata=0x1
@line:144   Cycle @15.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @15.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @15.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @15.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @15.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @15.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @15.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @16.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @16.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @16.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @16.00: [Executor]	Input: pc=0xc rs1_data=0x1 rs2_data=0x2 Imm=0x0
@line:119   Cycle @16.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @16.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @16.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @16.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @16.00: [Executor]	EX: ALU Op2 source: RS2 (0x2)
@line:698   Cycle @16.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @16.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0x2 (signed=1)
@line:1218  Cycle @16.00: [Executor]	EX: ALU Operation: MUL
@line:1291  Cycle @16.00: [Executor]	EX: Bypass Update skipped for MUL (result not ready)
@line:1295  Cycle @16.00: [Executor]	EX: ALU Result: 0x1
@line:1363  Cycle @16.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @16.00: [Executor]	EX: Branch Target Base: 0xc
@line:1536  Cycle @16.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @16.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @16.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @16.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @16.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @16.00: [WB]	Input: rd=x0 wdata=0x0
@line:144   Cycle @16.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @16.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @16.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @16.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @16.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @16.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @16.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @17.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @17.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @17.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2 rs2_data=0xb
@line:74    Cycle @17.00: [Executor]	Input: pc=0x10 rs1_data=0x2 rs2_data=0x0 Imm=0x1
@line:119   Cycle @17.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @17.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @17.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @17.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @17.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:719   Cycle @17.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:722   Cycle @17.00: [Executor]	EX_M1:   Op1=0x1 (signed=1), Op2=0x2 (signed=1)
@line:816   Cycle @17.00: [Executor]	EX_M1: Partial products generated, advancing to EX_M2
@line:1038  Cycle @17.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @17.00: [Executor]	EX: Bypass Update: 0x3
@line:1295  Cycle @17.00: [Executor]	EX: ALU Result: 0x3
@line:1363  Cycle @17.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @17.00: [Executor]	EX: Branch Target Base: 0x10
@line:1536  Cycle @17.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:30    Cycle @17.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @17.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @17.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=13
@line:262   Cycle @17.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @17.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @17.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @17.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @17.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @17.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @17.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @17.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @18.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @18.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @18.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2 rs2_data=0xb
@line:74    Cycle @18.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @18.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @18.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @18.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @18.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:429   Cycle @18.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:855   Cycle @18.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:858   Cycle @18.00: [Executor]	EX_M2:   Reducing 32 partial products to 6-8 rows
@line:871   Cycle @18.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:1203  Cycle @18.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @18.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @18.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @18.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @18.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @18.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @18.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @18.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @18.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @18.00: [MEM]	MEM: Bypass <= 0x3
@line:144   Cycle @18.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=15 wb_rd=0
@line:262   Cycle @18.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @18.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @18.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @18.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @18.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @18.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @18.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @18.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @19.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @19.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @19.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x2 rs2_data=0xb
@line:74    Cycle @19.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @19.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @19.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x3)
@line:285   Cycle @19.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @19.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @19.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:897   Cycle @19.00: [Executor]	EX_M3: Final Wallace Tree compression + CPA (Cycle 3/3)
@line:900   Cycle @19.00: [Executor]	EX_M3:   Reducing to 2 rows, then final carry-propagate addition
@line:904   Cycle @19.00: [Executor]	EX_M3:   Result ready: 0x2
@line:913   Cycle @19.00: [Executor]	EX: 3-cycle multiplier result ready and consumed: 0x2
@line:1203  Cycle @19.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @19.00: [Executor]	EX: Bypass Update: 0x2
@line:1295  Cycle @19.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @19.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @19.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @19.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @19.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @19.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @19.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @19.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @19.00: [WB]	Input: rd=x15 wdata=0x3
@line:35    Cycle @19.00: [WB]	WB: Write x15 <= 0x3
@line:144   Cycle @19.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=15
@line:262   Cycle @19.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @19.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @19.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @19.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @19.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @19.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @19.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @19.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @20.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @20.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @20.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @20.00: [Executor]	Input: pc=0x14 rs1_data=0x2 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @20.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @20.00: [Executor]	EX: RS1 source: WB Bypass (0x3)
@line:285   Cycle @20.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @20.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @20.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1203  Cycle @20.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @20.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @20.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @20.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @20.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @20.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @20.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @20.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @20.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @20.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @20.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @20.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @20.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @20.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @20.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @20.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @20.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @20.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @21.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5591  Cycle @21.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @21.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @21.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @21.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @21.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @21.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @21.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @21.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1053  Cycle @21.00: [Executor]	EX: ALU Operation: SUB
@line:1285  Cycle @21.00: [Executor]	EX: Bypass Update: 0xfffffff8
@line:1295  Cycle @21.00: [Executor]	EX: ALU Result: 0xfffffff8
@line:1363  Cycle @21.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @21.00: [Executor]	EX: Branch Target Base: 0x14
@line:1431  Cycle @21.00: [Executor]	EX: Branch Type: BNE
@line:1710  Cycle @21.00: [Executor]	EX: Branch Target: 0x8
@line:1715  Cycle @21.00: [Executor]	EX: Branch Taken: 1
@line:1740  Cycle @21.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @21.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @21.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @21.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @21.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @21.00: [WB]	Input: rd=x0 wdata=0x2
@line:144   Cycle @21.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @21.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @21.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @21.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @21.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @21.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @21.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @22.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5591  Cycle @22.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @22.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1 rs2_data=0x3
@line:74    Cycle @22.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @22.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @22.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @22.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @22.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @22.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1038  Cycle @22.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @22.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @22.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @22.00: [Executor]	EX: Branch Immediate: 0xb
@line:1367  Cycle @22.00: [Executor]	EX: Branch Target Base: 0x8
@line:1536  Cycle @22.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @22.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @22.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @22.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @22.00: [MEM]	MEM: Bypass <= 0xfffffff8
@line:30    Cycle @22.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @22.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @22.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @22.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @22.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @22.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @22.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @22.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @23.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @23.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @23.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @23.00: [Executor]	Input: pc=0xc rs1_data=0x1 rs2_data=0x3 Imm=0x0
@line:119   Cycle @23.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @23.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @23.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @23.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @23.00: [Executor]	EX: ALU Op2 source: RS2 (0x3)
@line:698   Cycle @23.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @23.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0x3 (signed=1)
@line:1218  Cycle @23.00: [Executor]	EX: ALU Operation: MUL
@line:1291  Cycle @23.00: [Executor]	EX: Bypass Update skipped for MUL (result not ready)
@line:1295  Cycle @23.00: [Executor]	EX: ALU Result: 0x2
@line:1363  Cycle @23.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @23.00: [Executor]	EX: Branch Target Base: 0xc
@line:1536  Cycle @23.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @23.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @23.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @23.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @23.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @23.00: [WB]	Input: rd=x0 wdata=0xfffffff8
@line:144   Cycle @23.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @23.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @23.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @23.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @23.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @23.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @23.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @24.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @24.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @24.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @24.00: [Executor]	Input: pc=0x10 rs1_data=0x3 rs2_data=0x0 Imm=0x1
@line:119   Cycle @24.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @24.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @24.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @24.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @24.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:719   Cycle @24.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:722   Cycle @24.00: [Executor]	EX_M1:   Op1=0x1 (signed=1), Op2=0x3 (signed=1)
@line:816   Cycle @24.00: [Executor]	EX_M1: Partial products generated, advancing to EX_M2
@line:1038  Cycle @24.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @24.00: [Executor]	EX: Bypass Update: 0x4
@line:1295  Cycle @24.00: [Executor]	EX: ALU Result: 0x4
@line:1363  Cycle @24.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @24.00: [Executor]	EX: Branch Target Base: 0x10
@line:1536  Cycle @24.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:30    Cycle @24.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @24.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @24.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=13
@line:262   Cycle @24.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @24.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @24.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @24.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @24.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @24.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @24.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @24.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @25.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @25.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @25.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @25.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @25.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @25.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @25.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @25.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:429   Cycle @25.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:855   Cycle @25.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:858   Cycle @25.00: [Executor]	EX_M2:   Reducing 32 partial products to 6-8 rows
@line:871   Cycle @25.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:1203  Cycle @25.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @25.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @25.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @25.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @25.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @25.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @25.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @25.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @25.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @25.00: [MEM]	MEM: Bypass <= 0x4
@line:144   Cycle @25.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=15 wb_rd=0
@line:262   Cycle @25.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @25.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @25.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @25.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @25.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @25.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @25.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @25.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @26.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @26.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @26.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x3 rs2_data=0xb
@line:74    Cycle @26.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @26.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @26.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x4)
@line:285   Cycle @26.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @26.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @26.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:897   Cycle @26.00: [Executor]	EX_M3: Final Wallace Tree compression + CPA (Cycle 3/3)
@line:900   Cycle @26.00: [Executor]	EX_M3:   Reducing to 2 rows, then final carry-propagate addition
@line:904   Cycle @26.00: [Executor]	EX_M3:   Result ready: 0x3
@line:913   Cycle @26.00: [Executor]	EX: 3-cycle multiplier result ready and consumed: 0x3
@line:1203  Cycle @26.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @26.00: [Executor]	EX: Bypass Update: 0x3
@line:1295  Cycle @26.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @26.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @26.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @26.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @26.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @26.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @26.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @26.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @26.00: [WB]	Input: rd=x15 wdata=0x4
@line:35    Cycle @26.00: [WB]	WB: Write x15 <= 0x4
@line:144   Cycle @26.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=15
@line:262   Cycle @26.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @26.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @26.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @26.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @26.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @26.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @26.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @26.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @27.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @27.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @27.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @27.00: [Executor]	Input: pc=0x14 rs1_data=0x3 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @27.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @27.00: [Executor]	EX: RS1 source: WB Bypass (0x4)
@line:285   Cycle @27.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @27.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @27.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1203  Cycle @27.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @27.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @27.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @27.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @27.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @27.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @27.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @27.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @27.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @27.00: [MEM]	MEM: Bypass <= 0x3
@line:30    Cycle @27.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @27.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @27.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @27.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @27.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @27.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @27.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @27.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @28.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5591  Cycle @28.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @28.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @28.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @28.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @28.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @28.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @28.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @28.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1053  Cycle @28.00: [Executor]	EX: ALU Operation: SUB
@line:1285  Cycle @28.00: [Executor]	EX: Bypass Update: 0xfffffff9
@line:1295  Cycle @28.00: [Executor]	EX: ALU Result: 0xfffffff9
@line:1363  Cycle @28.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @28.00: [Executor]	EX: Branch Target Base: 0x14
@line:1431  Cycle @28.00: [Executor]	EX: Branch Type: BNE
@line:1710  Cycle @28.00: [Executor]	EX: Branch Target: 0x8
@line:1715  Cycle @28.00: [Executor]	EX: Branch Taken: 1
@line:1740  Cycle @28.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @28.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @28.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @28.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @28.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @28.00: [WB]	Input: rd=x0 wdata=0x3
@line:144   Cycle @28.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @28.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @28.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @28.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @28.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @28.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @28.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @29.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5591  Cycle @29.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @29.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1 rs2_data=0x4
@line:74    Cycle @29.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @29.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @29.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @29.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @29.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @29.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1038  Cycle @29.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @29.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @29.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @29.00: [Executor]	EX: Branch Immediate: 0xb
@line:1367  Cycle @29.00: [Executor]	EX: Branch Target Base: 0x8
@line:1536  Cycle @29.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @29.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @29.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @29.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @29.00: [MEM]	MEM: Bypass <= 0xfffffff9
@line:30    Cycle @29.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @29.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @29.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @29.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @29.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @29.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @29.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @29.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @30.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @30.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @30.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @30.00: [Executor]	Input: pc=0xc rs1_data=0x1 rs2_data=0x4 Imm=0x0
@line:119   Cycle @30.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @30.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @30.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @30.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @30.00: [Executor]	EX: ALU Op2 source: RS2 (0x4)
@line:698   Cycle @30.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @30.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0x4 (signed=1)
@line:1218  Cycle @30.00: [Executor]	EX: ALU Operation: MUL
@line:1291  Cycle @30.00: [Executor]	EX: Bypass Update skipped for MUL (result not ready)
@line:1295  Cycle @30.00: [Executor]	EX: ALU Result: 0x3
@line:1363  Cycle @30.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @30.00: [Executor]	EX: Branch Target Base: 0xc
@line:1536  Cycle @30.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @30.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @30.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @30.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @30.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @30.00: [WB]	Input: rd=x0 wdata=0xfffffff9
@line:144   Cycle @30.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @30.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @30.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @30.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @30.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @30.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @30.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @31.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @31.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @31.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @31.00: [Executor]	Input: pc=0x10 rs1_data=0x4 rs2_data=0x0 Imm=0x1
@line:119   Cycle @31.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @31.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @31.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @31.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @31.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:719   Cycle @31.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:722   Cycle @31.00: [Executor]	EX_M1:   Op1=0x1 (signed=1), Op2=0x4 (signed=1)
@line:816   Cycle @31.00: [Executor]	EX_M1: Partial products generated, advancing to EX_M2
@line:1038  Cycle @31.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @31.00: [Executor]	EX: Bypass Update: 0x5
@line:1295  Cycle @31.00: [Executor]	EX: ALU Result: 0x5
@line:1363  Cycle @31.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @31.00: [Executor]	EX: Branch Target Base: 0x10
@line:1536  Cycle @31.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:30    Cycle @31.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @31.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @31.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=13
@line:262   Cycle @31.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @31.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @31.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @31.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @31.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @31.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @31.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @31.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @32.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @32.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @32.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @32.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @32.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @32.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @32.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @32.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:429   Cycle @32.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:855   Cycle @32.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:858   Cycle @32.00: [Executor]	EX_M2:   Reducing 32 partial products to 6-8 rows
@line:871   Cycle @32.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:1203  Cycle @32.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @32.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @32.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @32.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @32.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @32.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @32.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @32.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @32.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @32.00: [MEM]	MEM: Bypass <= 0x5
@line:144   Cycle @32.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=15 wb_rd=0
@line:262   Cycle @32.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @32.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @32.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @32.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @32.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @32.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @32.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @32.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @33.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @33.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @33.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x4 rs2_data=0xb
@line:74    Cycle @33.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @33.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @33.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x5)
@line:285   Cycle @33.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @33.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @33.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:897   Cycle @33.00: [Executor]	EX_M3: Final Wallace Tree compression + CPA (Cycle 3/3)
@line:900   Cycle @33.00: [Executor]	EX_M3:   Reducing to 2 rows, then final carry-propagate addition
@line:904   Cycle @33.00: [Executor]	EX_M3:   Result ready: 0x4
@line:913   Cycle @33.00: [Executor]	EX: 3-cycle multiplier result ready and consumed: 0x4
@line:1203  Cycle @33.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @33.00: [Executor]	EX: Bypass Update: 0x4
@line:1295  Cycle @33.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @33.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @33.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @33.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @33.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @33.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @33.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @33.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @33.00: [WB]	Input: rd=x15 wdata=0x5
@line:35    Cycle @33.00: [WB]	WB: Write x15 <= 0x5
@line:144   Cycle @33.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=15
@line:262   Cycle @33.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @33.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @33.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @33.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @33.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @33.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @33.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @33.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @34.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @34.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @34.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @34.00: [Executor]	Input: pc=0x14 rs1_data=0x4 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @34.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @34.00: [Executor]	EX: RS1 source: WB Bypass (0x5)
@line:285   Cycle @34.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @34.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @34.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1203  Cycle @34.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @34.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @34.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @34.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @34.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @34.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @34.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @34.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @34.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @34.00: [MEM]	MEM: Bypass <= 0x4
@line:30    Cycle @34.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @34.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @34.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @34.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @34.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @34.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @34.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @34.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @35.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5591  Cycle @35.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @35.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @35.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @35.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @35.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @35.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @35.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @35.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1053  Cycle @35.00: [Executor]	EX: ALU Operation: SUB
@line:1285  Cycle @35.00: [Executor]	EX: Bypass Update: 0xfffffffa
@line:1295  Cycle @35.00: [Executor]	EX: ALU Result: 0xfffffffa
@line:1363  Cycle @35.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @35.00: [Executor]	EX: Branch Target Base: 0x14
@line:1431  Cycle @35.00: [Executor]	EX: Branch Type: BNE
@line:1710  Cycle @35.00: [Executor]	EX: Branch Target: 0x8
@line:1715  Cycle @35.00: [Executor]	EX: Branch Taken: 1
@line:1740  Cycle @35.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @35.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @35.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @35.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @35.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @35.00: [WB]	Input: rd=x0 wdata=0x4
@line:144   Cycle @35.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @35.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @35.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @35.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @35.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @35.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @35.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @36.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5591  Cycle @36.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @36.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1 rs2_data=0x5
@line:74    Cycle @36.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @36.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @36.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @36.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @36.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @36.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1038  Cycle @36.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @36.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @36.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @36.00: [Executor]	EX: Branch Immediate: 0xb
@line:1367  Cycle @36.00: [Executor]	EX: Branch Target Base: 0x8
@line:1536  Cycle @36.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @36.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @36.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @36.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @36.00: [MEM]	MEM: Bypass <= 0xfffffffa
@line:30    Cycle @36.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @36.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @36.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @36.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @36.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @36.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @36.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @36.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @37.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @37.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @37.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @37.00: [Executor]	Input: pc=0xc rs1_data=0x1 rs2_data=0x5 Imm=0x0
@line:119   Cycle @37.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @37.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @37.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @37.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @37.00: [Executor]	EX: ALU Op2 source: RS2 (0x5)
@line:698   Cycle @37.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @37.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0x5 (signed=1)
@line:1218  Cycle @37.00: [Executor]	EX: ALU Operation: MUL
@line:1291  Cycle @37.00: [Executor]	EX: Bypass Update skipped for MUL (result not ready)
@line:1295  Cycle @37.00: [Executor]	EX: ALU Result: 0x4
@line:1363  Cycle @37.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @37.00: [Executor]	EX: Branch Target Base: 0xc
@line:1536  Cycle @37.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @37.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @37.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @37.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @37.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @37.00: [WB]	Input: rd=x0 wdata=0xfffffffa
@line:144   Cycle @37.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @37.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @37.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @37.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @37.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @37.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @37.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @38.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @38.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @38.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @38.00: [Executor]	Input: pc=0x10 rs1_data=0x5 rs2_data=0x0 Imm=0x1
@line:119   Cycle @38.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @38.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @38.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @38.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @38.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:719   Cycle @38.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:722   Cycle @38.00: [Executor]	EX_M1:   Op1=0x1 (signed=1), Op2=0x5 (signed=1)
@line:816   Cycle @38.00: [Executor]	EX_M1: Partial products generated, advancing to EX_M2
@line:1038  Cycle @38.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @38.00: [Executor]	EX: Bypass Update: 0x6
@line:1295  Cycle @38.00: [Executor]	EX: ALU Result: 0x6
@line:1363  Cycle @38.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @38.00: [Executor]	EX: Branch Target Base: 0x10
@line:1536  Cycle @38.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:30    Cycle @38.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @38.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @38.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=13
@line:262   Cycle @38.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @38.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @38.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @38.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @38.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @38.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @38.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @38.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @39.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @39.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @39.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @39.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @39.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @39.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @39.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @39.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:429   Cycle @39.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:855   Cycle @39.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:858   Cycle @39.00: [Executor]	EX_M2:   Reducing 32 partial products to 6-8 rows
@line:871   Cycle @39.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:1203  Cycle @39.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @39.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @39.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @39.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @39.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @39.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @39.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @39.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @39.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @39.00: [MEM]	MEM: Bypass <= 0x6
@line:144   Cycle @39.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=15 wb_rd=0
@line:262   Cycle @39.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @39.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @39.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @39.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @39.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @39.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @39.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @39.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @40.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @40.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @40.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x5 rs2_data=0xb
@line:74    Cycle @40.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @40.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @40.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x6)
@line:285   Cycle @40.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @40.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @40.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:897   Cycle @40.00: [Executor]	EX_M3: Final Wallace Tree compression + CPA (Cycle 3/3)
@line:900   Cycle @40.00: [Executor]	EX_M3:   Reducing to 2 rows, then final carry-propagate addition
@line:904   Cycle @40.00: [Executor]	EX_M3:   Result ready: 0x5
@line:913   Cycle @40.00: [Executor]	EX: 3-cycle multiplier result ready and consumed: 0x5
@line:1203  Cycle @40.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @40.00: [Executor]	EX: Bypass Update: 0x5
@line:1295  Cycle @40.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @40.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @40.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @40.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @40.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @40.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @40.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @40.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @40.00: [WB]	Input: rd=x15 wdata=0x6
@line:35    Cycle @40.00: [WB]	WB: Write x15 <= 0x6
@line:144   Cycle @40.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=15
@line:262   Cycle @40.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @40.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @40.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @40.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @40.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @40.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @40.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @40.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @41.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @41.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @41.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @41.00: [Executor]	Input: pc=0x14 rs1_data=0x5 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @41.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @41.00: [Executor]	EX: RS1 source: WB Bypass (0x6)
@line:285   Cycle @41.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @41.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @41.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1203  Cycle @41.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @41.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @41.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @41.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @41.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @41.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @41.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @41.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @41.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @41.00: [MEM]	MEM: Bypass <= 0x5
@line:30    Cycle @41.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @41.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @41.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @41.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @41.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @41.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @41.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @41.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @42.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5591  Cycle @42.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @42.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @42.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @42.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @42.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @42.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @42.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @42.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1053  Cycle @42.00: [Executor]	EX: ALU Operation: SUB
@line:1285  Cycle @42.00: [Executor]	EX: Bypass Update: 0xfffffffb
@line:1295  Cycle @42.00: [Executor]	EX: ALU Result: 0xfffffffb
@line:1363  Cycle @42.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @42.00: [Executor]	EX: Branch Target Base: 0x14
@line:1431  Cycle @42.00: [Executor]	EX: Branch Type: BNE
@line:1710  Cycle @42.00: [Executor]	EX: Branch Target: 0x8
@line:1715  Cycle @42.00: [Executor]	EX: Branch Taken: 1
@line:1740  Cycle @42.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @42.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @42.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @42.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @42.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @42.00: [WB]	Input: rd=x0 wdata=0x5
@line:144   Cycle @42.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @42.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @42.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @42.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @42.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @42.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @42.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @43.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5591  Cycle @43.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @43.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1 rs2_data=0x6
@line:74    Cycle @43.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @43.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @43.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @43.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @43.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @43.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1038  Cycle @43.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @43.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @43.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @43.00: [Executor]	EX: Branch Immediate: 0xb
@line:1367  Cycle @43.00: [Executor]	EX: Branch Target Base: 0x8
@line:1536  Cycle @43.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @43.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @43.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @43.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @43.00: [MEM]	MEM: Bypass <= 0xfffffffb
@line:30    Cycle @43.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @43.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @43.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @43.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @43.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @43.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @43.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @43.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @44.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @44.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @44.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @44.00: [Executor]	Input: pc=0xc rs1_data=0x1 rs2_data=0x6 Imm=0x0
@line:119   Cycle @44.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @44.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @44.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @44.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @44.00: [Executor]	EX: ALU Op2 source: RS2 (0x6)
@line:698   Cycle @44.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @44.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0x6 (signed=1)
@line:1218  Cycle @44.00: [Executor]	EX: ALU Operation: MUL
@line:1291  Cycle @44.00: [Executor]	EX: Bypass Update skipped for MUL (result not ready)
@line:1295  Cycle @44.00: [Executor]	EX: ALU Result: 0x5
@line:1363  Cycle @44.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @44.00: [Executor]	EX: Branch Target Base: 0xc
@line:1536  Cycle @44.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @44.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @44.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @44.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @44.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @44.00: [WB]	Input: rd=x0 wdata=0xfffffffb
@line:144   Cycle @44.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @44.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @44.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @44.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @44.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @44.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @44.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @45.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @45.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @45.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @45.00: [Executor]	Input: pc=0x10 rs1_data=0x6 rs2_data=0x0 Imm=0x1
@line:119   Cycle @45.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @45.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @45.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @45.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @45.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:719   Cycle @45.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:722   Cycle @45.00: [Executor]	EX_M1:   Op1=0x1 (signed=1), Op2=0x6 (signed=1)
@line:816   Cycle @45.00: [Executor]	EX_M1: Partial products generated, advancing to EX_M2
@line:1038  Cycle @45.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @45.00: [Executor]	EX: Bypass Update: 0x7
@line:1295  Cycle @45.00: [Executor]	EX: ALU Result: 0x7
@line:1363  Cycle @45.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @45.00: [Executor]	EX: Branch Target Base: 0x10
@line:1536  Cycle @45.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:30    Cycle @45.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @45.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @45.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=13
@line:262   Cycle @45.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @45.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @45.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @45.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @45.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @45.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @45.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @45.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @46.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @46.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @46.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @46.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @46.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @46.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @46.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @46.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:429   Cycle @46.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:855   Cycle @46.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:858   Cycle @46.00: [Executor]	EX_M2:   Reducing 32 partial products to 6-8 rows
@line:871   Cycle @46.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:1203  Cycle @46.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @46.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @46.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @46.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @46.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @46.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @46.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @46.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @46.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @46.00: [MEM]	MEM: Bypass <= 0x7
@line:144   Cycle @46.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=15 wb_rd=0
@line:262   Cycle @46.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @46.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @46.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @46.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @46.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @46.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @46.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @46.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @47.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @47.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @47.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x6 rs2_data=0xb
@line:74    Cycle @47.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @47.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @47.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x7)
@line:285   Cycle @47.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @47.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @47.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:897   Cycle @47.00: [Executor]	EX_M3: Final Wallace Tree compression + CPA (Cycle 3/3)
@line:900   Cycle @47.00: [Executor]	EX_M3:   Reducing to 2 rows, then final carry-propagate addition
@line:904   Cycle @47.00: [Executor]	EX_M3:   Result ready: 0x6
@line:913   Cycle @47.00: [Executor]	EX: 3-cycle multiplier result ready and consumed: 0x6
@line:1203  Cycle @47.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @47.00: [Executor]	EX: Bypass Update: 0x6
@line:1295  Cycle @47.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @47.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @47.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @47.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @47.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @47.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @47.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @47.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @47.00: [WB]	Input: rd=x15 wdata=0x7
@line:35    Cycle @47.00: [WB]	WB: Write x15 <= 0x7
@line:144   Cycle @47.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=15
@line:262   Cycle @47.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @47.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @47.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @47.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @47.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @47.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @47.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @47.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @48.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @48.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @48.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @48.00: [Executor]	Input: pc=0x14 rs1_data=0x6 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @48.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @48.00: [Executor]	EX: RS1 source: WB Bypass (0x7)
@line:285   Cycle @48.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @48.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @48.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1203  Cycle @48.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @48.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @48.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @48.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @48.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @48.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @48.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @48.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @48.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @48.00: [MEM]	MEM: Bypass <= 0x6
@line:30    Cycle @48.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @48.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @48.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @48.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @48.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @48.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @48.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @48.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @49.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5591  Cycle @49.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @49.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @49.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @49.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @49.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @49.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @49.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @49.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1053  Cycle @49.00: [Executor]	EX: ALU Operation: SUB
@line:1285  Cycle @49.00: [Executor]	EX: Bypass Update: 0xfffffffc
@line:1295  Cycle @49.00: [Executor]	EX: ALU Result: 0xfffffffc
@line:1363  Cycle @49.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @49.00: [Executor]	EX: Branch Target Base: 0x14
@line:1431  Cycle @49.00: [Executor]	EX: Branch Type: BNE
@line:1710  Cycle @49.00: [Executor]	EX: Branch Target: 0x8
@line:1715  Cycle @49.00: [Executor]	EX: Branch Taken: 1
@line:1740  Cycle @49.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @49.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @49.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @49.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @49.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @49.00: [WB]	Input: rd=x0 wdata=0x6
@line:144   Cycle @49.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @49.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @49.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @49.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @49.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @49.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @49.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @50.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5591  Cycle @50.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @50.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1 rs2_data=0x7
@line:74    Cycle @50.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @50.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @50.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @50.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @50.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @50.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1038  Cycle @50.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @50.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @50.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @50.00: [Executor]	EX: Branch Immediate: 0xb
@line:1367  Cycle @50.00: [Executor]	EX: Branch Target Base: 0x8
@line:1536  Cycle @50.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @50.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @50.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @50.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @50.00: [MEM]	MEM: Bypass <= 0xfffffffc
@line:30    Cycle @50.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @50.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @50.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @50.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @50.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @50.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @50.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @50.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @51.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @51.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @51.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @51.00: [Executor]	Input: pc=0xc rs1_data=0x1 rs2_data=0x7 Imm=0x0
@line:119   Cycle @51.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @51.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @51.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @51.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @51.00: [Executor]	EX: ALU Op2 source: RS2 (0x7)
@line:698   Cycle @51.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @51.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0x7 (signed=1)
@line:1218  Cycle @51.00: [Executor]	EX: ALU Operation: MUL
@line:1291  Cycle @51.00: [Executor]	EX: Bypass Update skipped for MUL (result not ready)
@line:1295  Cycle @51.00: [Executor]	EX: ALU Result: 0x6
@line:1363  Cycle @51.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @51.00: [Executor]	EX: Branch Target Base: 0xc
@line:1536  Cycle @51.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @51.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @51.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @51.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @51.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @51.00: [WB]	Input: rd=x0 wdata=0xfffffffc
@line:144   Cycle @51.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @51.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @51.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @51.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @51.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @51.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @51.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @52.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @52.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @52.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @52.00: [Executor]	Input: pc=0x10 rs1_data=0x7 rs2_data=0x0 Imm=0x1
@line:119   Cycle @52.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @52.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @52.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @52.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @52.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:719   Cycle @52.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:722   Cycle @52.00: [Executor]	EX_M1:   Op1=0x1 (signed=1), Op2=0x7 (signed=1)
@line:816   Cycle @52.00: [Executor]	EX_M1: Partial products generated, advancing to EX_M2
@line:1038  Cycle @52.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @52.00: [Executor]	EX: Bypass Update: 0x8
@line:1295  Cycle @52.00: [Executor]	EX: ALU Result: 0x8
@line:1363  Cycle @52.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @52.00: [Executor]	EX: Branch Target Base: 0x10
@line:1536  Cycle @52.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:30    Cycle @52.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @52.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @52.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=13
@line:262   Cycle @52.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @52.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @52.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @52.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @52.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @52.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @52.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @52.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @53.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @53.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @53.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @53.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @53.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @53.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @53.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @53.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:429   Cycle @53.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:855   Cycle @53.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:858   Cycle @53.00: [Executor]	EX_M2:   Reducing 32 partial products to 6-8 rows
@line:871   Cycle @53.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:1203  Cycle @53.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @53.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @53.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @53.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @53.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @53.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @53.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @53.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @53.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @53.00: [MEM]	MEM: Bypass <= 0x8
@line:144   Cycle @53.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=15 wb_rd=0
@line:262   Cycle @53.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @53.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @53.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @53.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @53.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @53.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @53.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @53.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @54.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @54.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @54.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x7 rs2_data=0xb
@line:74    Cycle @54.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @54.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @54.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x8)
@line:285   Cycle @54.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @54.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @54.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:897   Cycle @54.00: [Executor]	EX_M3: Final Wallace Tree compression + CPA (Cycle 3/3)
@line:900   Cycle @54.00: [Executor]	EX_M3:   Reducing to 2 rows, then final carry-propagate addition
@line:904   Cycle @54.00: [Executor]	EX_M3:   Result ready: 0x7
@line:913   Cycle @54.00: [Executor]	EX: 3-cycle multiplier result ready and consumed: 0x7
@line:1203  Cycle @54.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @54.00: [Executor]	EX: Bypass Update: 0x7
@line:1295  Cycle @54.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @54.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @54.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @54.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @54.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @54.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @54.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @54.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @54.00: [WB]	Input: rd=x15 wdata=0x8
@line:35    Cycle @54.00: [WB]	WB: Write x15 <= 0x8
@line:144   Cycle @54.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=15
@line:262   Cycle @54.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @54.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @54.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @54.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @54.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @54.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @54.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @54.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @55.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @55.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @55.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @55.00: [Executor]	Input: pc=0x14 rs1_data=0x7 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @55.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @55.00: [Executor]	EX: RS1 source: WB Bypass (0x8)
@line:285   Cycle @55.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @55.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @55.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1203  Cycle @55.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @55.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @55.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @55.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @55.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @55.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @55.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @55.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @55.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @55.00: [MEM]	MEM: Bypass <= 0x7
@line:30    Cycle @55.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @55.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @55.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @55.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @55.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @55.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @55.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @55.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @56.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5591  Cycle @56.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @56.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @56.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @56.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @56.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @56.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @56.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @56.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1053  Cycle @56.00: [Executor]	EX: ALU Operation: SUB
@line:1285  Cycle @56.00: [Executor]	EX: Bypass Update: 0xfffffffd
@line:1295  Cycle @56.00: [Executor]	EX: ALU Result: 0xfffffffd
@line:1363  Cycle @56.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @56.00: [Executor]	EX: Branch Target Base: 0x14
@line:1431  Cycle @56.00: [Executor]	EX: Branch Type: BNE
@line:1710  Cycle @56.00: [Executor]	EX: Branch Target: 0x8
@line:1715  Cycle @56.00: [Executor]	EX: Branch Taken: 1
@line:1740  Cycle @56.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @56.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @56.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @56.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @56.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @56.00: [WB]	Input: rd=x0 wdata=0x7
@line:144   Cycle @56.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @56.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @56.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @56.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @56.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @56.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @56.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @57.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5591  Cycle @57.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @57.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1 rs2_data=0x8
@line:74    Cycle @57.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @57.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @57.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @57.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @57.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @57.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1038  Cycle @57.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @57.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @57.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @57.00: [Executor]	EX: Branch Immediate: 0xb
@line:1367  Cycle @57.00: [Executor]	EX: Branch Target Base: 0x8
@line:1536  Cycle @57.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @57.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @57.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @57.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @57.00: [MEM]	MEM: Bypass <= 0xfffffffd
@line:30    Cycle @57.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @57.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @57.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @57.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @57.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @57.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @57.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @57.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @58.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @58.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @58.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @58.00: [Executor]	Input: pc=0xc rs1_data=0x1 rs2_data=0x8 Imm=0x0
@line:119   Cycle @58.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @58.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @58.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @58.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @58.00: [Executor]	EX: ALU Op2 source: RS2 (0x8)
@line:698   Cycle @58.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @58.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0x8 (signed=1)
@line:1218  Cycle @58.00: [Executor]	EX: ALU Operation: MUL
@line:1291  Cycle @58.00: [Executor]	EX: Bypass Update skipped for MUL (result not ready)
@line:1295  Cycle @58.00: [Executor]	EX: ALU Result: 0x7
@line:1363  Cycle @58.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @58.00: [Executor]	EX: Branch Target Base: 0xc
@line:1536  Cycle @58.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @58.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @58.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @58.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @58.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @58.00: [WB]	Input: rd=x0 wdata=0xfffffffd
@line:144   Cycle @58.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @58.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @58.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @58.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @58.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @58.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @58.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @59.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @59.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @59.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @59.00: [Executor]	Input: pc=0x10 rs1_data=0x8 rs2_data=0x0 Imm=0x1
@line:119   Cycle @59.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @59.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @59.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @59.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @59.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:719   Cycle @59.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:722   Cycle @59.00: [Executor]	EX_M1:   Op1=0x1 (signed=1), Op2=0x8 (signed=1)
@line:816   Cycle @59.00: [Executor]	EX_M1: Partial products generated, advancing to EX_M2
@line:1038  Cycle @59.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @59.00: [Executor]	EX: Bypass Update: 0x9
@line:1295  Cycle @59.00: [Executor]	EX: ALU Result: 0x9
@line:1363  Cycle @59.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @59.00: [Executor]	EX: Branch Target Base: 0x10
@line:1536  Cycle @59.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:30    Cycle @59.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @59.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @59.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=13
@line:262   Cycle @59.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @59.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @59.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @59.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @59.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @59.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @59.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @59.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @60.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @60.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @60.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @60.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @60.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @60.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @60.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @60.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:429   Cycle @60.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:855   Cycle @60.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:858   Cycle @60.00: [Executor]	EX_M2:   Reducing 32 partial products to 6-8 rows
@line:871   Cycle @60.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:1203  Cycle @60.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @60.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @60.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @60.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @60.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @60.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @60.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @60.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @60.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @60.00: [MEM]	MEM: Bypass <= 0x9
@line:144   Cycle @60.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=15 wb_rd=0
@line:262   Cycle @60.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @60.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @60.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @60.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @60.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @60.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @60.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @60.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @61.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @61.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @61.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x8 rs2_data=0xb
@line:74    Cycle @61.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @61.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @61.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x9)
@line:285   Cycle @61.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @61.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @61.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:897   Cycle @61.00: [Executor]	EX_M3: Final Wallace Tree compression + CPA (Cycle 3/3)
@line:900   Cycle @61.00: [Executor]	EX_M3:   Reducing to 2 rows, then final carry-propagate addition
@line:904   Cycle @61.00: [Executor]	EX_M3:   Result ready: 0x8
@line:913   Cycle @61.00: [Executor]	EX: 3-cycle multiplier result ready and consumed: 0x8
@line:1203  Cycle @61.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @61.00: [Executor]	EX: Bypass Update: 0x8
@line:1295  Cycle @61.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @61.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @61.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @61.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @61.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @61.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @61.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @61.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @61.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @61.00: [WB]	WB: Write x15 <= 0x9
@line:144   Cycle @61.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=15
@line:262   Cycle @61.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @61.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @61.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @61.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @61.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @61.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @61.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @61.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @62.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @62.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @62.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @62.00: [Executor]	Input: pc=0x14 rs1_data=0x8 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @62.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @62.00: [Executor]	EX: RS1 source: WB Bypass (0x9)
@line:285   Cycle @62.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @62.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @62.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1203  Cycle @62.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @62.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @62.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @62.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @62.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @62.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @62.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @62.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @62.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @62.00: [MEM]	MEM: Bypass <= 0x8
@line:30    Cycle @62.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @62.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @62.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @62.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @62.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @62.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @62.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @62.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @63.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5591  Cycle @63.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @63.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @63.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @63.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @63.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @63.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @63.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @63.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1053  Cycle @63.00: [Executor]	EX: ALU Operation: SUB
@line:1285  Cycle @63.00: [Executor]	EX: Bypass Update: 0xfffffffe
@line:1295  Cycle @63.00: [Executor]	EX: ALU Result: 0xfffffffe
@line:1363  Cycle @63.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @63.00: [Executor]	EX: Branch Target Base: 0x14
@line:1431  Cycle @63.00: [Executor]	EX: Branch Type: BNE
@line:1710  Cycle @63.00: [Executor]	EX: Branch Target: 0x8
@line:1715  Cycle @63.00: [Executor]	EX: Branch Taken: 1
@line:1740  Cycle @63.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @63.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @63.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @63.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @63.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @63.00: [WB]	Input: rd=x0 wdata=0x8
@line:144   Cycle @63.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @63.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @63.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @63.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @63.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @63.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @63.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @64.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5591  Cycle @64.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @64.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1 rs2_data=0x9
@line:74    Cycle @64.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @64.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @64.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @64.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @64.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @64.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1038  Cycle @64.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @64.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @64.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @64.00: [Executor]	EX: Branch Immediate: 0xb
@line:1367  Cycle @64.00: [Executor]	EX: Branch Target Base: 0x8
@line:1536  Cycle @64.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @64.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @64.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @64.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @64.00: [MEM]	MEM: Bypass <= 0xfffffffe
@line:30    Cycle @64.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @64.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @64.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @64.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @64.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @64.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @64.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @64.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @65.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @65.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @65.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @65.00: [Executor]	Input: pc=0xc rs1_data=0x1 rs2_data=0x9 Imm=0x0
@line:119   Cycle @65.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @65.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @65.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @65.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @65.00: [Executor]	EX: ALU Op2 source: RS2 (0x9)
@line:698   Cycle @65.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @65.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0x9 (signed=1)
@line:1218  Cycle @65.00: [Executor]	EX: ALU Operation: MUL
@line:1291  Cycle @65.00: [Executor]	EX: Bypass Update skipped for MUL (result not ready)
@line:1295  Cycle @65.00: [Executor]	EX: ALU Result: 0x8
@line:1363  Cycle @65.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @65.00: [Executor]	EX: Branch Target Base: 0xc
@line:1536  Cycle @65.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @65.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @65.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @65.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @65.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @65.00: [WB]	Input: rd=x0 wdata=0xfffffffe
@line:144   Cycle @65.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @65.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @65.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @65.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @65.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @65.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @65.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @66.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @66.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @66.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @66.00: [Executor]	Input: pc=0x10 rs1_data=0x9 rs2_data=0x0 Imm=0x1
@line:119   Cycle @66.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @66.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @66.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @66.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @66.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:719   Cycle @66.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:722   Cycle @66.00: [Executor]	EX_M1:   Op1=0x1 (signed=1), Op2=0x9 (signed=1)
@line:816   Cycle @66.00: [Executor]	EX_M1: Partial products generated, advancing to EX_M2
@line:1038  Cycle @66.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @66.00: [Executor]	EX: Bypass Update: 0xa
@line:1295  Cycle @66.00: [Executor]	EX: ALU Result: 0xa
@line:1363  Cycle @66.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @66.00: [Executor]	EX: Branch Target Base: 0x10
@line:1536  Cycle @66.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:30    Cycle @66.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @66.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @66.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=13
@line:262   Cycle @66.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @66.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @66.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @66.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @66.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @66.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @66.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @66.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @67.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @67.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @67.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @67.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @67.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @67.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @67.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @67.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @67.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:855   Cycle @67.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:858   Cycle @67.00: [Executor]	EX_M2:   Reducing 32 partial products to 6-8 rows
@line:871   Cycle @67.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:1203  Cycle @67.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @67.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @67.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @67.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @67.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @67.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @67.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @67.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @67.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @67.00: [MEM]	MEM: Bypass <= 0xa
@line:144   Cycle @67.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=15 wb_rd=0
@line:262   Cycle @67.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @67.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @67.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @67.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @67.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @67.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @67.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @67.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @68.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @68.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @68.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0x9 rs2_data=0xb
@line:74    Cycle @68.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @68.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @68.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xa)
@line:285   Cycle @68.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @68.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @68.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:897   Cycle @68.00: [Executor]	EX_M3: Final Wallace Tree compression + CPA (Cycle 3/3)
@line:900   Cycle @68.00: [Executor]	EX_M3:   Reducing to 2 rows, then final carry-propagate addition
@line:904   Cycle @68.00: [Executor]	EX_M3:   Result ready: 0x9
@line:913   Cycle @68.00: [Executor]	EX: 3-cycle multiplier result ready and consumed: 0x9
@line:1203  Cycle @68.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @68.00: [Executor]	EX: Bypass Update: 0x9
@line:1295  Cycle @68.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @68.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @68.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @68.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @68.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @68.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @68.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @68.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @68.00: [WB]	Input: rd=x15 wdata=0xa
@line:35    Cycle @68.00: [WB]	WB: Write x15 <= 0xa
@line:144   Cycle @68.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=15
@line:262   Cycle @68.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @68.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @68.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @68.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @68.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @68.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @68.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @68.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @69.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @69.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @69.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @69.00: [Executor]	Input: pc=0x14 rs1_data=0x9 rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @69.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @69.00: [Executor]	EX: RS1 source: WB Bypass (0xa)
@line:285   Cycle @69.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @69.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @69.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1203  Cycle @69.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @69.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @69.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @69.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @69.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @69.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @69.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @69.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @69.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @69.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @69.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @69.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @69.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @69.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @69.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @69.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @69.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @69.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @70.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5591  Cycle @70.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @70.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @70.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @70.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @70.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @70.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @70.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @70.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1053  Cycle @70.00: [Executor]	EX: ALU Operation: SUB
@line:1285  Cycle @70.00: [Executor]	EX: Bypass Update: 0xffffffff
@line:1295  Cycle @70.00: [Executor]	EX: ALU Result: 0xffffffff
@line:1363  Cycle @70.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @70.00: [Executor]	EX: Branch Target Base: 0x14
@line:1431  Cycle @70.00: [Executor]	EX: Branch Type: BNE
@line:1710  Cycle @70.00: [Executor]	EX: Branch Target: 0x8
@line:1715  Cycle @70.00: [Executor]	EX: Branch Taken: 1
@line:1740  Cycle @70.00: [Executor]	BTB: UPDATE at PC=0x14, Index=5, Target=0x8
@line:55    Cycle @70.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @70.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @70.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @70.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @70.00: [WB]	Input: rd=x0 wdata=0x9
@line:144   Cycle @70.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @70.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @70.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @70.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @70.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @70.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @70.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @71.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5591  Cycle @71.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @71.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1 rs2_data=0xa
@line:74    Cycle @71.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:119   Cycle @71.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:229   Cycle @71.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @71.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @71.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @71.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1038  Cycle @71.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @71.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @71.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @71.00: [Executor]	EX: Branch Immediate: 0xb
@line:1367  Cycle @71.00: [Executor]	EX: Branch Target Base: 0x8
@line:1536  Cycle @71.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @71.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @71.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @71.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @71.00: [MEM]	MEM: Bypass <= 0xffffffff
@line:30    Cycle @71.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @71.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=13 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @71.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @71.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @71.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @71.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @71.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @71.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @72.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x10
@line:5591  Cycle @72.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @72.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @72.00: [Executor]	Input: pc=0xc rs1_data=0x1 rs2_data=0xa Imm=0x0
@line:119   Cycle @72.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @72.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @72.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @72.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @72.00: [Executor]	EX: ALU Op2 source: RS2 (0xa)
@line:698   Cycle @72.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @72.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0xa (signed=1)
@line:1218  Cycle @72.00: [Executor]	EX: ALU Operation: MUL
@line:1291  Cycle @72.00: [Executor]	EX: Bypass Update skipped for MUL (result not ready)
@line:1295  Cycle @72.00: [Executor]	EX: ALU Result: 0x9
@line:1363  Cycle @72.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @72.00: [Executor]	EX: Branch Target Base: 0xc
@line:1536  Cycle @72.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @72.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @72.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @72.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @72.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @72.00: [WB]	Input: rd=x0 wdata=0xffffffff
@line:144   Cycle @72.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 ex_mul_busy=0 mem_rd=13 wb_rd=0
@line:262   Cycle @72.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @72.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @72.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @72.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @72.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:360   Cycle @72.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @73.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @73.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @73.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @73.00: [Executor]	Input: pc=0x10 rs1_data=0xa rs2_data=0x0 Imm=0x1
@line:119   Cycle @73.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @73.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @73.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @73.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:443   Cycle @73.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:719   Cycle @73.00: [Executor]	EX_M1: Generating 32 partial products (Cycle 1/3)
@line:722   Cycle @73.00: [Executor]	EX_M1:   Op1=0x1 (signed=1), Op2=0xa (signed=1)
@line:816   Cycle @73.00: [Executor]	EX_M1: Partial products generated, advancing to EX_M2
@line:1038  Cycle @73.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @73.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @73.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @73.00: [Executor]	EX: Branch Immediate: 0x1
@line:1367  Cycle @73.00: [Executor]	EX: Branch Target Base: 0x10
@line:1536  Cycle @73.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:30    Cycle @73.00: [WB]	Input: rd=x13 wdata=0xb
@line:35    Cycle @73.00: [WB]	WB: Write x13 <= 0xb
@line:144   Cycle @73.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=13
@line:262   Cycle @73.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=8 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @73.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @73.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @73.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @73.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @73.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @73.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @73.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @74.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @74.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @74.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @74.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @74.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @74.00: [Executor]	EX: RS1 source: No Bypass
@line:327   Cycle @74.00: [Executor]	EX: RS2 source: WB Bypass (0xb)
@line:364   Cycle @74.00: [Executor]	EX: ALU Op1 source: RS1 (0xa)
@line:429   Cycle @74.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:855   Cycle @74.00: [Executor]	EX_M2: Wallace Tree compression (Cycle 2/3)
@line:858   Cycle @74.00: [Executor]	EX_M2:   Reducing 32 partial products to 6-8 rows
@line:871   Cycle @74.00: [Executor]	EX_M2: Compression complete, advancing to EX_M3
@line:1203  Cycle @74.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @74.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @74.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @74.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @74.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @74.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @74.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @74.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @74.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @74.00: [MEM]	MEM: Bypass <= 0xb
@line:144   Cycle @74.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=15 wb_rd=0
@line:262   Cycle @74.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @74.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @74.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @74.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @74.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @74.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @74.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @74.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @75.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @75.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @75.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xa rs2_data=0xb
@line:74    Cycle @75.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @75.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @75.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xb)
@line:285   Cycle @75.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @75.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @75.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:897   Cycle @75.00: [Executor]	EX_M3: Final Wallace Tree compression + CPA (Cycle 3/3)
@line:900   Cycle @75.00: [Executor]	EX_M3:   Reducing to 2 rows, then final carry-propagate addition
@line:904   Cycle @75.00: [Executor]	EX_M3:   Result ready: 0xa
@line:913   Cycle @75.00: [Executor]	EX: 3-cycle multiplier result ready and consumed: 0xa
@line:1203  Cycle @75.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @75.00: [Executor]	EX: Bypass Update: 0xa
@line:1295  Cycle @75.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @75.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @75.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @75.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @75.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @75.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @75.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @75.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @75.00: [WB]	Input: rd=x15 wdata=0xb
@line:35    Cycle @75.00: [WB]	WB: Write x15 <= 0xb
@line:144   Cycle @75.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=1 mem_rd=0 wb_rd=15
@line:262   Cycle @75.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=1
@line:27    Cycle @75.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @75.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @75.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:106   Cycle @75.00: [Fetcher_Impl]	BTB: HIT at PC=0x14, Index=5, Target=0x8
@line:145   Cycle @75.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=14
@line:137   Cycle @75.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @75.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @76.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x14
@line:5591  Cycle @76.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @76.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x14 rs1_data=0xb rs2_data=0xb
@line:74    Cycle @76.00: [Executor]	Input: pc=0x14 rs1_data=0xa rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @76.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @76.00: [Executor]	EX: RS1 source: WB Bypass (0xb)
@line:285   Cycle @76.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @76.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @76.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1203  Cycle @76.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @76.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @76.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @76.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @76.00: [Executor]	EX: Branch Target Base: 0x14
@line:1536  Cycle @76.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @76.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @76.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @76.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @76.00: [MEM]	MEM: Bypass <= 0xa
@line:30    Cycle @76.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @76.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @76.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @76.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @76.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @76.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @76.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @76.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @77.00: [Decoder]	ID: Fetched Instruction=0xb00693 at PC=0x8
@line:5591  Cycle @77.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @77.00: [Decoder]	Forwarding data: imm=0xb pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @77.00: [Executor]	Input: pc=0x14 rs1_data=0xb rs2_data=0xb Imm=0xfffffff4
@line:119   Cycle @77.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @77.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @77.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @77.00: [Executor]	EX: ALU Op1 source: RS1 (0xb)
@line:429   Cycle @77.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1053  Cycle @77.00: [Executor]	EX: ALU Operation: SUB
@line:1285  Cycle @77.00: [Executor]	EX: Bypass Update: 0x0
@line:1295  Cycle @77.00: [Executor]	EX: ALU Result: 0x0
@line:1363  Cycle @77.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:1367  Cycle @77.00: [Executor]	EX: Branch Target Base: 0x14
@line:1431  Cycle @77.00: [Executor]	EX: Branch Type: BNE
@line:1710  Cycle @77.00: [Executor]	EX: Branch Target: 0x8
@line:1715  Cycle @77.00: [Executor]	EX: Branch Taken: 0
@line:55    Cycle @77.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @77.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @77.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @77.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @77.00: [WB]	Input: rd=x0 wdata=0xa
@line:144   Cycle @77.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=11 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @77.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @77.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @77.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @77.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @77.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @77.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @78.00: [Decoder]	ID: Fetched Instruction=0x2f50533 at PC=0xc
@line:5591  Cycle @78.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @78.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x1 rs2_data=0xb
@line:74    Cycle @78.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xb
@line:85    Cycle @78.00: [Executor]	EX: Flush
@line:119   Cycle @78.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @78.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @78.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @78.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @78.00: [Executor]	EX: ALU Op2 source: IMM (0xb)
@line:1038  Cycle @78.00: [Executor]	EX: ALU Operation: ADD
@line:1285  Cycle @78.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @78.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @78.00: [Executor]	EX: Branch Immediate: 0xb
@line:1367  Cycle @78.00: [Executor]	EX: Branch Target Base: 0x8
@line:1536  Cycle @78.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @78.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @78.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @78.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @78.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @78.00: [WB]	Input: rd=x0 wdata=0xb
@line:144   Cycle @78.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @78.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:53    Cycle @78.00: [Fetcher_Impl]	IF: Flush to 0x18
@line:64    Cycle @78.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @78.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:116   Cycle @78.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:145   Cycle @78.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:137   Cycle @78.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @78.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @79.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x18
@line:5591  Cycle @79.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:5594  Cycle @79.00: [Decoder]	Forwarding data: imm=0x1 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @79.00: [Executor]	Input: pc=0xc rs1_data=0x1 rs2_data=0xb Imm=0x0
@line:119   Cycle @79.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @79.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @79.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @79.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @79.00: [Executor]	EX: ALU Op2 source: RS2 (0xb)
@line:1203  Cycle @79.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1285  Cycle @79.00: [Executor]	EX: Bypass Update: 0xb
@line:1295  Cycle @79.00: [Executor]	EX: ALU Result: 0xb
@line:1363  Cycle @79.00: [Executor]	EX: Branch Immediate: 0x0
@line:1367  Cycle @79.00: [Executor]	EX: Branch Target Base: 0xc
@line:1536  Cycle @79.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @79.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @79.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @79.00: [MEM]	MEM: Bypass <= 0xb
@line:30    Cycle @79.00: [WB]	Input: rd=x0 wdata=0x0
@line:144   Cycle @79.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 ex_mul_busy=0 mem_rd=0 wb_rd=0
@line:262   Cycle @79.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0 mul_busy_hazard=0
@line:64    Cycle @79.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:78    Cycle @79.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:116   Cycle @79.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:145   Cycle @79.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:360   Cycle @79.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @80.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x1c
@line:5591  Cycle @80.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @80.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @80.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @80.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @80.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @80.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @80.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @80.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:940   Cycle @80.00: [Executor]	EBREAK encountered at PC=0x18, halting simulation.

