

Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Tue Jan 20 23:31:29 EST 2026

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2093
FF:            3019
DSP:              3
BRAM:             2
URAM:             0
LATCH:            0
SRL:            366
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      2.779
Timing met
