[16:06:54.285] <TB2>     INFO: *** Welcome to pxar ***
[16:06:54.285] <TB2>     INFO: *** Today: 2016/09/08
[16:06:54.292] <TB2>     INFO: *** Version: 47bc-dirty
[16:06:54.292] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C15.dat
[16:06:54.292] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:06:54.292] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//defaultMaskFile.dat
[16:06:54.293] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters_C15.dat
[16:06:54.369] <TB2>     INFO:         clk: 4
[16:06:54.369] <TB2>     INFO:         ctr: 4
[16:06:54.369] <TB2>     INFO:         sda: 19
[16:06:54.369] <TB2>     INFO:         tin: 9
[16:06:54.369] <TB2>     INFO:         level: 15
[16:06:54.369] <TB2>     INFO:         triggerdelay: 0
[16:06:54.370] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:06:54.370] <TB2>     INFO: Log level: DEBUG
[16:06:54.380] <TB2>     INFO: Found DTB DTB_WWXLHF
[16:06:54.387] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[16:06:54.390] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[16:06:54.393] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[16:06:55.953] <TB2>     INFO: DUT info: 
[16:06:55.953] <TB2>     INFO: The DUT currently contains the following objects:
[16:06:55.953] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:06:55.953] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[16:06:55.953] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[16:06:55.953] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:06:55.953] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.953] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:06:55.954] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:06:55.955] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:06:55.956] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:06:55.957] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:06:55.958] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:06:55.958] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:06:55.958] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:06:55.967] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30871552
[16:06:55.967] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x11a66f0
[16:06:55.967] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x111a770
[16:06:55.967] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd759d94010
[16:06:55.967] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd75ffff510
[16:06:55.967] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30937088 fPxarMemory = 0x7fd759d94010
[16:06:55.968] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[16:06:55.969] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[16:06:55.969] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[16:06:55.969] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:06:56.370] <TB2>     INFO: enter 'restricted' command line mode
[16:06:56.370] <TB2>     INFO: enter test to run
[16:06:56.370] <TB2>     INFO:   test: FPIXTest no parameter change
[16:06:56.370] <TB2>     INFO:   running: fpixtest
[16:06:56.370] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:06:56.373] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:06:56.374] <TB2>     INFO: ######################################################################
[16:06:56.374] <TB2>     INFO: PixTestFPIXTest::doTest()
[16:06:56.374] <TB2>     INFO: ######################################################################
[16:06:56.378] <TB2>     INFO: ######################################################################
[16:06:56.378] <TB2>     INFO: PixTestPretest::doTest()
[16:06:56.378] <TB2>     INFO: ######################################################################
[16:06:56.381] <TB2>     INFO:    ----------------------------------------------------------------------
[16:06:56.381] <TB2>     INFO:    PixTestPretest::programROC() 
[16:06:56.381] <TB2>     INFO:    ----------------------------------------------------------------------
[16:07:14.397] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:07:14.397] <TB2>     INFO: IA differences per ROC:  16.1 18.5 19.3 16.1 18.5 18.5 17.7 17.7 17.7 16.9 17.7 17.7 19.3 18.5 19.3 16.9
[16:07:14.465] <TB2>     INFO:    ----------------------------------------------------------------------
[16:07:14.465] <TB2>     INFO:    PixTestPretest::checkIdig() 
[16:07:14.465] <TB2>     INFO:    ----------------------------------------------------------------------
[16:07:15.718] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[16:07:16.220] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[16:07:16.726] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[16:07:17.227] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[16:07:17.729] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[16:07:18.231] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[16:07:18.733] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[16:07:19.234] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[16:07:19.736] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[16:07:20.238] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[16:07:20.739] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[16:07:21.241] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[16:07:21.743] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[16:07:22.244] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[16:07:22.746] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[16:07:23.248] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[16:07:23.501] <TB2>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[16:07:23.501] <TB2>     INFO: Test took 9038 ms.
[16:07:23.501] <TB2>     INFO: PixTestPretest::checkIdig() done.
[16:07:23.531] <TB2>     INFO:    ----------------------------------------------------------------------
[16:07:23.532] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:07:23.532] <TB2>     INFO:    ----------------------------------------------------------------------
[16:07:23.634] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[16:07:23.735] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.3688 mA
[16:07:23.836] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  94 Ia 25.3687 mA
[16:07:23.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  87 Ia 24.5687 mA
[16:07:24.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 23.7688 mA
[16:07:24.138] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  86 Ia 24.5687 mA
[16:07:24.239] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  84 Ia 23.7688 mA
[16:07:24.339] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  85 Ia 23.7688 mA
[16:07:24.440] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  86 Ia 24.5687 mA
[16:07:24.541] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  84 Ia 23.7688 mA
[16:07:24.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 23.7688 mA
[16:07:24.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  86 Ia 23.7688 mA
[16:07:24.844] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  87 Ia 24.5687 mA
[16:07:24.945] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.7688 mA
[16:07:25.046] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  79 Ia 23.7688 mA
[16:07:25.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  80 Ia 24.5687 mA
[16:07:25.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  78 Ia 23.7688 mA
[16:07:25.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  79 Ia 23.7688 mA
[16:07:25.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  80 Ia 24.5687 mA
[16:07:25.549] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  78 Ia 23.7688 mA
[16:07:25.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  79 Ia 24.5687 mA
[16:07:25.750] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  77 Ia 23.7688 mA
[16:07:25.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  78 Ia 23.7688 mA
[16:07:25.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  79 Ia 23.7688 mA
[16:07:26.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  80 Ia 24.5687 mA
[16:07:26.153] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.5687 mA
[16:07:26.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  76 Ia 23.7688 mA
[16:07:26.355] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  77 Ia 24.5687 mA
[16:07:26.455] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  75 Ia 23.7688 mA
[16:07:26.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  76 Ia 23.7688 mA
[16:07:26.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  77 Ia 24.5687 mA
[16:07:26.757] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  75 Ia 23.7688 mA
[16:07:26.858] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  76 Ia 23.7688 mA
[16:07:26.958] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  77 Ia 24.5687 mA
[16:07:27.058] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  75 Ia 23.7688 mA
[16:07:27.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  76 Ia 23.7688 mA
[16:07:27.259] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  77 Ia 23.7688 mA
[16:07:27.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.3688 mA
[16:07:27.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  94 Ia 24.5687 mA
[16:07:27.562] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  92 Ia 24.5687 mA
[16:07:27.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  90 Ia 23.7688 mA
[16:07:27.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  91 Ia 24.5687 mA
[16:07:27.864] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  89 Ia 23.7688 mA
[16:07:27.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  90 Ia 23.7688 mA
[16:07:28.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  91 Ia 24.5687 mA
[16:07:28.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  89 Ia 23.7688 mA
[16:07:28.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  90 Ia 23.7688 mA
[16:07:28.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  91 Ia 24.5687 mA
[16:07:28.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  89 Ia 22.9688 mA
[16:07:28.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.7688 mA
[16:07:28.671] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 24.5687 mA
[16:07:28.772] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  77 Ia 23.7688 mA
[16:07:28.873] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 23.7688 mA
[16:07:28.974] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  79 Ia 24.5687 mA
[16:07:29.075] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  77 Ia 23.7688 mA
[16:07:29.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  78 Ia 23.7688 mA
[16:07:29.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  79 Ia 23.7688 mA
[16:07:29.377] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  80 Ia 24.5687 mA
[16:07:29.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  78 Ia 23.7688 mA
[16:07:29.579] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  79 Ia 24.5687 mA
[16:07:29.679] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  77 Ia 22.9688 mA
[16:07:29.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.5687 mA
[16:07:29.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  76 Ia 23.7688 mA
[16:07:29.982] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  77 Ia 23.7688 mA
[16:07:30.083] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  78 Ia 24.5687 mA
[16:07:30.183] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  76 Ia 23.7688 mA
[16:07:30.284] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  77 Ia 23.7688 mA
[16:07:30.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  78 Ia 24.5687 mA
[16:07:30.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  76 Ia 23.7688 mA
[16:07:30.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  77 Ia 23.7688 mA
[16:07:30.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  78 Ia 23.7688 mA
[16:07:30.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  79 Ia 24.5687 mA
[16:07:30.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  77 Ia 23.7688 mA
[16:07:30.989] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.7688 mA
[16:07:31.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.7688 mA
[16:07:31.190] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.5687 mA
[16:07:31.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  78 Ia 22.9688 mA
[16:07:31.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  84 Ia 25.3687 mA
[16:07:31.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  77 Ia 22.9688 mA
[16:07:31.592] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  83 Ia 24.5687 mA
[16:07:31.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  81 Ia 24.5687 mA
[16:07:31.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  79 Ia 23.7688 mA
[16:07:31.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  80 Ia 24.5687 mA
[16:07:31.995] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  78 Ia 22.9688 mA
[16:07:32.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  84 Ia 24.5687 mA
[16:07:32.197] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.1688 mA
[16:07:32.297] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  89 Ia 25.3687 mA
[16:07:32.398] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  82 Ia 23.7688 mA
[16:07:32.498] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  83 Ia 24.5687 mA
[16:07:32.599] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  81 Ia 23.7688 mA
[16:07:32.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  82 Ia 23.7688 mA
[16:07:32.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  83 Ia 24.5687 mA
[16:07:32.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  81 Ia 23.7688 mA
[16:07:33.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  82 Ia 23.7688 mA
[16:07:33.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  83 Ia 24.5687 mA
[16:07:33.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  81 Ia 23.7688 mA
[16:07:33.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  82 Ia 23.7688 mA
[16:07:33.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.9688 mA
[16:07:33.506] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.5687 mA
[16:07:33.607] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  82 Ia 24.5687 mA
[16:07:33.708] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  80 Ia 23.7688 mA
[16:07:33.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  81 Ia 23.7688 mA
[16:07:33.909] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  82 Ia 24.5687 mA
[16:07:34.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  80 Ia 23.7688 mA
[16:07:34.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  81 Ia 23.7688 mA
[16:07:34.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  82 Ia 23.7688 mA
[16:07:34.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  83 Ia 24.5687 mA
[16:07:34.412] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  81 Ia 23.7688 mA
[16:07:34.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  82 Ia 23.7688 mA
[16:07:34.615] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[16:07:34.715] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[16:07:34.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[16:07:34.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  80 Ia 23.7688 mA
[16:07:35.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  81 Ia 23.7688 mA
[16:07:35.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  82 Ia 23.7688 mA
[16:07:35.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  83 Ia 24.5687 mA
[16:07:35.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  81 Ia 23.7688 mA
[16:07:35.420] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  82 Ia 23.7688 mA
[16:07:35.521] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  83 Ia 24.5687 mA
[16:07:35.622] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  81 Ia 23.7688 mA
[16:07:35.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  82 Ia 24.5687 mA
[16:07:35.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.9688 mA
[16:07:35.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.5687 mA
[16:07:36.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  82 Ia 24.5687 mA
[16:07:36.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  80 Ia 23.7688 mA
[16:07:36.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  81 Ia 23.7688 mA
[16:07:36.329] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  82 Ia 24.5687 mA
[16:07:36.430] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  80 Ia 23.7688 mA
[16:07:36.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  81 Ia 23.7688 mA
[16:07:36.631] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  82 Ia 23.7688 mA
[16:07:36.732] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  83 Ia 24.5687 mA
[16:07:36.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  81 Ia 24.5687 mA
[16:07:36.933] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  79 Ia 22.9688 mA
[16:07:37.035] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.9688 mA
[16:07:37.136] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.5687 mA
[16:07:37.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  82 Ia 24.5687 mA
[16:07:37.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  80 Ia 23.7688 mA
[16:07:37.438] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  81 Ia 24.5687 mA
[16:07:37.539] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 22.9688 mA
[16:07:37.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  85 Ia 24.5687 mA
[16:07:37.740] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  83 Ia 24.5687 mA
[16:07:37.840] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  81 Ia 24.5687 mA
[16:07:37.940] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  79 Ia 22.9688 mA
[16:07:38.041] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  85 Ia 24.5687 mA
[16:07:38.142] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  83 Ia 24.5687 mA
[16:07:38.244] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.5687 mA
[16:07:38.345] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  76 Ia 23.7688 mA
[16:07:38.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  77 Ia 24.5687 mA
[16:07:38.546] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  75 Ia 23.7688 mA
[16:07:38.647] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  76 Ia 23.7688 mA
[16:07:38.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  77 Ia 24.5687 mA
[16:07:38.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  75 Ia 23.7688 mA
[16:07:38.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  76 Ia 23.7688 mA
[16:07:39.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  77 Ia 24.5687 mA
[16:07:39.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  75 Ia 23.7688 mA
[16:07:39.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  76 Ia 23.7688 mA
[16:07:39.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  77 Ia 24.5687 mA
[16:07:39.453] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.7688 mA
[16:07:39.554] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  79 Ia 24.5687 mA
[16:07:39.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  77 Ia 23.7688 mA
[16:07:39.756] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  78 Ia 23.7688 mA
[16:07:39.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  79 Ia 24.5687 mA
[16:07:39.957] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  77 Ia 23.7688 mA
[16:07:40.058] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 23.7688 mA
[16:07:40.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  79 Ia 24.5687 mA
[16:07:40.259] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  77 Ia 23.7688 mA
[16:07:40.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  78 Ia 23.7688 mA
[16:07:40.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  79 Ia 24.5687 mA
[16:07:40.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  77 Ia 23.7688 mA
[16:07:40.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.5687 mA
[16:07:40.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  76 Ia 24.5687 mA
[16:07:40.864] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  74 Ia 23.7688 mA
[16:07:40.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  75 Ia 23.7688 mA
[16:07:41.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  76 Ia 24.5687 mA
[16:07:41.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  74 Ia 23.7688 mA
[16:07:41.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  75 Ia 23.7688 mA
[16:07:41.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  76 Ia 23.7688 mA
[16:07:41.468] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  77 Ia 24.5687 mA
[16:07:41.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  75 Ia 23.7688 mA
[16:07:41.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  76 Ia 23.7688 mA
[16:07:41.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  77 Ia 24.5687 mA
[16:07:41.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.1688 mA
[16:07:41.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.5687 mA
[16:07:42.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  87 Ia 23.7688 mA
[16:07:42.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  88 Ia 24.5687 mA
[16:07:42.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  86 Ia 23.7688 mA
[16:07:42.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  87 Ia 24.5687 mA
[16:07:42.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  85 Ia 23.7688 mA
[16:07:42.577] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  86 Ia 24.5687 mA
[16:07:42.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  84 Ia 23.7688 mA
[16:07:42.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 23.7688 mA
[16:07:42.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  86 Ia 24.5687 mA
[16:07:42.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  84 Ia 23.7688 mA
[16:07:43.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  87
[16:07:43.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  80
[16:07:43.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[16:07:43.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  89
[16:07:43.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  77
[16:07:43.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  77
[16:07:43.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  84
[16:07:43.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  82
[16:07:43.007] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  82
[16:07:43.007] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  82
[16:07:43.007] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  79
[16:07:43.007] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  83
[16:07:43.007] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  77
[16:07:43.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  77
[16:07:43.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  77
[16:07:43.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  84
[16:07:44.834] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 382.7 mA = 23.9187 mA/ROC
[16:07:44.835] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  18.5  18.5  19.3  20.1  19.3  19.3  19.3  18.5  19.3  19.3  18.5  19.3  18.5
[16:07:44.869] <TB2>     INFO:    ----------------------------------------------------------------------
[16:07:44.869] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[16:07:44.869] <TB2>     INFO:    ----------------------------------------------------------------------
[16:07:45.005] <TB2>     INFO: Expecting 231680 events.
[16:07:53.205] <TB2>     INFO: 231680 events read in total (7482ms).
[16:07:53.361] <TB2>     INFO: Test took 8489ms.
[16:07:53.561] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 63
[16:07:53.565] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 84 and Delta(CalDel) = 58
[16:07:53.569] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 91 and Delta(CalDel) = 58
[16:07:53.572] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 79 and Delta(CalDel) = 60
[16:07:53.576] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 58
[16:07:53.579] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 60
[16:07:53.583] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 100 and Delta(CalDel) = 60
[16:07:53.586] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 59
[16:07:53.589] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 84 and Delta(CalDel) = 66
[16:07:53.593] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 68 and Delta(CalDel) = 61
[16:07:53.596] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 89 and Delta(CalDel) = 59
[16:07:53.600] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 84 and Delta(CalDel) = 57
[16:07:53.603] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 86 and Delta(CalDel) = 60
[16:07:53.607] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 60
[16:07:53.610] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 64
[16:07:53.614] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 59
[16:07:53.655] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:07:53.691] <TB2>     INFO:    ----------------------------------------------------------------------
[16:07:53.691] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:07:53.691] <TB2>     INFO:    ----------------------------------------------------------------------
[16:07:53.827] <TB2>     INFO: Expecting 231680 events.
[16:08:02.044] <TB2>     INFO: 231680 events read in total (7502ms).
[16:08:02.048] <TB2>     INFO: Test took 8353ms.
[16:08:02.071] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 32
[16:08:02.387] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29
[16:08:02.391] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29.5
[16:08:02.394] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[16:08:02.398] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29
[16:08:02.401] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[16:08:02.404] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[16:08:02.408] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[16:08:02.411] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 32.5
[16:08:02.415] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[16:08:02.418] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 30.5
[16:08:02.421] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29.5
[16:08:02.425] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30
[16:08:02.428] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[16:08:02.432] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[16:08:02.435] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28.5
[16:08:02.469] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:08:02.469] <TB2>     INFO: CalDel:      138   126   129   119   126   125   127   123   161   125   110   129   121   124   144   120
[16:08:02.470] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:08:02.473] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C0.dat
[16:08:02.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C1.dat
[16:08:02.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C2.dat
[16:08:02.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C3.dat
[16:08:02.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C4.dat
[16:08:02.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C5.dat
[16:08:02.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C6.dat
[16:08:02.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C7.dat
[16:08:02.474] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C8.dat
[16:08:02.475] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C9.dat
[16:08:02.475] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C10.dat
[16:08:02.475] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C11.dat
[16:08:02.475] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C12.dat
[16:08:02.475] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C13.dat
[16:08:02.475] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C14.dat
[16:08:02.475] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C15.dat
[16:08:02.475] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:08:02.476] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:08:02.476] <TB2>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[16:08:02.476] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:08:02.563] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:08:02.563] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:08:02.563] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:08:02.563] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:08:02.566] <TB2>     INFO: ######################################################################
[16:08:02.566] <TB2>     INFO: PixTestTiming::doTest()
[16:08:02.566] <TB2>     INFO: ######################################################################
[16:08:02.566] <TB2>     INFO:    ----------------------------------------------------------------------
[16:08:02.566] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[16:08:02.566] <TB2>     INFO:    ----------------------------------------------------------------------
[16:08:02.566] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:08:04.084] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:08:06.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:08:08.630] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:08:10.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:08:13.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:08:15.449] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:08:17.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:08:19.995] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:08:21.514] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:08:23.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:08:26.061] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:08:28.334] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:08:30.607] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:08:32.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:08:35.153] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:08:37.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:08:38.945] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:08:40.465] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:08:41.985] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:08:43.505] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:08:45.025] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:08:46.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:08:48.064] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:08:49.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:08:51.104] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:08:52.627] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:08:54.150] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:08:55.672] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:08:57.193] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:08:58.716] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:09:00.239] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:09:01.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:09:03.469] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:09:04.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:09:06.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:09:08.406] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:09:09.926] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:09:11.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:09:12.968] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:09:14.488] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:09:17.324] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:09:19.600] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:09:21.873] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:09:24.146] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:09:26.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:09:28.693] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:09:30.966] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:09:33.239] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:09:34.947] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:09:37.220] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:09:39.493] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:09:41.766] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:09:44.040] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:09:46.313] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:09:48.587] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:09:50.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:09:53.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:09:55.406] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:09:57.679] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:09:59.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:10:02.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:10:04.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:10:06.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:10:09.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:10:11.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:10:13.592] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:10:15.865] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:10:18.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:10:20.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:10:22.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:10:24.959] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:10:27.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:10:29.505] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:10:31.778] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:10:34.051] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:10:36.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:10:38.598] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:10:40.871] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:10:43.144] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:10:45.418] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:10:51.825] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:10:53.345] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:10:54.864] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:10:56.384] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:10:57.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:10:59.424] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:11:00.943] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:11:02.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:11:03.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:11:05.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:11:07.026] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:11:08.547] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:11:10.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:11:11.589] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:11:13.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:11:14.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:11:16.153] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:11:17.674] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:11:19.195] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:11:20.716] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:11:22.236] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:11:23.757] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:11:25.277] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:11:26.798] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:11:29.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:11:31.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:11:33.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:11:35.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:11:38.165] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:11:40.439] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:11:42.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:11:44.985] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:11:46.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:11:48.969] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:11:51.242] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:11:53.515] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:11:55.789] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:11:58.062] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:12:00.335] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:12:02.609] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:12:04.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:12:07.156] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:12:09.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:12:11.700] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:12:13.973] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:12:16.246] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:12:18.519] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:12:21.177] <TB2>     INFO: TBM Phase Settings: 240
[16:12:21.177] <TB2>     INFO: 400MHz Phase: 4
[16:12:21.177] <TB2>     INFO: 160MHz Phase: 7
[16:12:21.177] <TB2>     INFO: Functional Phase Area: 5
[16:12:21.179] <TB2>     INFO: Test took 258613 ms.
[16:12:21.179] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:12:21.180] <TB2>     INFO:    ----------------------------------------------------------------------
[16:12:21.180] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[16:12:21.180] <TB2>     INFO:    ----------------------------------------------------------------------
[16:12:21.180] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:12:22.320] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:12:25.532] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:12:28.931] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:12:32.331] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:12:35.730] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:12:39.130] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:12:42.528] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:12:45.928] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:12:47.447] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:12:48.968] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:12:50.488] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:12:52.009] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:12:53.529] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:12:55.049] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:12:56.569] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:12:58.091] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:12:59.609] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:13:01.129] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:13:03.402] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:13:05.675] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:13:07.949] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:13:10.222] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:13:12.496] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:13:14.016] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:13:15.535] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:13:17.055] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:13:19.328] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:13:21.602] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:13:23.875] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:13:26.149] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:13:28.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:13:29.942] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:13:31.461] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:13:32.981] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:13:35.254] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:13:37.528] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:13:39.801] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:13:42.074] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:13:44.347] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:13:45.867] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:13:47.387] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:13:48.906] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:13:51.179] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:13:53.453] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:13:55.726] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:13:57.999] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:14:00.273] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:14:01.792] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:14:03.311] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:14:04.831] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:14:07.105] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:14:09.380] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:14:11.653] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:14:13.928] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:14:16.201] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:14:17.722] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:14:19.241] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:14:20.761] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:14:22.281] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:14:23.801] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:14:25.320] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:14:26.840] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:14:28.360] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:14:30.262] <TB2>     INFO: ROC Delay Settings: 228
[16:14:30.263] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[16:14:30.263] <TB2>     INFO: ROC Port 0 Delay: 4
[16:14:30.263] <TB2>     INFO: ROC Port 1 Delay: 4
[16:14:30.263] <TB2>     INFO: Functional ROC Area: 5
[16:14:30.265] <TB2>     INFO: Test took 129085 ms.
[16:14:30.265] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[16:14:30.266] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:30.266] <TB2>     INFO:    PixTestTiming::TimingTest()
[16:14:30.266] <TB2>     INFO:    ----------------------------------------------------------------------
[16:14:31.405] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4609 4609 4609 4609 4608 4608 4609 4608 e062 c000 a101 80c0 4608 4608 4608 4609 4609 4608 4609 4609 e062 c000 
[16:14:31.405] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4609 4609 4609 4609 4608 4609 4608 4609 e022 c000 a102 8000 4608 4608 4608 4609 4608 4609 4609 4609 e022 c000 
[16:14:31.405] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4608 4608 4608 4608 4609 4608 4608 460b e022 c000 a103 8040 4608 4609 4608 4608 4608 4608 4608 4609 e022 c000 
[16:14:31.405] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:14:45.549] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:45.549] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:14:59.790] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:59.790] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:15:13.930] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:13.930] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:15:28.108] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:28.108] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:15:42.207] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:42.207] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:15:56.314] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:56.314] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:16:10.411] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:10.411] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:16:24.563] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:24.563] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:16:38.705] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:38.705] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:16:52.748] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:53.132] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:53.145] <TB2>     INFO: Decoding statistics:
[16:16:53.145] <TB2>     INFO:   General information:
[16:16:53.145] <TB2>     INFO: 	 16bit words read:         240000000
[16:16:53.145] <TB2>     INFO: 	 valid events total:       20000000
[16:16:53.145] <TB2>     INFO: 	 empty events:             20000000
[16:16:53.145] <TB2>     INFO: 	 valid events with pixels: 0
[16:16:53.145] <TB2>     INFO: 	 valid pixel hits:         0
[16:16:53.145] <TB2>     INFO:   Event errors: 	           0
[16:16:53.145] <TB2>     INFO: 	 start marker:             0
[16:16:53.145] <TB2>     INFO: 	 stop marker:              0
[16:16:53.145] <TB2>     INFO: 	 overflow:                 0
[16:16:53.145] <TB2>     INFO: 	 invalid 5bit words:       0
[16:16:53.145] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[16:16:53.145] <TB2>     INFO:   TBM errors: 		           0
[16:16:53.145] <TB2>     INFO: 	 flawed TBM headers:       0
[16:16:53.145] <TB2>     INFO: 	 flawed TBM trailers:      0
[16:16:53.145] <TB2>     INFO: 	 event ID mismatches:      0
[16:16:53.145] <TB2>     INFO:   ROC errors: 		           0
[16:16:53.145] <TB2>     INFO: 	 missing ROC header(s):    0
[16:16:53.145] <TB2>     INFO: 	 misplaced readback start: 0
[16:16:53.145] <TB2>     INFO:   Pixel decoding errors:	   0
[16:16:53.145] <TB2>     INFO: 	 pixel data incomplete:    0
[16:16:53.145] <TB2>     INFO: 	 pixel address:            0
[16:16:53.145] <TB2>     INFO: 	 pulse height fill bit:    0
[16:16:53.145] <TB2>     INFO: 	 buffer corruption:        0
[16:16:53.146] <TB2>     INFO:    ----------------------------------------------------------------------
[16:16:53.146] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:16:53.146] <TB2>     INFO:    ----------------------------------------------------------------------
[16:16:53.146] <TB2>     INFO:    ----------------------------------------------------------------------
[16:16:53.146] <TB2>     INFO:    Read back bit status: 1
[16:16:53.146] <TB2>     INFO:    ----------------------------------------------------------------------
[16:16:53.146] <TB2>     INFO:    ----------------------------------------------------------------------
[16:16:53.146] <TB2>     INFO:    Timings are good!
[16:16:53.146] <TB2>     INFO:    ----------------------------------------------------------------------
[16:16:53.146] <TB2>     INFO: Test took 142880 ms.
[16:16:53.146] <TB2>     INFO: PixTestTiming::TimingTest() done.
[16:16:53.146] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:16:53.146] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:16:53.146] <TB2>     INFO: PixTestTiming::doTest took 530583 ms.
[16:16:53.146] <TB2>     INFO: PixTestTiming::doTest() done
[16:16:53.146] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:16:53.146] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[16:16:53.146] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[16:16:53.146] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[16:16:53.147] <TB2>     INFO: Write out ROCDelayScan3_V0
[16:16:53.147] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[16:16:53.147] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:16:53.498] <TB2>     INFO: ######################################################################
[16:16:53.498] <TB2>     INFO: PixTestAlive::doTest()
[16:16:53.498] <TB2>     INFO: ######################################################################
[16:16:53.501] <TB2>     INFO:    ----------------------------------------------------------------------
[16:16:53.501] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:16:53.501] <TB2>     INFO:    ----------------------------------------------------------------------
[16:16:53.502] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:16:53.850] <TB2>     INFO: Expecting 41600 events.
[16:16:57.961] <TB2>     INFO: 41600 events read in total (3396ms).
[16:16:57.962] <TB2>     INFO: Test took 4460ms.
[16:16:57.970] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:57.970] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:16:57.970] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:16:58.345] <TB2>     INFO: PixTestAlive::aliveTest() done
[16:16:58.345] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:16:58.345] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:16:58.348] <TB2>     INFO:    ----------------------------------------------------------------------
[16:16:58.348] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:16:58.348] <TB2>     INFO:    ----------------------------------------------------------------------
[16:16:58.349] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:16:58.693] <TB2>     INFO: Expecting 41600 events.
[16:17:01.668] <TB2>     INFO: 41600 events read in total (2260ms).
[16:17:01.669] <TB2>     INFO: Test took 3320ms.
[16:17:01.669] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:01.669] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:17:01.669] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:17:01.669] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:17:02.074] <TB2>     INFO: PixTestAlive::maskTest() done
[16:17:02.074] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:17:02.077] <TB2>     INFO:    ----------------------------------------------------------------------
[16:17:02.077] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:17:02.077] <TB2>     INFO:    ----------------------------------------------------------------------
[16:17:02.079] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:17:02.429] <TB2>     INFO: Expecting 41600 events.
[16:17:06.505] <TB2>     INFO: 41600 events read in total (3361ms).
[16:17:06.505] <TB2>     INFO: Test took 4426ms.
[16:17:06.513] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:06.513] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:17:06.513] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:17:06.890] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[16:17:06.890] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:17:06.890] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:17:06.890] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[16:17:06.898] <TB2>     INFO: ######################################################################
[16:17:06.898] <TB2>     INFO: PixTestTrim::doTest()
[16:17:06.898] <TB2>     INFO: ######################################################################
[16:17:06.901] <TB2>     INFO:    ----------------------------------------------------------------------
[16:17:06.901] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:17:06.901] <TB2>     INFO:    ----------------------------------------------------------------------
[16:17:06.982] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:17:06.982] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:17:06.995] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:17:06.995] <TB2>     INFO:     run 1 of 1
[16:17:06.995] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:17:07.343] <TB2>     INFO: Expecting 5025280 events.
[16:17:52.713] <TB2>     INFO: 1421568 events read in total (44656ms).
[16:18:37.039] <TB2>     INFO: 2828368 events read in total (88982ms).
[16:19:21.665] <TB2>     INFO: 4250496 events read in total (133609ms).
[16:19:46.130] <TB2>     INFO: 5025280 events read in total (158073ms).
[16:19:46.168] <TB2>     INFO: Test took 159173ms.
[16:19:46.222] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:46.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:19:47.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:19:48.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:19:50.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:19:51.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:19:52.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:19:54.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:19:55.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:19:56.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:19:58.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:19:59.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:20:00.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:20:02.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:20:03.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:20:04.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:20:06.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:20:07.565] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233103360
[16:20:07.568] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0799 minThrLimit = 88.0666 minThrNLimit = 108.513 -> result = 88.0799 -> 88
[16:20:07.568] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1451 minThrLimit = 92.144 minThrNLimit = 113.534 -> result = 92.1451 -> 92
[16:20:07.569] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5992 minThrLimit = 96.5532 minThrNLimit = 117.437 -> result = 96.5992 -> 96
[16:20:07.569] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7869 minThrLimit = 94.781 minThrNLimit = 112.357 -> result = 94.7869 -> 94
[16:20:07.569] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3207 minThrLimit = 90.302 minThrNLimit = 109.708 -> result = 90.3207 -> 90
[16:20:07.570] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0786 minThrLimit = 93.0611 minThrNLimit = 115.372 -> result = 93.0786 -> 93
[16:20:07.570] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.167 minThrLimit = 100.157 minThrNLimit = 120.901 -> result = 100.167 -> 100
[16:20:07.571] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5695 minThrLimit = 90.5466 minThrNLimit = 111.302 -> result = 90.5695 -> 90
[16:20:07.571] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9969 minThrLimit = 86.948 minThrNLimit = 105.938 -> result = 86.9969 -> 86
[16:20:07.571] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9759 minThrLimit = 90.9551 minThrNLimit = 108.461 -> result = 90.9759 -> 90
[16:20:07.572] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6431 minThrLimit = 92.6035 minThrNLimit = 112.327 -> result = 92.6431 -> 92
[16:20:07.572] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9102 minThrLimit = 86.8966 minThrNLimit = 110.329 -> result = 86.9102 -> 86
[16:20:07.573] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.505 minThrLimit = 105.503 minThrNLimit = 130.305 -> result = 105.505 -> 105
[16:20:07.573] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.37 minThrLimit = 99.3506 minThrNLimit = 121.73 -> result = 99.37 -> 99
[16:20:07.573] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6225 minThrLimit = 94.6215 minThrNLimit = 115.584 -> result = 94.6225 -> 94
[16:20:07.574] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2045 minThrLimit = 87.1525 minThrNLimit = 108.641 -> result = 87.2045 -> 87
[16:20:07.574] <TB2>     INFO: ROC 0 VthrComp = 88
[16:20:07.574] <TB2>     INFO: ROC 1 VthrComp = 92
[16:20:07.574] <TB2>     INFO: ROC 2 VthrComp = 96
[16:20:07.574] <TB2>     INFO: ROC 3 VthrComp = 94
[16:20:07.574] <TB2>     INFO: ROC 4 VthrComp = 90
[16:20:07.574] <TB2>     INFO: ROC 5 VthrComp = 93
[16:20:07.574] <TB2>     INFO: ROC 6 VthrComp = 100
[16:20:07.574] <TB2>     INFO: ROC 7 VthrComp = 90
[16:20:07.575] <TB2>     INFO: ROC 8 VthrComp = 86
[16:20:07.575] <TB2>     INFO: ROC 9 VthrComp = 90
[16:20:07.575] <TB2>     INFO: ROC 10 VthrComp = 92
[16:20:07.575] <TB2>     INFO: ROC 11 VthrComp = 86
[16:20:07.575] <TB2>     INFO: ROC 12 VthrComp = 105
[16:20:07.575] <TB2>     INFO: ROC 13 VthrComp = 99
[16:20:07.575] <TB2>     INFO: ROC 14 VthrComp = 94
[16:20:07.575] <TB2>     INFO: ROC 15 VthrComp = 87
[16:20:07.575] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:20:07.575] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:20:07.587] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:20:07.587] <TB2>     INFO:     run 1 of 1
[16:20:07.587] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:20:07.935] <TB2>     INFO: Expecting 5025280 events.
[16:20:43.896] <TB2>     INFO: 888440 events read in total (35246ms).
[16:21:18.702] <TB2>     INFO: 1774888 events read in total (70052ms).
[16:21:53.966] <TB2>     INFO: 2660640 events read in total (105316ms).
[16:22:29.156] <TB2>     INFO: 3537128 events read in total (140506ms).
[16:23:03.833] <TB2>     INFO: 4408832 events read in total (175183ms).
[16:23:28.480] <TB2>     INFO: 5025280 events read in total (199830ms).
[16:23:28.549] <TB2>     INFO: Test took 200962ms.
[16:23:28.724] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:23:29.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:23:30.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:23:32.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:23:33.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:23:35.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:23:37.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:23:38.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:23:40.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:23:42.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:23:43.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:23:45.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:23:47.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:23:48.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:23:50.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:23:52.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:23:53.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:23:55.428] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238497792
[16:23:55.431] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.1482 for pixel 44/2 mean/min/max = 45.4394/33.6872/57.1916
[16:23:55.432] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.5815 for pixel 19/1 mean/min/max = 46.5251/32.3727/60.6775
[16:23:55.432] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.5234 for pixel 18/0 mean/min/max = 46.6152/31.6625/61.5679
[16:23:55.433] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.8656 for pixel 18/3 mean/min/max = 46.3326/33.5396/59.1257
[16:23:55.433] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.9035 for pixel 0/46 mean/min/max = 45.3764/33.7838/56.9691
[16:23:55.434] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.7977 for pixel 0/23 mean/min/max = 45.4172/32.7451/58.0894
[16:23:55.434] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.9575 for pixel 51/3 mean/min/max = 45.4865/31.9775/58.9955
[16:23:55.434] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.9187 for pixel 0/78 mean/min/max = 45.4342/33.9358/56.9326
[16:23:55.435] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.4671 for pixel 16/1 mean/min/max = 45.5477/32.5645/58.5308
[16:23:55.435] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.9656 for pixel 24/2 mean/min/max = 46.6756/34.2961/59.0551
[16:23:55.435] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 61.3986 for pixel 0/7 mean/min/max = 47.1937/32.8208/61.5666
[16:23:55.436] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.613 for pixel 17/0 mean/min/max = 43.877/33.0473/54.7067
[16:23:55.436] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.3552 for pixel 13/1 mean/min/max = 46.9488/34.2779/59.6197
[16:23:55.436] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.6629 for pixel 23/8 mean/min/max = 44.336/31.4549/57.2171
[16:23:55.437] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.0365 for pixel 0/4 mean/min/max = 45.1996/33.314/57.0852
[16:23:55.437] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.3231 for pixel 27/16 mean/min/max = 44.0127/31.928/56.0975
[16:23:55.437] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:55.569] <TB2>     INFO: Expecting 411648 events.
[16:24:03.161] <TB2>     INFO: 411648 events read in total (6877ms).
[16:24:03.167] <TB2>     INFO: Expecting 411648 events.
[16:24:10.706] <TB2>     INFO: 411648 events read in total (6877ms).
[16:24:10.714] <TB2>     INFO: Expecting 411648 events.
[16:24:18.373] <TB2>     INFO: 411648 events read in total (6995ms).
[16:24:18.384] <TB2>     INFO: Expecting 411648 events.
[16:24:25.904] <TB2>     INFO: 411648 events read in total (6867ms).
[16:24:25.917] <TB2>     INFO: Expecting 411648 events.
[16:24:33.275] <TB2>     INFO: 411648 events read in total (6703ms).
[16:24:33.291] <TB2>     INFO: Expecting 411648 events.
[16:24:40.636] <TB2>     INFO: 411648 events read in total (6687ms).
[16:24:40.653] <TB2>     INFO: Expecting 411648 events.
[16:24:48.212] <TB2>     INFO: 411648 events read in total (6902ms).
[16:24:48.234] <TB2>     INFO: Expecting 411648 events.
[16:24:55.712] <TB2>     INFO: 411648 events read in total (6824ms).
[16:24:55.735] <TB2>     INFO: Expecting 411648 events.
[16:25:03.317] <TB2>     INFO: 411648 events read in total (6927ms).
[16:25:03.342] <TB2>     INFO: Expecting 411648 events.
[16:25:10.958] <TB2>     INFO: 411648 events read in total (6967ms).
[16:25:10.984] <TB2>     INFO: Expecting 411648 events.
[16:25:18.530] <TB2>     INFO: 411648 events read in total (6899ms).
[16:25:18.559] <TB2>     INFO: Expecting 411648 events.
[16:25:26.109] <TB2>     INFO: 411648 events read in total (6904ms).
[16:25:26.140] <TB2>     INFO: Expecting 411648 events.
[16:25:33.685] <TB2>     INFO: 411648 events read in total (6904ms).
[16:25:33.718] <TB2>     INFO: Expecting 411648 events.
[16:25:41.281] <TB2>     INFO: 411648 events read in total (6922ms).
[16:25:41.316] <TB2>     INFO: Expecting 411648 events.
[16:25:48.868] <TB2>     INFO: 411648 events read in total (6917ms).
[16:25:48.909] <TB2>     INFO: Expecting 411648 events.
[16:25:56.445] <TB2>     INFO: 411648 events read in total (6908ms).
[16:25:56.487] <TB2>     INFO: Test took 121050ms.
[16:25:56.982] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3601 < 35 for itrim+1 = 97; old thr = 34.6501 ... break
[16:25:57.012] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7541 < 35 for itrim = 102; old thr = 34.0709 ... break
[16:25:57.045] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9028 < 35 for itrim+1 = 105; old thr = 34.7395 ... break
[16:25:57.078] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7147 < 35 for itrim = 111; old thr = 33.5405 ... break
[16:25:57.106] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0025 < 35 for itrim+1 = 91; old thr = 34.7249 ... break
[16:25:57.136] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2657 < 35 for itrim = 95; old thr = 33.7298 ... break
[16:25:57.165] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3639 < 35 for itrim = 102; old thr = 33.6235 ... break
[16:25:57.194] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1286 < 35 for itrim = 93; old thr = 34.406 ... break
[16:25:57.223] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3417 < 35 for itrim+1 = 94; old thr = 34.9106 ... break
[16:25:57.255] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.516 < 35 for itrim = 97; old thr = 33.3784 ... break
[16:25:57.279] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7288 < 35 for itrim = 100; old thr = 33.7655 ... break
[16:25:57.321] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3345 < 35 for itrim+1 = 95; old thr = 34.826 ... break
[16:25:57.354] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1876 < 35 for itrim = 97; old thr = 34.3815 ... break
[16:25:57.391] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7242 < 35 for itrim+1 = 94; old thr = 34.8214 ... break
[16:25:57.426] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6028 < 35 for itrim = 103; old thr = 34.2069 ... break
[16:25:57.467] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2819 < 35 for itrim = 97; old thr = 33.976 ... break
[16:25:57.543] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:25:57.553] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:25:57.553] <TB2>     INFO:     run 1 of 1
[16:25:57.553] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:25:57.896] <TB2>     INFO: Expecting 5025280 events.
[16:26:33.431] <TB2>     INFO: 871920 events read in total (34820ms).
[16:27:07.855] <TB2>     INFO: 1742648 events read in total (69244ms).
[16:27:42.394] <TB2>     INFO: 2613104 events read in total (103783ms).
[16:28:17.175] <TB2>     INFO: 3473000 events read in total (138564ms).
[16:28:51.907] <TB2>     INFO: 4328272 events read in total (173296ms).
[16:29:20.272] <TB2>     INFO: 5025280 events read in total (201661ms).
[16:29:20.348] <TB2>     INFO: Test took 202795ms.
[16:29:20.528] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:20.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:29:22.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:29:23.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:29:25.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:29:27.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:29:28.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:29:30.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:29:31.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:29:33.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:29:34.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:29:36.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:29:37.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:29:39.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:29:40.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:29:42.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:29:44.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:29:45.574] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242102272
[16:29:45.576] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.286108 .. 60.996294
[16:29:45.650] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:29:45.660] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:29:45.660] <TB2>     INFO:     run 1 of 1
[16:29:45.660] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:29:46.002] <TB2>     INFO: Expecting 2362880 events.
[16:30:24.651] <TB2>     INFO: 1081408 events read in total (37934ms).
[16:31:03.200] <TB2>     INFO: 2153624 events read in total (76483ms).
[16:31:11.218] <TB2>     INFO: 2362880 events read in total (84502ms).
[16:31:11.248] <TB2>     INFO: Test took 85589ms.
[16:31:11.308] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:11.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:31:12.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:31:13.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:31:14.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:31:15.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:31:16.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:31:17.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:31:19.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:31:20.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:31:21.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:31:22.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:31:23.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:31:24.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:31:25.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:31:26.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:31:27.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:31:28.926] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278102016
[16:31:29.007] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.070749 .. 50.545257
[16:31:29.083] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 60 (-1/-1) hits flags = 528 (plus default)
[16:31:29.093] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:31:29.093] <TB2>     INFO:     run 1 of 1
[16:31:29.093] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:31:29.440] <TB2>     INFO: Expecting 1730560 events.
[16:32:08.551] <TB2>     INFO: 1083112 events read in total (38396ms).
[16:32:31.941] <TB2>     INFO: 1730560 events read in total (61786ms).
[16:32:31.959] <TB2>     INFO: Test took 62866ms.
[16:32:31.999] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:32:32.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:32:33.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:32:34.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:32:35.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:32:36.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:32:37.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:32:38.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:32:39.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:32:40.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:32:41.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:32:42.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:32:43.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:32:44.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:32:45.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:32:46.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:32:47.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:32:48.274] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263401472
[16:32:48.354] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.026096 .. 47.335225
[16:32:48.430] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 57 (-1/-1) hits flags = 528 (plus default)
[16:32:48.440] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:32:48.440] <TB2>     INFO:     run 1 of 1
[16:32:48.440] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:32:48.783] <TB2>     INFO: Expecting 1464320 events.
[16:33:29.279] <TB2>     INFO: 1065080 events read in total (39782ms).
[16:33:44.107] <TB2>     INFO: 1464320 events read in total (54611ms).
[16:33:44.121] <TB2>     INFO: Test took 55681ms.
[16:33:44.156] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:33:44.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:33:45.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:33:46.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:33:47.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:33:48.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:33:49.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:33:50.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:33:51.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:33:52.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:33:53.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:33:54.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:33:55.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:33:56.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:33:57.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:33:58.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:33:59.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:34:00.015] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318795776
[16:34:00.100] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.456454 .. 46.360690
[16:34:00.174] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 56 (-1/-1) hits flags = 528 (plus default)
[16:34:00.184] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:34:00.184] <TB2>     INFO:     run 1 of 1
[16:34:00.184] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:34:00.533] <TB2>     INFO: Expecting 1364480 events.
[16:34:40.628] <TB2>     INFO: 1057776 events read in total (39380ms).
[16:34:52.158] <TB2>     INFO: 1364480 events read in total (50910ms).
[16:34:52.177] <TB2>     INFO: Test took 51993ms.
[16:34:52.214] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:52.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:34:53.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:34:54.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:34:55.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:34:56.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:34:57.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:34:58.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:34:59.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:35:00.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:35:00.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:35:01.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:35:02.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:35:03.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:35:04.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:35:05.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:35:06.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:35:07.785] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284270592
[16:35:07.869] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:35:07.869] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:35:07.879] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:35:07.879] <TB2>     INFO:     run 1 of 1
[16:35:07.879] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:35:08.222] <TB2>     INFO: Expecting 1364480 events.
[16:35:47.333] <TB2>     INFO: 1075040 events read in total (38396ms).
[16:35:57.666] <TB2>     INFO: 1364480 events read in total (48729ms).
[16:35:57.680] <TB2>     INFO: Test took 49801ms.
[16:35:57.713] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:35:57.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:35:58.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:35:59.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:36:00.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:36:01.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:36:02.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:36:03.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:36:04.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:36:05.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:36:06.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:36:07.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:36:08.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:36:09.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:36:10.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:36:11.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:36:12.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:36:13.288] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323059712
[16:36:13.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C0.dat
[16:36:13.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C1.dat
[16:36:13.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C2.dat
[16:36:13.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C3.dat
[16:36:13.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C4.dat
[16:36:13.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C5.dat
[16:36:13.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C6.dat
[16:36:13.327] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C7.dat
[16:36:13.327] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C8.dat
[16:36:13.327] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C9.dat
[16:36:13.327] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C10.dat
[16:36:13.327] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C11.dat
[16:36:13.327] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C12.dat
[16:36:13.327] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C13.dat
[16:36:13.327] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C14.dat
[16:36:13.327] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C15.dat
[16:36:13.327] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C0.dat
[16:36:13.335] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C1.dat
[16:36:13.342] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C2.dat
[16:36:13.349] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C3.dat
[16:36:13.356] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C4.dat
[16:36:13.362] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C5.dat
[16:36:13.369] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C6.dat
[16:36:13.376] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C7.dat
[16:36:13.382] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C8.dat
[16:36:13.389] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C9.dat
[16:36:13.396] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C10.dat
[16:36:13.402] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C11.dat
[16:36:13.409] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C12.dat
[16:36:13.416] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C13.dat
[16:36:13.423] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C14.dat
[16:36:13.429] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C15.dat
[16:36:13.436] <TB2>     INFO: PixTestTrim::trimTest() done
[16:36:13.436] <TB2>     INFO: vtrim:      97 102 105 111  91  95 102  93  94  97 100  95  97  94 103  97 
[16:36:13.436] <TB2>     INFO: vthrcomp:   88  92  96  94  90  93 100  90  86  90  92  86 105  99  94  87 
[16:36:13.436] <TB2>     INFO: vcal mean:  34.91  35.00  34.94  34.96  34.93  34.98  34.98  35.00  34.96  34.93  34.96  34.94  34.99  34.92  34.95  34.93 
[16:36:13.436] <TB2>     INFO: vcal RMS:    0.81   0.95   0.86   0.85   0.80   0.82   0.87   0.82   0.85   0.82   0.86   0.77   0.84   0.85   0.83   0.81 
[16:36:13.436] <TB2>     INFO: bits mean:   9.42   8.86   9.24   9.16   9.18   9.28   9.06   9.14   9.56   8.82   8.91  10.17   8.69   9.80   9.42  10.07 
[16:36:13.436] <TB2>     INFO: bits RMS:    2.51   2.71   2.78   2.67   2.62   2.78   2.94   2.61   2.58   2.60   2.73   2.36   2.66   2.82   2.62   2.59 
[16:36:13.448] <TB2>     INFO:    ----------------------------------------------------------------------
[16:36:13.448] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:36:13.448] <TB2>     INFO:    ----------------------------------------------------------------------
[16:36:13.452] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:36:13.452] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:36:13.463] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:36:13.463] <TB2>     INFO:     run 1 of 1
[16:36:13.463] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:36:13.806] <TB2>     INFO: Expecting 4160000 events.
[16:37:00.514] <TB2>     INFO: 1154810 events read in total (45993ms).
[16:37:46.981] <TB2>     INFO: 2297795 events read in total (92460ms).
[16:38:32.699] <TB2>     INFO: 3428375 events read in total (138178ms).
[16:39:02.251] <TB2>     INFO: 4160000 events read in total (167730ms).
[16:39:02.305] <TB2>     INFO: Test took 168842ms.
[16:39:02.430] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:02.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:39:04.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:39:06.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:39:08.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:39:10.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:39:12.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:39:14.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:39:16.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:39:18.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:39:20.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:39:22.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:39:24.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:39:26.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:39:27.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:39:29.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:39:31.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:39:33.728] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319827968
[16:39:33.729] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:39:33.802] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:39:33.802] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 192 (-1/-1) hits flags = 528 (plus default)
[16:39:33.812] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:39:33.812] <TB2>     INFO:     run 1 of 1
[16:39:33.812] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:39:34.154] <TB2>     INFO: Expecting 4014400 events.
[16:40:19.661] <TB2>     INFO: 1126945 events read in total (44792ms).
[16:41:05.026] <TB2>     INFO: 2243615 events read in total (90157ms).
[16:41:49.493] <TB2>     INFO: 3349250 events read in total (134624ms).
[16:42:15.588] <TB2>     INFO: 4014400 events read in total (160719ms).
[16:42:15.649] <TB2>     INFO: Test took 161837ms.
[16:42:15.777] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:16.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:42:17.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:42:19.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:42:21.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:42:23.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:42:25.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:42:27.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:42:29.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:42:31.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:42:33.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:42:35.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:42:36.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:42:38.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:42:40.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:42:42.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:42:44.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:42:46.375] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311758848
[16:42:46.376] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:42:46.450] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:42:46.451] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 181 (-1/-1) hits flags = 528 (plus default)
[16:42:46.465] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:42:46.465] <TB2>     INFO:     run 1 of 1
[16:42:46.465] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:42:46.814] <TB2>     INFO: Expecting 3785600 events.
[16:43:33.728] <TB2>     INFO: 1160085 events read in total (46199ms).
[16:44:19.693] <TB2>     INFO: 2307745 events read in total (92164ms).
[16:45:05.198] <TB2>     INFO: 3444240 events read in total (137669ms).
[16:45:19.527] <TB2>     INFO: 3785600 events read in total (151998ms).
[16:45:19.583] <TB2>     INFO: Test took 153118ms.
[16:45:19.701] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:19.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:45:21.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:45:23.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:45:25.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:45:27.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:45:29.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:45:30.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:45:32.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:45:34.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:45:36.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:45:38.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:45:40.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:45:41.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:45:43.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:45:45.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:45:47.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:45:49.100] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299683840
[16:45:49.101] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:45:49.176] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:45:49.176] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[16:45:49.186] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:45:49.186] <TB2>     INFO:     run 1 of 1
[16:45:49.186] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:45:49.532] <TB2>     INFO: Expecting 3764800 events.
[16:46:36.555] <TB2>     INFO: 1163300 events read in total (46308ms).
[16:47:21.994] <TB2>     INFO: 2312965 events read in total (91747ms).
[16:48:08.170] <TB2>     INFO: 3451465 events read in total (137923ms).
[16:48:21.019] <TB2>     INFO: 3764800 events read in total (150772ms).
[16:48:21.069] <TB2>     INFO: Test took 151884ms.
[16:48:21.180] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:21.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:48:23.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:48:25.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:48:26.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:48:28.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:48:30.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:48:32.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:48:34.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:48:36.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:48:37.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:48:39.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:48:41.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:48:43.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:48:45.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:48:46.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:48.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:50.582] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280834048
[16:48:50.583] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:48:50.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:48:50.656] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[16:48:50.666] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:48:50.666] <TB2>     INFO:     run 1 of 1
[16:48:50.666] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:48:51.008] <TB2>     INFO: Expecting 3744000 events.
[16:49:38.211] <TB2>     INFO: 1166280 events read in total (46488ms).
[16:50:26.435] <TB2>     INFO: 2318250 events read in total (94712ms).
[16:51:12.505] <TB2>     INFO: 3460220 events read in total (140783ms).
[16:51:24.161] <TB2>     INFO: 3744000 events read in total (152438ms).
[16:51:24.212] <TB2>     INFO: Test took 153546ms.
[16:51:24.321] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:51:24.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:51:26.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:51:28.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:51:29.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:51:31.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:51:33.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:51:35.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:51:37.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:51:39.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:51:40.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:51:42.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:51:44.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:51:46.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:51:48.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:51:49.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:51:51.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:51:53.452] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385179648
[16:51:53.453] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.91753, thr difference RMS: 1.50796
[16:51:53.454] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.23117, thr difference RMS: 1.88292
[16:51:53.454] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.78404, thr difference RMS: 1.68018
[16:51:53.454] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.3336, thr difference RMS: 1.52993
[16:51:53.454] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.57167, thr difference RMS: 1.65619
[16:51:53.455] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.8512, thr difference RMS: 1.6929
[16:51:53.455] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.39032, thr difference RMS: 1.2457
[16:51:53.455] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.08477, thr difference RMS: 1.48731
[16:51:53.455] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.40378, thr difference RMS: 1.56178
[16:51:53.455] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.5771, thr difference RMS: 1.5893
[16:51:53.456] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.43821, thr difference RMS: 1.72409
[16:51:53.456] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.15024, thr difference RMS: 1.34936
[16:51:53.456] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 11.0266, thr difference RMS: 1.21571
[16:51:53.456] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.3137, thr difference RMS: 1.71308
[16:51:53.456] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.93818, thr difference RMS: 1.57901
[16:51:53.457] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.06054, thr difference RMS: 1.40637
[16:51:53.457] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.88598, thr difference RMS: 1.49641
[16:51:53.457] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.23346, thr difference RMS: 1.90586
[16:51:53.457] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.85782, thr difference RMS: 1.68628
[16:51:53.457] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.2285, thr difference RMS: 1.55353
[16:51:53.458] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.56296, thr difference RMS: 1.66865
[16:51:53.458] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.7427, thr difference RMS: 1.69975
[16:51:53.458] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.30846, thr difference RMS: 1.26267
[16:51:53.458] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.90838, thr difference RMS: 1.49948
[16:51:53.458] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.457, thr difference RMS: 1.55312
[16:51:53.459] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.55997, thr difference RMS: 1.56854
[16:51:53.459] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.40351, thr difference RMS: 1.75015
[16:51:53.459] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.14711, thr difference RMS: 1.36172
[16:51:53.459] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 11.1594, thr difference RMS: 1.20406
[16:51:53.459] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.29, thr difference RMS: 1.65717
[16:51:53.460] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.91726, thr difference RMS: 1.55568
[16:51:53.460] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.03556, thr difference RMS: 1.37854
[16:51:53.460] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.96271, thr difference RMS: 1.49479
[16:51:53.460] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.33946, thr difference RMS: 1.91132
[16:51:53.460] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.0208, thr difference RMS: 1.66691
[16:51:53.461] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.2191, thr difference RMS: 1.50271
[16:51:53.461] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.65209, thr difference RMS: 1.66225
[16:51:53.461] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.79732, thr difference RMS: 1.69657
[16:51:53.461] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.34708, thr difference RMS: 1.25325
[16:51:53.461] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.83634, thr difference RMS: 1.50701
[16:51:53.462] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.63908, thr difference RMS: 1.54852
[16:51:53.462] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.63124, thr difference RMS: 1.58751
[16:51:53.462] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.5093, thr difference RMS: 1.73319
[16:51:53.462] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.16909, thr difference RMS: 1.33364
[16:51:53.462] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 11.4831, thr difference RMS: 1.19934
[16:51:53.463] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.3291, thr difference RMS: 1.65046
[16:51:53.463] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.08388, thr difference RMS: 1.55284
[16:51:53.463] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.15069, thr difference RMS: 1.40941
[16:51:53.463] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.04079, thr difference RMS: 1.48426
[16:51:53.463] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.32401, thr difference RMS: 1.88635
[16:51:53.464] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.1201, thr difference RMS: 1.68863
[16:51:53.464] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.2022, thr difference RMS: 1.51786
[16:51:53.464] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.81091, thr difference RMS: 1.62541
[16:51:53.464] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.80204, thr difference RMS: 1.66287
[16:51:53.464] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.41135, thr difference RMS: 1.23662
[16:51:53.464] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.7779, thr difference RMS: 1.50341
[16:51:53.465] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.74091, thr difference RMS: 1.50964
[16:51:53.465] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.63859, thr difference RMS: 1.56856
[16:51:53.465] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.53441, thr difference RMS: 1.75234
[16:51:53.465] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.16738, thr difference RMS: 1.31867
[16:51:53.465] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 11.6831, thr difference RMS: 1.18011
[16:51:53.466] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.4166, thr difference RMS: 1.654
[16:51:53.466] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.1041, thr difference RMS: 1.52659
[16:51:53.466] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.16761, thr difference RMS: 1.38572
[16:51:53.574] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[16:51:53.577] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2086 seconds
[16:51:53.577] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:51:54.307] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:51:54.307] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:51:54.311] <TB2>     INFO: ######################################################################
[16:51:54.311] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[16:51:54.311] <TB2>     INFO: ######################################################################
[16:51:54.311] <TB2>     INFO:    ----------------------------------------------------------------------
[16:51:54.311] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:51:54.311] <TB2>     INFO:    ----------------------------------------------------------------------
[16:51:54.311] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:51:54.322] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:51:54.322] <TB2>     INFO:     run 1 of 1
[16:51:54.322] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:51:54.670] <TB2>     INFO: Expecting 59072000 events.
[16:52:23.475] <TB2>     INFO: 1072200 events read in total (28091ms).
[16:52:51.764] <TB2>     INFO: 2140600 events read in total (56380ms).
[16:53:19.958] <TB2>     INFO: 3208800 events read in total (84574ms).
[16:53:48.192] <TB2>     INFO: 4281600 events read in total (112808ms).
[16:54:16.402] <TB2>     INFO: 5350200 events read in total (141018ms).
[16:54:44.613] <TB2>     INFO: 6418600 events read in total (169229ms).
[16:55:13.006] <TB2>     INFO: 7491000 events read in total (197622ms).
[16:55:41.231] <TB2>     INFO: 8559400 events read in total (225847ms).
[16:56:09.536] <TB2>     INFO: 9628400 events read in total (254152ms).
[16:56:37.772] <TB2>     INFO: 10701000 events read in total (282388ms).
[16:57:05.955] <TB2>     INFO: 11769800 events read in total (310571ms).
[16:57:34.133] <TB2>     INFO: 12839000 events read in total (338749ms).
[16:58:02.386] <TB2>     INFO: 13910000 events read in total (367002ms).
[16:58:30.758] <TB2>     INFO: 14978600 events read in total (395374ms).
[16:58:59.039] <TB2>     INFO: 16048600 events read in total (423655ms).
[16:59:27.286] <TB2>     INFO: 17120000 events read in total (451902ms).
[16:59:55.504] <TB2>     INFO: 18188600 events read in total (480120ms).
[17:00:23.765] <TB2>     INFO: 19259400 events read in total (508381ms).
[17:00:52.037] <TB2>     INFO: 20329600 events read in total (536653ms).
[17:01:20.341] <TB2>     INFO: 21398200 events read in total (564957ms).
[17:01:48.499] <TB2>     INFO: 22470400 events read in total (593115ms).
[17:02:16.841] <TB2>     INFO: 23539800 events read in total (621457ms).
[17:02:45.062] <TB2>     INFO: 24608600 events read in total (649678ms).
[17:03:13.333] <TB2>     INFO: 25680800 events read in total (677949ms).
[17:03:41.553] <TB2>     INFO: 26749800 events read in total (706169ms).
[17:04:09.860] <TB2>     INFO: 27819600 events read in total (734476ms).
[17:04:38.027] <TB2>     INFO: 28891200 events read in total (762643ms).
[17:05:06.254] <TB2>     INFO: 29959400 events read in total (790870ms).
[17:05:34.516] <TB2>     INFO: 31029400 events read in total (819132ms).
[17:06:02.865] <TB2>     INFO: 32100800 events read in total (847481ms).
[17:06:31.103] <TB2>     INFO: 33169600 events read in total (875719ms).
[17:06:59.483] <TB2>     INFO: 34240400 events read in total (904099ms).
[17:07:27.800] <TB2>     INFO: 35310400 events read in total (932416ms).
[17:07:56.143] <TB2>     INFO: 36379200 events read in total (960759ms).
[17:08:24.542] <TB2>     INFO: 37451400 events read in total (989158ms).
[17:08:52.912] <TB2>     INFO: 38520600 events read in total (1017528ms).
[17:09:21.233] <TB2>     INFO: 39588600 events read in total (1045849ms).
[17:09:49.535] <TB2>     INFO: 40659200 events read in total (1074151ms).
[17:10:17.748] <TB2>     INFO: 41729000 events read in total (1102364ms).
[17:10:45.924] <TB2>     INFO: 42797800 events read in total (1130540ms).
[17:11:14.279] <TB2>     INFO: 43870200 events read in total (1158895ms).
[17:11:42.435] <TB2>     INFO: 44938400 events read in total (1187051ms).
[17:12:10.642] <TB2>     INFO: 46006200 events read in total (1215258ms).
[17:12:38.813] <TB2>     INFO: 47075600 events read in total (1243429ms).
[17:13:07.090] <TB2>     INFO: 48146400 events read in total (1271706ms).
[17:13:35.271] <TB2>     INFO: 49214800 events read in total (1299887ms).
[17:14:03.425] <TB2>     INFO: 50284200 events read in total (1328041ms).
[17:14:31.737] <TB2>     INFO: 51355200 events read in total (1356353ms).
[17:14:59.954] <TB2>     INFO: 52423200 events read in total (1384570ms).
[17:15:28.120] <TB2>     INFO: 53491400 events read in total (1412736ms).
[17:15:56.427] <TB2>     INFO: 54564000 events read in total (1441043ms).
[17:16:24.710] <TB2>     INFO: 55632200 events read in total (1469326ms).
[17:16:52.819] <TB2>     INFO: 56700200 events read in total (1497435ms).
[17:17:20.754] <TB2>     INFO: 57770200 events read in total (1525370ms).
[17:17:48.710] <TB2>     INFO: 58840200 events read in total (1553326ms).
[17:17:55.119] <TB2>     INFO: 59072000 events read in total (1559735ms).
[17:17:55.139] <TB2>     INFO: Test took 1560818ms.
[17:17:55.196] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:17:55.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:17:55.321] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:17:56.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:17:56.500] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:17:57.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:17:57.664] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:17:58.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:17:58.834] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:17:59.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:17:59.996] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:01.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:18:01.157] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:02.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:18:02.319] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:03.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:18:03.496] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:04.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:18:04.657] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:05.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:18:05.821] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:06.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:18:06.991] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:08.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:18:08.159] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:09.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:18:09.307] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:10.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:18:10.469] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:11.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:18:11.625] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:12.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:18:12.803] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:18:13.963] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499691520
[17:18:13.000] <TB2>     INFO: PixTestScurves::scurves() done 
[17:18:13.000] <TB2>     INFO: Vcal mean:  35.06  35.15  35.06  35.10  35.08  35.09  35.11  35.11  35.08  35.08  35.10  35.10  35.13  35.09  35.08  35.04 
[17:18:13.000] <TB2>     INFO: Vcal RMS:    0.68   0.82   0.76   0.73   0.67   0.69   0.75   0.67   0.71   0.70   0.73   0.64   0.69   0.74   0.71   0.68 
[17:18:13.000] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:18:14.074] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:18:14.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:18:14.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:18:14.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:18:14.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:18:14.074] <TB2>     INFO: ######################################################################
[17:18:14.074] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:18:14.074] <TB2>     INFO: ######################################################################
[17:18:14.078] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:18:14.420] <TB2>     INFO: Expecting 41600 events.
[17:18:18.508] <TB2>     INFO: 41600 events read in total (3361ms).
[17:18:18.509] <TB2>     INFO: Test took 4431ms.
[17:18:18.518] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:18:18.518] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[17:18:18.518] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:18:18.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[17:18:18.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:18:18.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:18:18.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:18:18.864] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:18:19.209] <TB2>     INFO: Expecting 41600 events.
[17:18:23.336] <TB2>     INFO: 41600 events read in total (3412ms).
[17:18:23.336] <TB2>     INFO: Test took 4472ms.
[17:18:23.345] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:18:23.345] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:18:23.345] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:18:23.349] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.868
[17:18:23.349] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[17:18:23.349] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.897
[17:18:23.349] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.573
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 183
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.338
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.26
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 189
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.233
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 196
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.539
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 186
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.552
[17:18:23.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 191
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.196
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.837
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.966
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 172
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.156
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,16] phvalue 181
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.596
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.53
[17:18:23.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[17:18:23.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.367
[17:18:23.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[17:18:23.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.771
[17:18:23.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[17:18:23.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:18:23.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:18:23.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:18:23.435] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:18:23.780] <TB2>     INFO: Expecting 41600 events.
[17:18:27.930] <TB2>     INFO: 41600 events read in total (3435ms).
[17:18:27.931] <TB2>     INFO: Test took 4496ms.
[17:18:27.938] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:18:27.938] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:18:27.938] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:18:27.942] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:18:27.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 58minph_roc = 10
[17:18:27.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.9015
[17:18:27.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 90
[17:18:27.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.9794
[17:18:27.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,14] phvalue 84
[17:18:27.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1471
[17:18:27.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 74
[17:18:27.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0541
[17:18:27.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 67
[17:18:27.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7324
[17:18:27.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 86
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.0375
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 95
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.0836
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,12] phvalue 80
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.4729
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 99
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1777
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 76
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7655
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 79
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3137
[17:18:27.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 63
[17:18:27.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.798
[17:18:27.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 78
[17:18:27.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9092
[17:18:27.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 71
[17:18:27.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8559
[17:18:27.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 75
[17:18:27.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9778
[17:18:27.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 75
[17:18:27.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9825
[17:18:27.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[17:18:27.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[17:18:28.351] <TB2>     INFO: Expecting 2560 events.
[17:18:29.309] <TB2>     INFO: 2560 events read in total (243ms).
[17:18:29.309] <TB2>     INFO: Test took 1362ms.
[17:18:29.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:29.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 14, 1 1
[17:18:29.817] <TB2>     INFO: Expecting 2560 events.
[17:18:30.774] <TB2>     INFO: 2560 events read in total (242ms).
[17:18:30.774] <TB2>     INFO: Test took 1464ms.
[17:18:30.774] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:30.775] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 2 2
[17:18:31.282] <TB2>     INFO: Expecting 2560 events.
[17:18:32.240] <TB2>     INFO: 2560 events read in total (243ms).
[17:18:32.240] <TB2>     INFO: Test took 1465ms.
[17:18:32.240] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:32.241] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 3 3
[17:18:32.748] <TB2>     INFO: Expecting 2560 events.
[17:18:33.704] <TB2>     INFO: 2560 events read in total (241ms).
[17:18:33.705] <TB2>     INFO: Test took 1464ms.
[17:18:33.705] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:33.705] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 4 4
[17:18:34.212] <TB2>     INFO: Expecting 2560 events.
[17:18:35.170] <TB2>     INFO: 2560 events read in total (243ms).
[17:18:35.170] <TB2>     INFO: Test took 1465ms.
[17:18:35.170] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:35.170] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 5 5
[17:18:35.678] <TB2>     INFO: Expecting 2560 events.
[17:18:36.635] <TB2>     INFO: 2560 events read in total (243ms).
[17:18:36.636] <TB2>     INFO: Test took 1465ms.
[17:18:36.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:36.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 12, 6 6
[17:18:37.143] <TB2>     INFO: Expecting 2560 events.
[17:18:38.101] <TB2>     INFO: 2560 events read in total (243ms).
[17:18:38.101] <TB2>     INFO: Test took 1465ms.
[17:18:38.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:38.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 7 7
[17:18:38.608] <TB2>     INFO: Expecting 2560 events.
[17:18:39.565] <TB2>     INFO: 2560 events read in total (242ms).
[17:18:39.565] <TB2>     INFO: Test took 1464ms.
[17:18:39.566] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:39.566] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 8 8
[17:18:40.073] <TB2>     INFO: Expecting 2560 events.
[17:18:41.030] <TB2>     INFO: 2560 events read in total (242ms).
[17:18:41.031] <TB2>     INFO: Test took 1465ms.
[17:18:41.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:41.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 9 9
[17:18:41.538] <TB2>     INFO: Expecting 2560 events.
[17:18:42.496] <TB2>     INFO: 2560 events read in total (243ms).
[17:18:42.496] <TB2>     INFO: Test took 1465ms.
[17:18:42.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:42.497] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 10 10
[17:18:43.004] <TB2>     INFO: Expecting 2560 events.
[17:18:43.961] <TB2>     INFO: 2560 events read in total (242ms).
[17:18:43.962] <TB2>     INFO: Test took 1465ms.
[17:18:43.962] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:43.962] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[17:18:44.469] <TB2>     INFO: Expecting 2560 events.
[17:18:45.427] <TB2>     INFO: 2560 events read in total (243ms).
[17:18:45.427] <TB2>     INFO: Test took 1465ms.
[17:18:45.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:45.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 12 12
[17:18:45.936] <TB2>     INFO: Expecting 2560 events.
[17:18:46.893] <TB2>     INFO: 2560 events read in total (242ms).
[17:18:46.893] <TB2>     INFO: Test took 1465ms.
[17:18:46.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:46.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[17:18:47.401] <TB2>     INFO: Expecting 2560 events.
[17:18:48.358] <TB2>     INFO: 2560 events read in total (242ms).
[17:18:48.358] <TB2>     INFO: Test took 1464ms.
[17:18:48.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:48.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 14 14
[17:18:48.866] <TB2>     INFO: Expecting 2560 events.
[17:18:49.824] <TB2>     INFO: 2560 events read in total (243ms).
[17:18:49.824] <TB2>     INFO: Test took 1465ms.
[17:18:49.824] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:49.824] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[17:18:50.331] <TB2>     INFO: Expecting 2560 events.
[17:18:51.290] <TB2>     INFO: 2560 events read in total (244ms).
[17:18:51.290] <TB2>     INFO: Test took 1466ms.
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[17:18:51.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[17:18:51.293] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:18:51.800] <TB2>     INFO: Expecting 655360 events.
[17:19:03.514] <TB2>     INFO: 655360 events read in total (10999ms).
[17:19:03.524] <TB2>     INFO: Expecting 655360 events.
[17:19:14.991] <TB2>     INFO: 655360 events read in total (10907ms).
[17:19:15.006] <TB2>     INFO: Expecting 655360 events.
[17:19:26.721] <TB2>     INFO: 655360 events read in total (11159ms).
[17:19:26.740] <TB2>     INFO: Expecting 655360 events.
[17:19:38.158] <TB2>     INFO: 655360 events read in total (10860ms).
[17:19:38.181] <TB2>     INFO: Expecting 655360 events.
[17:19:49.771] <TB2>     INFO: 655360 events read in total (11036ms).
[17:19:49.798] <TB2>     INFO: Expecting 655360 events.
[17:20:01.330] <TB2>     INFO: 655360 events read in total (10985ms).
[17:20:01.362] <TB2>     INFO: Expecting 655360 events.
[17:20:12.902] <TB2>     INFO: 655360 events read in total (10996ms).
[17:20:12.938] <TB2>     INFO: Expecting 655360 events.
[17:20:24.474] <TB2>     INFO: 655360 events read in total (10998ms).
[17:20:24.515] <TB2>     INFO: Expecting 655360 events.
[17:20:36.134] <TB2>     INFO: 655360 events read in total (11087ms).
[17:20:36.184] <TB2>     INFO: Expecting 655360 events.
[17:20:47.723] <TB2>     INFO: 655360 events read in total (11013ms).
[17:20:47.771] <TB2>     INFO: Expecting 655360 events.
[17:20:59.340] <TB2>     INFO: 655360 events read in total (11042ms).
[17:20:59.393] <TB2>     INFO: Expecting 655360 events.
[17:21:10.943] <TB2>     INFO: 655360 events read in total (11024ms).
[17:21:10.000] <TB2>     INFO: Expecting 655360 events.
[17:21:22.581] <TB2>     INFO: 655360 events read in total (11054ms).
[17:21:22.649] <TB2>     INFO: Expecting 655360 events.
[17:21:34.214] <TB2>     INFO: 655360 events read in total (11038ms).
[17:21:34.288] <TB2>     INFO: Expecting 655360 events.
[17:21:45.828] <TB2>     INFO: 655360 events read in total (11014ms).
[17:21:45.898] <TB2>     INFO: Expecting 655360 events.
[17:21:57.431] <TB2>     INFO: 655360 events read in total (11007ms).
[17:21:57.511] <TB2>     INFO: Test took 186218ms.
[17:21:57.607] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:57.912] <TB2>     INFO: Expecting 655360 events.
[17:22:09.619] <TB2>     INFO: 655360 events read in total (10992ms).
[17:22:09.630] <TB2>     INFO: Expecting 655360 events.
[17:22:21.183] <TB2>     INFO: 655360 events read in total (10991ms).
[17:22:21.198] <TB2>     INFO: Expecting 655360 events.
[17:22:32.709] <TB2>     INFO: 655360 events read in total (10953ms).
[17:22:32.728] <TB2>     INFO: Expecting 655360 events.
[17:22:44.222] <TB2>     INFO: 655360 events read in total (10941ms).
[17:22:44.245] <TB2>     INFO: Expecting 655360 events.
[17:22:55.761] <TB2>     INFO: 655360 events read in total (10962ms).
[17:22:55.790] <TB2>     INFO: Expecting 655360 events.
[17:23:07.331] <TB2>     INFO: 655360 events read in total (10996ms).
[17:23:07.363] <TB2>     INFO: Expecting 655360 events.
[17:23:18.899] <TB2>     INFO: 655360 events read in total (10999ms).
[17:23:18.935] <TB2>     INFO: Expecting 655360 events.
[17:23:30.409] <TB2>     INFO: 655360 events read in total (10939ms).
[17:23:30.450] <TB2>     INFO: Expecting 655360 events.
[17:23:41.938] <TB2>     INFO: 655360 events read in total (10959ms).
[17:23:41.983] <TB2>     INFO: Expecting 655360 events.
[17:23:53.529] <TB2>     INFO: 655360 events read in total (11014ms).
[17:23:53.578] <TB2>     INFO: Expecting 655360 events.
[17:24:05.219] <TB2>     INFO: 655360 events read in total (11115ms).
[17:24:05.272] <TB2>     INFO: Expecting 655360 events.
[17:24:16.877] <TB2>     INFO: 655360 events read in total (11078ms).
[17:24:16.936] <TB2>     INFO: Expecting 655360 events.
[17:24:28.538] <TB2>     INFO: 655360 events read in total (11075ms).
[17:24:28.602] <TB2>     INFO: Expecting 655360 events.
[17:24:40.230] <TB2>     INFO: 655360 events read in total (11101ms).
[17:24:40.307] <TB2>     INFO: Expecting 655360 events.
[17:24:51.861] <TB2>     INFO: 655360 events read in total (11028ms).
[17:24:51.934] <TB2>     INFO: Expecting 655360 events.
[17:25:03.550] <TB2>     INFO: 655360 events read in total (11089ms).
[17:25:03.632] <TB2>     INFO: Test took 186025ms.
[17:25:03.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:25:03.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:25:03.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:25:03.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:25:03.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:25:03.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:25:03.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:25:03.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:25:03.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:25:03.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:25:03.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:25:03.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:25:03.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.812] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:25:03.812] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.812] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:25:03.812] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:25:03.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:25:03.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:25:03.813] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.820] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.827] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.834] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.841] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.848] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.854] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:25:03.861] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.868] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.875] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:25:03.882] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:25:03.888] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.895] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.902] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.909] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.916] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.922] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.929] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.936] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:25:03.943] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:25:03.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:25:03.978] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C0.dat
[17:25:03.978] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C1.dat
[17:25:03.978] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C2.dat
[17:25:03.978] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C3.dat
[17:25:03.978] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C4.dat
[17:25:03.978] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C5.dat
[17:25:03.978] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C6.dat
[17:25:03.978] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C7.dat
[17:25:03.979] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C8.dat
[17:25:03.979] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C9.dat
[17:25:03.979] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C10.dat
[17:25:03.979] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C11.dat
[17:25:03.979] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C12.dat
[17:25:03.979] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C13.dat
[17:25:03.979] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C14.dat
[17:25:03.979] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C15.dat
[17:25:04.330] <TB2>     INFO: Expecting 41600 events.
[17:25:08.171] <TB2>     INFO: 41600 events read in total (3125ms).
[17:25:08.171] <TB2>     INFO: Test took 4189ms.
[17:25:08.822] <TB2>     INFO: Expecting 41600 events.
[17:25:12.652] <TB2>     INFO: 41600 events read in total (3115ms).
[17:25:12.653] <TB2>     INFO: Test took 4176ms.
[17:25:13.305] <TB2>     INFO: Expecting 41600 events.
[17:25:17.154] <TB2>     INFO: 41600 events read in total (3135ms).
[17:25:17.154] <TB2>     INFO: Test took 4196ms.
[17:25:17.454] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:17.585] <TB2>     INFO: Expecting 2560 events.
[17:25:18.544] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:18.545] <TB2>     INFO: Test took 1091ms.
[17:25:18.547] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:19.053] <TB2>     INFO: Expecting 2560 events.
[17:25:20.011] <TB2>     INFO: 2560 events read in total (243ms).
[17:25:20.012] <TB2>     INFO: Test took 1465ms.
[17:25:20.014] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:20.521] <TB2>     INFO: Expecting 2560 events.
[17:25:21.480] <TB2>     INFO: 2560 events read in total (245ms).
[17:25:21.480] <TB2>     INFO: Test took 1466ms.
[17:25:21.482] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:21.989] <TB2>     INFO: Expecting 2560 events.
[17:25:22.947] <TB2>     INFO: 2560 events read in total (243ms).
[17:25:22.948] <TB2>     INFO: Test took 1466ms.
[17:25:22.950] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:23.456] <TB2>     INFO: Expecting 2560 events.
[17:25:24.414] <TB2>     INFO: 2560 events read in total (243ms).
[17:25:24.414] <TB2>     INFO: Test took 1464ms.
[17:25:24.416] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:24.924] <TB2>     INFO: Expecting 2560 events.
[17:25:25.883] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:25.883] <TB2>     INFO: Test took 1467ms.
[17:25:25.885] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:26.392] <TB2>     INFO: Expecting 2560 events.
[17:25:27.351] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:27.351] <TB2>     INFO: Test took 1466ms.
[17:25:27.354] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:27.860] <TB2>     INFO: Expecting 2560 events.
[17:25:28.820] <TB2>     INFO: 2560 events read in total (245ms).
[17:25:28.820] <TB2>     INFO: Test took 1466ms.
[17:25:28.822] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:29.329] <TB2>     INFO: Expecting 2560 events.
[17:25:30.285] <TB2>     INFO: 2560 events read in total (242ms).
[17:25:30.285] <TB2>     INFO: Test took 1463ms.
[17:25:30.288] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:30.794] <TB2>     INFO: Expecting 2560 events.
[17:25:31.754] <TB2>     INFO: 2560 events read in total (245ms).
[17:25:31.754] <TB2>     INFO: Test took 1466ms.
[17:25:31.756] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:32.263] <TB2>     INFO: Expecting 2560 events.
[17:25:33.221] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:33.222] <TB2>     INFO: Test took 1466ms.
[17:25:33.224] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:33.731] <TB2>     INFO: Expecting 2560 events.
[17:25:34.688] <TB2>     INFO: 2560 events read in total (242ms).
[17:25:34.689] <TB2>     INFO: Test took 1466ms.
[17:25:34.691] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:35.198] <TB2>     INFO: Expecting 2560 events.
[17:25:36.156] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:36.156] <TB2>     INFO: Test took 1465ms.
[17:25:36.159] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:36.665] <TB2>     INFO: Expecting 2560 events.
[17:25:37.624] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:37.624] <TB2>     INFO: Test took 1465ms.
[17:25:37.625] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:38.133] <TB2>     INFO: Expecting 2560 events.
[17:25:39.091] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:39.091] <TB2>     INFO: Test took 1466ms.
[17:25:39.094] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:39.600] <TB2>     INFO: Expecting 2560 events.
[17:25:40.558] <TB2>     INFO: 2560 events read in total (243ms).
[17:25:40.558] <TB2>     INFO: Test took 1465ms.
[17:25:40.560] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:41.067] <TB2>     INFO: Expecting 2560 events.
[17:25:42.026] <TB2>     INFO: 2560 events read in total (245ms).
[17:25:42.026] <TB2>     INFO: Test took 1466ms.
[17:25:42.028] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:42.535] <TB2>     INFO: Expecting 2560 events.
[17:25:43.493] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:43.493] <TB2>     INFO: Test took 1465ms.
[17:25:43.495] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:44.002] <TB2>     INFO: Expecting 2560 events.
[17:25:44.959] <TB2>     INFO: 2560 events read in total (242ms).
[17:25:44.959] <TB2>     INFO: Test took 1464ms.
[17:25:44.961] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:45.468] <TB2>     INFO: Expecting 2560 events.
[17:25:46.427] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:46.427] <TB2>     INFO: Test took 1466ms.
[17:25:46.430] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:46.936] <TB2>     INFO: Expecting 2560 events.
[17:25:47.895] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:47.896] <TB2>     INFO: Test took 1467ms.
[17:25:47.898] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:48.404] <TB2>     INFO: Expecting 2560 events.
[17:25:49.362] <TB2>     INFO: 2560 events read in total (243ms).
[17:25:49.363] <TB2>     INFO: Test took 1465ms.
[17:25:49.365] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:49.871] <TB2>     INFO: Expecting 2560 events.
[17:25:50.830] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:50.830] <TB2>     INFO: Test took 1465ms.
[17:25:50.833] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:51.339] <TB2>     INFO: Expecting 2560 events.
[17:25:52.299] <TB2>     INFO: 2560 events read in total (245ms).
[17:25:52.299] <TB2>     INFO: Test took 1467ms.
[17:25:52.301] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:52.808] <TB2>     INFO: Expecting 2560 events.
[17:25:53.767] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:53.767] <TB2>     INFO: Test took 1466ms.
[17:25:53.770] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:54.276] <TB2>     INFO: Expecting 2560 events.
[17:25:55.235] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:55.235] <TB2>     INFO: Test took 1465ms.
[17:25:55.238] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:55.744] <TB2>     INFO: Expecting 2560 events.
[17:25:56.703] <TB2>     INFO: 2560 events read in total (244ms).
[17:25:56.703] <TB2>     INFO: Test took 1466ms.
[17:25:56.706] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:57.212] <TB2>     INFO: Expecting 2560 events.
[17:25:58.169] <TB2>     INFO: 2560 events read in total (243ms).
[17:25:58.169] <TB2>     INFO: Test took 1463ms.
[17:25:58.172] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:25:58.678] <TB2>     INFO: Expecting 2560 events.
[17:25:59.635] <TB2>     INFO: 2560 events read in total (242ms).
[17:25:59.636] <TB2>     INFO: Test took 1464ms.
[17:25:59.638] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:00.145] <TB2>     INFO: Expecting 2560 events.
[17:26:01.104] <TB2>     INFO: 2560 events read in total (245ms).
[17:26:01.104] <TB2>     INFO: Test took 1466ms.
[17:26:01.107] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:01.613] <TB2>     INFO: Expecting 2560 events.
[17:26:02.571] <TB2>     INFO: 2560 events read in total (244ms).
[17:26:02.572] <TB2>     INFO: Test took 1466ms.
[17:26:02.574] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:03.081] <TB2>     INFO: Expecting 2560 events.
[17:26:04.038] <TB2>     INFO: 2560 events read in total (242ms).
[17:26:04.038] <TB2>     INFO: Test took 1464ms.
[17:26:05.057] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[17:26:05.057] <TB2>     INFO: PH scale (per ROC):    74  77  77  67  77  78  76  68  76  71  73  82  69  77  79  76
[17:26:05.057] <TB2>     INFO: PH offset (per ROC):  163 166 175 186 164 160 172 160 175 174 186 167 180 174 174 176
[17:26:05.229] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:26:05.232] <TB2>     INFO: ######################################################################
[17:26:05.232] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:26:05.232] <TB2>     INFO: ######################################################################
[17:26:05.232] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:26:05.243] <TB2>     INFO: scanning low vcal = 10
[17:26:05.591] <TB2>     INFO: Expecting 41600 events.
[17:26:09.306] <TB2>     INFO: 41600 events read in total (3000ms).
[17:26:09.306] <TB2>     INFO: Test took 4063ms.
[17:26:09.308] <TB2>     INFO: scanning low vcal = 20
[17:26:09.814] <TB2>     INFO: Expecting 41600 events.
[17:26:13.533] <TB2>     INFO: 41600 events read in total (3004ms).
[17:26:13.533] <TB2>     INFO: Test took 4225ms.
[17:26:13.535] <TB2>     INFO: scanning low vcal = 30
[17:26:14.042] <TB2>     INFO: Expecting 41600 events.
[17:26:17.765] <TB2>     INFO: 41600 events read in total (3008ms).
[17:26:17.766] <TB2>     INFO: Test took 4231ms.
[17:26:17.768] <TB2>     INFO: scanning low vcal = 40
[17:26:18.269] <TB2>     INFO: Expecting 41600 events.
[17:26:22.512] <TB2>     INFO: 41600 events read in total (3528ms).
[17:26:22.513] <TB2>     INFO: Test took 4745ms.
[17:26:22.516] <TB2>     INFO: scanning low vcal = 50
[17:26:22.935] <TB2>     INFO: Expecting 41600 events.
[17:26:27.213] <TB2>     INFO: 41600 events read in total (3564ms).
[17:26:27.214] <TB2>     INFO: Test took 4698ms.
[17:26:27.217] <TB2>     INFO: scanning low vcal = 60
[17:26:27.634] <TB2>     INFO: Expecting 41600 events.
[17:26:31.890] <TB2>     INFO: 41600 events read in total (3541ms).
[17:26:31.890] <TB2>     INFO: Test took 4673ms.
[17:26:31.893] <TB2>     INFO: scanning low vcal = 70
[17:26:32.310] <TB2>     INFO: Expecting 41600 events.
[17:26:36.580] <TB2>     INFO: 41600 events read in total (3556ms).
[17:26:36.581] <TB2>     INFO: Test took 4688ms.
[17:26:36.584] <TB2>     INFO: scanning low vcal = 80
[17:26:36.997] <TB2>     INFO: Expecting 41600 events.
[17:26:41.278] <TB2>     INFO: 41600 events read in total (3566ms).
[17:26:41.279] <TB2>     INFO: Test took 4695ms.
[17:26:41.283] <TB2>     INFO: scanning low vcal = 90
[17:26:41.701] <TB2>     INFO: Expecting 41600 events.
[17:26:45.964] <TB2>     INFO: 41600 events read in total (3548ms).
[17:26:45.964] <TB2>     INFO: Test took 4681ms.
[17:26:45.967] <TB2>     INFO: scanning low vcal = 100
[17:26:46.384] <TB2>     INFO: Expecting 41600 events.
[17:26:50.786] <TB2>     INFO: 41600 events read in total (3687ms).
[17:26:50.787] <TB2>     INFO: Test took 4820ms.
[17:26:50.789] <TB2>     INFO: scanning low vcal = 110
[17:26:51.206] <TB2>     INFO: Expecting 41600 events.
[17:26:55.484] <TB2>     INFO: 41600 events read in total (3563ms).
[17:26:55.485] <TB2>     INFO: Test took 4696ms.
[17:26:55.487] <TB2>     INFO: scanning low vcal = 120
[17:26:55.902] <TB2>     INFO: Expecting 41600 events.
[17:27:00.176] <TB2>     INFO: 41600 events read in total (3559ms).
[17:27:00.176] <TB2>     INFO: Test took 4688ms.
[17:27:00.179] <TB2>     INFO: scanning low vcal = 130
[17:27:00.596] <TB2>     INFO: Expecting 41600 events.
[17:27:04.855] <TB2>     INFO: 41600 events read in total (3544ms).
[17:27:04.855] <TB2>     INFO: Test took 4676ms.
[17:27:04.858] <TB2>     INFO: scanning low vcal = 140
[17:27:05.274] <TB2>     INFO: Expecting 41600 events.
[17:27:09.536] <TB2>     INFO: 41600 events read in total (3547ms).
[17:27:09.537] <TB2>     INFO: Test took 4679ms.
[17:27:09.540] <TB2>     INFO: scanning low vcal = 150
[17:27:09.955] <TB2>     INFO: Expecting 41600 events.
[17:27:14.170] <TB2>     INFO: 41600 events read in total (3500ms).
[17:27:14.171] <TB2>     INFO: Test took 4631ms.
[17:27:14.174] <TB2>     INFO: scanning low vcal = 160
[17:27:14.594] <TB2>     INFO: Expecting 41600 events.
[17:27:18.809] <TB2>     INFO: 41600 events read in total (3500ms).
[17:27:18.810] <TB2>     INFO: Test took 4636ms.
[17:27:18.812] <TB2>     INFO: scanning low vcal = 170
[17:27:19.233] <TB2>     INFO: Expecting 41600 events.
[17:27:23.451] <TB2>     INFO: 41600 events read in total (3503ms).
[17:27:23.451] <TB2>     INFO: Test took 4639ms.
[17:27:23.456] <TB2>     INFO: scanning low vcal = 180
[17:27:23.875] <TB2>     INFO: Expecting 41600 events.
[17:27:28.091] <TB2>     INFO: 41600 events read in total (3502ms).
[17:27:28.092] <TB2>     INFO: Test took 4636ms.
[17:27:28.095] <TB2>     INFO: scanning low vcal = 190
[17:27:28.515] <TB2>     INFO: Expecting 41600 events.
[17:27:32.733] <TB2>     INFO: 41600 events read in total (3503ms).
[17:27:32.734] <TB2>     INFO: Test took 4639ms.
[17:27:32.736] <TB2>     INFO: scanning low vcal = 200
[17:27:33.157] <TB2>     INFO: Expecting 41600 events.
[17:27:37.371] <TB2>     INFO: 41600 events read in total (3499ms).
[17:27:37.372] <TB2>     INFO: Test took 4635ms.
[17:27:37.375] <TB2>     INFO: scanning low vcal = 210
[17:27:37.795] <TB2>     INFO: Expecting 41600 events.
[17:27:42.011] <TB2>     INFO: 41600 events read in total (3501ms).
[17:27:42.012] <TB2>     INFO: Test took 4637ms.
[17:27:42.015] <TB2>     INFO: scanning low vcal = 220
[17:27:42.435] <TB2>     INFO: Expecting 41600 events.
[17:27:46.654] <TB2>     INFO: 41600 events read in total (3505ms).
[17:27:46.655] <TB2>     INFO: Test took 4640ms.
[17:27:46.658] <TB2>     INFO: scanning low vcal = 230
[17:27:47.079] <TB2>     INFO: Expecting 41600 events.
[17:27:51.293] <TB2>     INFO: 41600 events read in total (3499ms).
[17:27:51.294] <TB2>     INFO: Test took 4636ms.
[17:27:51.297] <TB2>     INFO: scanning low vcal = 240
[17:27:51.719] <TB2>     INFO: Expecting 41600 events.
[17:27:56.005] <TB2>     INFO: 41600 events read in total (3571ms).
[17:27:56.006] <TB2>     INFO: Test took 4709ms.
[17:27:56.009] <TB2>     INFO: scanning low vcal = 250
[17:27:56.426] <TB2>     INFO: Expecting 41600 events.
[17:28:00.712] <TB2>     INFO: 41600 events read in total (3571ms).
[17:28:00.713] <TB2>     INFO: Test took 4704ms.
[17:28:00.716] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:28:01.133] <TB2>     INFO: Expecting 41600 events.
[17:28:05.415] <TB2>     INFO: 41600 events read in total (3567ms).
[17:28:05.415] <TB2>     INFO: Test took 4699ms.
[17:28:05.418] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:28:05.836] <TB2>     INFO: Expecting 41600 events.
[17:28:10.119] <TB2>     INFO: 41600 events read in total (3568ms).
[17:28:10.120] <TB2>     INFO: Test took 4702ms.
[17:28:10.123] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:28:10.537] <TB2>     INFO: Expecting 41600 events.
[17:28:14.818] <TB2>     INFO: 41600 events read in total (3566ms).
[17:28:14.819] <TB2>     INFO: Test took 4696ms.
[17:28:14.821] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:28:15.240] <TB2>     INFO: Expecting 41600 events.
[17:28:19.527] <TB2>     INFO: 41600 events read in total (3572ms).
[17:28:19.527] <TB2>     INFO: Test took 4706ms.
[17:28:19.530] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:28:19.947] <TB2>     INFO: Expecting 41600 events.
[17:28:24.207] <TB2>     INFO: 41600 events read in total (3545ms).
[17:28:24.207] <TB2>     INFO: Test took 4677ms.
[17:28:24.758] <TB2>     INFO: PixTestGainPedestal::measure() done 
[17:28:24.761] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:28:24.761] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:28:24.761] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:28:24.761] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:28:24.762] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:28:24.762] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:28:24.762] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:28:24.762] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:28:24.762] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:28:24.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:28:24.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:28:24.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:28:24.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:28:24.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:28:24.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:28:24.763] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:29:01.982] <TB2>     INFO: PixTestGainPedestal::fit() done
[17:29:01.982] <TB2>     INFO: non-linearity mean:  0.954 0.951 0.952 0.945 0.954 0.953 0.965 0.952 0.958 0.958 0.958 0.956 0.954 0.956 0.953 0.950
[17:29:01.982] <TB2>     INFO: non-linearity RMS:   0.007 0.006 0.007 0.008 0.007 0.005 0.005 0.006 0.006 0.007 0.007 0.006 0.007 0.005 0.006 0.007
[17:29:01.982] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:29:02.006] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:29:02.029] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:29:02.053] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:29:02.076] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:29:02.115] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:29:02.138] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:29:02.161] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:29:02.184] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:29:02.208] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:29:02.231] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:29:02.254] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:29:02.277] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:29:02.300] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:29:02.323] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:29:02.346] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:29:02.370] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[17:29:02.370] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:29:02.377] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:29:02.377] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:29:02.380] <TB2>     INFO: ######################################################################
[17:29:02.380] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:29:02.380] <TB2>     INFO: ######################################################################
[17:29:02.382] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:29:02.392] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:29:02.392] <TB2>     INFO:     run 1 of 1
[17:29:02.392] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:29:02.734] <TB2>     INFO: Expecting 3120000 events.
[17:29:52.523] <TB2>     INFO: 1311210 events read in total (49074ms).
[17:30:41.155] <TB2>     INFO: 2622465 events read in total (97706ms).
[17:31:00.262] <TB2>     INFO: 3120000 events read in total (116813ms).
[17:31:00.295] <TB2>     INFO: Test took 117903ms.
[17:31:00.362] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:00.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:31:01.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:31:03.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:31:04.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:31:06.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:31:07.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:31:08.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:31:10.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:31:11.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:31:13.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:31:14.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:31:15.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:31:17.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:31:18.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:31:20.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:31:21.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:31:23.100] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379801600
[17:31:23.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:31:23.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.172, RMS = 1.92262
[17:31:23.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:31:23.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:31:23.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3271, RMS = 1.72699
[17:31:23.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:31:23.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:31:23.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3798, RMS = 1.50651
[17:31:23.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:31:23.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:31:23.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0812, RMS = 1.7878
[17:31:23.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:31:23.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:31:23.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9877, RMS = 1.31662
[17:31:23.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:31:23.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:31:23.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.902, RMS = 1.40964
[17:31:23.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:31:23.136] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:31:23.137] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.715, RMS = 1.40673
[17:31:23.137] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:31:23.137] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:31:23.137] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.459, RMS = 1.58205
[17:31:23.137] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:31:23.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:31:23.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0071, RMS = 0.859138
[17:31:23.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:31:23.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:31:23.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7574, RMS = 0.926169
[17:31:23.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:31:23.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:31:23.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0375, RMS = 1.12726
[17:31:23.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:31:23.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:31:23.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9317, RMS = 1.03401
[17:31:23.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:31:23.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:31:23.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6751, RMS = 1.84038
[17:31:23.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:31:23.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:31:23.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3521, RMS = 2.33196
[17:31:23.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[17:31:23.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:31:23.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7135, RMS = 1.08621
[17:31:23.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:31:23.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:31:23.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9827, RMS = 1.41606
[17:31:23.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:31:23.142] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:31:23.143] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3702, RMS = 1.54291
[17:31:23.143] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:31:23.143] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:31:23.143] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.3805, RMS = 2.23661
[17:31:23.143] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:31:23.144] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:31:23.144] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9358, RMS = 1.28557
[17:31:23.144] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:31:23.144] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:31:23.144] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7134, RMS = 1.54101
[17:31:23.144] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:31:23.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:31:23.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1048, RMS = 1.06283
[17:31:23.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:31:23.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:31:23.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0891, RMS = 2.17365
[17:31:23.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:31:23.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:31:23.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3053, RMS = 1.08446
[17:31:23.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:31:23.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:31:23.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9196, RMS = 2.27656
[17:31:23.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:31:23.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:31:23.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.8865, RMS = 1.38273
[17:31:23.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[17:31:23.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:31:23.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0516, RMS = 1.92745
[17:31:23.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[17:31:23.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:31:23.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.359, RMS = 1.80612
[17:31:23.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:31:23.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:31:23.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3049, RMS = 1.28847
[17:31:23.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:31:23.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:31:23.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4378, RMS = 1.10996
[17:31:23.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:31:23.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:31:23.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2789, RMS = 1.28402
[17:31:23.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:31:23.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:31:23.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8187, RMS = 0.81762
[17:31:23.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:31:23.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:31:23.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0163, RMS = 1.4319
[17:31:23.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:31:23.154] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[17:31:23.154] <TB2>     INFO: number of dead bumps (per ROC):     0    2    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[17:31:23.155] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:31:23.253] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:31:23.253] <TB2>     INFO: enter test to run
[17:31:23.253] <TB2>     INFO:   test:  no parameter change
[17:31:23.254] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[17:31:23.255] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[17:31:23.255] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[17:31:23.255] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:31:23.747] <TB2>    QUIET: Connection to board 141 closed.
[17:31:23.748] <TB2>     INFO: pXar: this is the end, my friend
[17:31:23.748] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
