Analysis & Elaboration report for VGA
Tue Apr 29 23:25:23 2025
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Button_debounce:debounce_left
  5. Parameter Settings for User Entity Instance: Button_debounce:debounce_right
  6. Parameter Settings for User Entity Instance: Button_debounce:debounce_confirm
  7. Parameter Settings for User Entity Instance: Button_debounce:debounce_start
  8. Parameter Settings for User Entity Instance: Button_debounce:debounce_p1
  9. Parameter Settings for User Entity Instance: Button_debounce:debounce_p2
 10. Parameter Settings for User Entity Instance: vgaController:vgaCont
 11. Analysis & Elaboration Settings
 12. Port Connectivity Checks: "arduino_interface:arduino"
 13. Port Connectivity Checks: "winner_detection:winnerDetect"
 14. Port Connectivity Checks: "connect4_fsm:fsm"
 15. Port Connectivity Checks: "Button_debounce:debounce_start"
 16. Analysis & Elaboration Messages
 17. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Apr 29 23:25:23 2025          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; VGA                                            ;
; Top-level Entity Name         ; toplevel_connect4                              ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_debounce:debounce_left ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                 ;
; STABLE_TIME_MS ; 10       ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_debounce:debounce_right ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                  ;
; STABLE_TIME_MS ; 10       ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_debounce:debounce_confirm ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                    ;
; STABLE_TIME_MS ; 10       ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_debounce:debounce_start ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                  ;
; STABLE_TIME_MS ; 10       ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_debounce:debounce_p1 ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                               ;
; STABLE_TIME_MS ; 10       ; Signed Integer                               ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_debounce:debounce_p2 ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                               ;
; STABLE_TIME_MS ; 10       ; Signed Integer                               ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vgaCont ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                      ;
; HFP            ; 0000010000 ; Unsigned Binary                      ;
; HSYN           ; 0001100000 ; Unsigned Binary                      ;
; HBP            ; 0000110000 ; Unsigned Binary                      ;
; HMAX           ; 1100100000 ; Unsigned Binary                      ;
; VBP            ; 0000100001 ; Unsigned Binary                      ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                      ;
; VFP            ; 0000001010 ; Unsigned Binary                      ;
; VSYN           ; 0000000010 ; Unsigned Binary                      ;
; VMAX           ; 1000001101 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; toplevel_connect4  ; VGA                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "arduino_interface:arduino" ;
+-------+--------+----------+---------------------------+
; Port  ; Type   ; Severity ; Details                   ;
+-------+--------+----------+---------------------------+
; error ; Output ; Info     ; Explicitly unconnected    ;
+-------+--------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "winner_detection:winnerDetect"                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; player_won ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "connect4_fsm:fsm"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; player[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Button_debounce:debounce_start"                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; button_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Tue Apr 29 23:25:17 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file startscreen.sv
    Info (12023): Found entity 1: startScreen File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file winner_detection.sv
    Info (12023): Found entity 1: winner_detection File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/videoGen.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/vgaController.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_tic_tac_toe_tb.sv
    Info (12023): Found entity 1: tic_tac_toe_fsm_tb File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_tic_tac_toe_tb.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_connect4.sv
    Info (12023): Found entity 1: toplevel_connect4 File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: Timer File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Timer.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file spi_main.sv
    Info (12023): Found entity 1: SPI_main File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/SPI_main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_selector.sv
    Info (12023): Found entity 1: random_selector File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/random_selector.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/pll.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file matrixtablerocontrol.sv
    Info (12023): Found entity 1: matrixTableroControl File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file matrixtablero.sv
    Info (12023): Found entity 1: matrixTablero File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTablero.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file gameoverscreen.sv
    Info (12023): Found entity 1: gameOverScreen File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/gameOverScreen.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file full_timer.sv
    Info (12023): Found entity 1: Full_Timer File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Full_Timer.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file connect4_fsm.sv
    Info (12023): Found entity 1: connect4_fsm File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/connect4_fsm.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file button_debonce.sv
    Info (12023): Found entity 1: Button_debounce File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file bcd_visualizer.sv
    Info (12023): Found entity 1: BCD_Visualizer File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/BCD_Visualizer.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file arduino_interface.sv
    Info (12023): Found entity 1: arduino_interface File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/arduino_interface.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tb_toplevel_connect4.sv
    Info (12023): Found entity 1: tb_toplevel_connect4 File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/tb_toplevel_connect4.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_connect4_test.sv
    Info (12023): Found entity 1: toplevel_connect4_test File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4_test.sv Line: 5
Info (12127): Elaborating entity "toplevel_connect4" for the top level hierarchy
Info (12128): Elaborating entity "Button_debounce" for hierarchy "Button_debounce:debounce_left" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 52
Warning (10036): Verilog HDL or VHDL warning at Button_debonce.sv(20): object "next_debounced_state" assigned a value but never read File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv Line: 20
Warning (10230): Verilog HDL assignment warning at Button_debonce.sv(44): truncated value with size 32 to match size of target (19) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Button_debonce.sv Line: 44
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgapll" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 106
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vgaCont" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 117
Info (12128): Elaborating entity "connect4_fsm" for hierarchy "connect4_fsm:fsm" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 138
Info (10264): Verilog HDL Case Statement information at connect4_fsm.sv(125): all case item expressions in this case statement are onehot File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/connect4_fsm.sv Line: 125
Info (12128): Elaborating entity "matrixTableroControl" for hierarchy "matrixTableroControl:matrixCtrl" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 157
Warning (10230): Verilog HDL assignment warning at matrixTableroControl.sv(44): truncated value with size 84 to match size of target (42) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv Line: 44
Warning (10230): Verilog HDL assignment warning at matrixTableroControl.sv(53): truncated value with size 84 to match size of target (42) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/matrixTableroControl.sv Line: 53
Info (12128): Elaborating entity "matrixTablero" for hierarchy "matrixTablero:matrixReg" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 169
Warning (10230): Verilog HDL assignment warning at toplevel_connect4_test.sv(216): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4_test.sv Line: 216
Info (12128): Elaborating entity "winner_detection" for hierarchy "winner_detection:winnerDetect" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 177
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(42): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 42
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(45): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 45
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(46): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 46
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(47): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 47
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(48): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 48
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(56): truncated value with size 32 to match size of target (1) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 56
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(67): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 67
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(69): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 69
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(70): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 70
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(71): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 71
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(72): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 72
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(79): truncated value with size 32 to match size of target (1) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 79
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(89): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 89
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(90): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 90
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(91): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 91
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(92): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 92
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(94): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 94
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(95): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 95
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(96): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 96
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(97): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 97
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(104): truncated value with size 32 to match size of target (1) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 104
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(115): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 115
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(116): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 116
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(117): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 117
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(118): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 118
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(121): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 121
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(122): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 122
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(123): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 123
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(124): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 124
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(132): truncated value with size 32 to match size of target (1) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/winner_detection.sv Line: 132
Info (12128): Elaborating entity "Full_Timer" for hierarchy "Full_Timer:timer" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 185
Warning (10230): Verilog HDL assignment warning at Full_Timer.sv(27): truncated value with size 32 to match size of target (4) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Full_Timer.sv Line: 27
Warning (10230): Verilog HDL assignment warning at Full_Timer.sv(31): truncated value with size 32 to match size of target (27) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/Full_Timer.sv Line: 31
Info (12128): Elaborating entity "BCD_Visualizer" for hierarchy "BCD_Visualizer:segDisplay" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 191
Info (12128): Elaborating entity "arduino_interface" for hierarchy "arduino_interface:arduino" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 201
Warning (10230): Verilog HDL assignment warning at arduino_interface.sv(49): truncated value with size 32 to match size of target (16) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/arduino_interface.sv Line: 49
Warning (10230): Verilog HDL assignment warning at arduino_interface.sv(60): truncated value with size 32 to match size of target (16) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/arduino_interface.sv Line: 60
Warning (10230): Verilog HDL assignment warning at arduino_interface.sv(82): truncated value with size 32 to match size of target (4) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/arduino_interface.sv Line: 82
Warning (10230): Verilog HDL assignment warning at arduino_interface.sv(92): truncated value with size 8 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/arduino_interface.sv Line: 92
Info (12128): Elaborating entity "random_selector" for hierarchy "random_selector:randomSel" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 211
Warning (10230): Verilog HDL assignment warning at random_selector.sv(33): truncated value with size 32 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/random_selector.sv Line: 33
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:vgaGen" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 237
Warning (10230): Verilog HDL assignment warning at videoGen.sv(20): truncated value with size 32 to match size of target (11) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/videoGen.sv Line: 20
Warning (10230): Verilog HDL assignment warning at videoGen.sv(21): truncated value with size 32 to match size of target (11) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/videoGen.sv Line: 21
Warning (10230): Verilog HDL assignment warning at videoGen.sv(36): truncated value with size 11 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/videoGen.sv Line: 36
Warning (10230): Verilog HDL assignment warning at videoGen.sv(38): truncated value with size 11 to match size of target (3) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/videoGen.sv Line: 38
Info (12128): Elaborating entity "startScreen" for hierarchy "startScreen:splash" File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/toplevel_connect4.sv Line: 247
Warning (10230): Verilog HDL assignment warning at startScreen.sv(25): truncated value with size 32 to match size of target (11) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv Line: 25
Warning (10230): Verilog HDL assignment warning at startScreen.sv(26): truncated value with size 32 to match size of target (11) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv Line: 26
Warning (10230): Verilog HDL assignment warning at startScreen.sv(27): truncated value with size 32 to match size of target (11) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv Line: 27
Warning (10230): Verilog HDL assignment warning at startScreen.sv(28): truncated value with size 32 to match size of target (11) File: E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/startScreen.sv Line: 28
Info (144001): Generated suppressed messages file E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/output_files/VGA.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Tue Apr 29 23:25:23 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:16


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in E:/Maquinas Virtuales/Carpeta Compartida/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025/VGA/output_files/VGA.map.smsg.


