/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [20:0] _00_;
  wire [8:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire [12:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_52z;
  reg [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_98z;
  wire [4:0] celloutsig_0_99z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [22:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 21'h000000;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_6z = celloutsig_0_1z[6:0] === celloutsig_0_3z[6:0];
  assign celloutsig_1_0z = in_data[172:159] === in_data[117:104];
  assign celloutsig_1_8z = celloutsig_1_4z[18:15] === celloutsig_1_3z[4:1];
  assign celloutsig_0_17z = { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z } === { in_data[56:50], celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_1z[6:3], celloutsig_0_17z, celloutsig_0_10z } === { celloutsig_0_4z[11:9], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_46z = celloutsig_0_9z[15:13] > { celloutsig_0_4z[3:2], celloutsig_0_42z };
  assign celloutsig_0_8z = celloutsig_0_0z[3:0] > celloutsig_0_0z[5:2];
  assign celloutsig_1_9z = celloutsig_1_2z[7:0] > celloutsig_1_2z[8:1];
  assign celloutsig_1_10z = { celloutsig_1_4z[8:1], celloutsig_1_8z } > celloutsig_1_4z[8:0];
  assign celloutsig_1_11z = in_data[140:131] > celloutsig_1_5z[13:4];
  assign celloutsig_1_16z = { in_data[173], celloutsig_1_0z, celloutsig_1_15z } > celloutsig_1_14z[5:3];
  assign celloutsig_1_18z = { celloutsig_1_14z[3:1], celloutsig_1_16z } > { celloutsig_1_3z[2:1], celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_2z = { in_data[78:65], celloutsig_0_0z } > in_data[30:8];
  assign celloutsig_0_0z = in_data[17:9] % { 1'h1, in_data[69:62] };
  assign celloutsig_0_3z = in_data[14:5] % { 1'h1, celloutsig_0_0z[7:0], celloutsig_0_2z };
  assign celloutsig_0_98z = { celloutsig_0_19z[6:5], celloutsig_0_46z } % { 1'h1, celloutsig_0_3z[2], celloutsig_0_18z };
  assign celloutsig_0_9z = { in_data[11], celloutsig_0_4z, celloutsig_0_5z } % { 1'h1, celloutsig_0_3z[5:2], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_99z = _00_[15:11] % { 1'h1, celloutsig_0_52z[4:1] };
  assign celloutsig_1_2z = { in_data[188:181], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[181:172] };
  assign celloutsig_1_6z = { in_data[131:120], celloutsig_1_1z } % { 1'h1, celloutsig_1_4z[15:4] };
  assign celloutsig_1_14z = { in_data[169:164], celloutsig_1_17z } % { 1'h1, celloutsig_1_6z[7:3], celloutsig_1_10z };
  assign celloutsig_1_19z = { in_data[185:171], celloutsig_1_14z, celloutsig_1_10z } % { 1'h1, celloutsig_1_6z[1], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_0_13z = celloutsig_0_1z[5:0] % { 1'h1, celloutsig_0_1z[4:1], in_data[0] };
  assign celloutsig_0_1z = celloutsig_0_0z[7:0] % { 1'h1, in_data[68:62] };
  assign celloutsig_0_15z = { celloutsig_0_13z[5:3], celloutsig_0_7z, celloutsig_0_6z } % { 1'h1, celloutsig_0_0z[3:1], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_13z[3:2], celloutsig_0_6z } % { 1'h1, celloutsig_0_15z[1:0] };
  assign celloutsig_0_42z = & { celloutsig_0_41z, celloutsig_0_19z[2:1] };
  assign celloutsig_0_12z = & celloutsig_0_4z[12:1];
  assign celloutsig_0_7z = & celloutsig_0_1z;
  assign celloutsig_1_1z = & in_data[135:130];
  assign celloutsig_1_15z = & { celloutsig_1_3z, in_data[167:150], in_data[135:130] };
  assign celloutsig_1_17z = & { celloutsig_1_6z[11:6], celloutsig_1_3z, in_data[135:130] };
  assign celloutsig_0_22z = & celloutsig_0_13z[4:2];
  assign celloutsig_0_41z = in_data[9:7] >> { celloutsig_0_27z[2:1], celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_1z[3:0], celloutsig_0_0z } >> { in_data[50:40], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_52z = celloutsig_0_31z[6:1] >> { celloutsig_0_27z[6:4], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_1_3z = in_data[112:108] >> { in_data[141], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_4z[13:0] >> { celloutsig_1_2z[4:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z[16:15], celloutsig_0_6z } >> { celloutsig_0_0z[4:3], celloutsig_0_8z };
  assign celloutsig_0_19z = celloutsig_0_1z[7:1] >> celloutsig_0_1z[7:1];
  assign celloutsig_0_31z = celloutsig_0_27z >> { celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_1_4z = { in_data[155:148], celloutsig_1_2z } ^ in_data[161:143];
  assign celloutsig_0_27z = { celloutsig_0_0z[7:1], celloutsig_0_6z, celloutsig_0_6z } ^ { celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_22z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_5z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_5z = in_data[35:33];
  assign { out_data[128], out_data[118:96], out_data[34:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
