$date
	Tue Sep 26 14:25:51 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test4BitFullAdder $end
$var reg 4 ! a [3:0] $end
$upscope $end
$scope module test4BitFullAdder $end
$var reg 4 " b [3:0] $end
$upscope $end
$scope module test4BitFullAdder $end
$var wire 4 # sum [3:0] $end
$upscope $end
$scope module test4BitFullAdder $end
$var wire 1 $ carryout $end
$upscope $end
$scope module test4BitFullAdder $end
$var wire 1 % overflow $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
bx #
b1000 "
b1000 !
$end
#100000
bx0 #
1$
#150000
bx00 #
#200000
b0 #
1%
#1000000
b111 !
#1100000
b1111 #
0$
#1150000
0%
#2000000
b111 "
#2100000
b0 #
#2150000
b1110 #
1%
#3000000
b10 "
b101 !
#3100000
b1001 #
#3150000
0%
b111 #
#3200000
1%
b1011 #
#3250000
b111 #
0%
#3300000
b1111 #
1%
#3350000
b111 #
0%
#4000000
b11 "
#4100000
b110 #
#4150000
b100 #
#4250000
b0 #
#4350000
b1000 #
1%
#5000000
b1101 "
b1011 !
#5100000
1$
#5150000
0%
#6000000
b1100 "
#6100000
b1001 #
#6150000
b1011 #
#6250000
b1111 #
#6350000
b111 #
1%
#7000000
