\t (00:00:02) allegro 16.0 s006 (v16-0-87P) i86
\t (00:00:02) 

\t (00:00:02) Opening existing drawing...
\d (00:00:02) Database opened: E:/桌面文件/DSP图像处理资料/DSP_PCB图/DSP_FPGA_PCB图/Cadence图/元件焊盘及封装/SN74LVC2T45――双向总线收发器/SN74LVC2T45_TSSOP8.dra
\i (00:00:02) trapsize 49
\i (00:00:02) trapsize 48
\i (00:00:02) trapsize 764
\i (00:00:02) trapsize 48160
\i (00:00:02) trapsize 49
\i (00:00:04) trapsize 49
\i (00:00:05) generaledit 
\i (00:00:07) exit 
