

================================================================
== Vivado HLS Report for 'mp_mul'
================================================================
* Date:           Mon Dec 14 19:30:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.978|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |                       |             |  Latency  |  Interval | Pipeline|
        |        Instance       |    Module   | min | max | min | max |   Type  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |grp_bc_mult_448_fu_20  |bc_mult_448  |   32|   32|   32|   32|   none  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     70|   23673|   4067|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     24|    -|
|Register         |        -|      -|    2569|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     70|   26242|   4091|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     31|      24|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+-------+-------+------+-----+
    |        Instance       |    Module   | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +-----------------------+-------------+---------+-------+-------+------+-----+
    |grp_bc_mult_448_fu_20  |bc_mult_448  |        0|     70|  23673|  4067|    0|
    +-----------------------+-------------+---------+-------+-------+------+-----+
    |Total                  |             |        0|     70|  23673|  4067|    0|
    +-----------------------+-------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |ap_return  |   9|          2|  835|       1670|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|  836|       1673|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |a_V_read_reg_33                     |  448|   0|  448|          0|
    |ap_CS_fsm                           |    2|   0|    2|          0|
    |ap_return                           |  835|   0|  835|          0|
    |ap_return_preg                      |  835|   0|  835|          0|
    |b_V_read_reg_28                     |  448|   0|  448|          0|
    |grp_bc_mult_448_fu_20_ap_start_reg  |    1|   0|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 2569|   0| 2569|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_return  | out |  835| ap_ctrl_hs |    mp_mul    | return value |
|a_V        |  in |  448|   ap_none  |      a_V     |    scalar    |
|b_V        |  in |  448|   ap_none  |      b_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

