-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut_svd_pairs is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    A_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
    A_ce1 : OUT STD_LOGIC;
    A_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    S_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    S_ce0 : OUT STD_LOGIC;
    S_we0 : OUT STD_LOGIC;
    S_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    S_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
    S_ce1 : OUT STD_LOGIC;
    S_we1 : OUT STD_LOGIC;
    S_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    U_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    U_ce0 : OUT STD_LOGIC;
    U_we0 : OUT STD_LOGIC;
    U_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    U_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
    U_ce1 : OUT STD_LOGIC;
    U_we1 : OUT STD_LOGIC;
    U_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    V_ce0 : OUT STD_LOGIC;
    V_we0 : OUT STD_LOGIC;
    V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    V_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
    V_ce1 : OUT STD_LOGIC;
    V_we1 : OUT STD_LOGIC;
    V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of dut_svd_pairs is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000010";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000100";
    constant ap_ST_st8_fsm_3 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000001000";
    constant ap_ST_st9_fsm_4 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000010000";
    constant ap_ST_st10_fsm_5 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000100000";
    constant ap_ST_st11_fsm_6 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000001000000";
    constant ap_ST_st12_fsm_7 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000010000000";
    constant ap_ST_st13_fsm_8 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000100000000";
    constant ap_ST_st14_fsm_9 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000001000000000";
    constant ap_ST_st15_fsm_10 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000010000000000";
    constant ap_ST_st16_fsm_11 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000100000000000";
    constant ap_ST_pp1_stg0_fsm_12 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000001000000000000";
    constant ap_ST_pp1_stg1_fsm_13 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000010000000000000";
    constant ap_ST_pp1_stg2_fsm_14 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000100000000000000";
    constant ap_ST_pp1_stg3_fsm_15 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000001000000000000000";
    constant ap_ST_pp1_stg4_fsm_16 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000010000000000000000";
    constant ap_ST_pp1_stg5_fsm_17 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000100000000000000000";
    constant ap_ST_pp1_stg6_fsm_18 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000001000000000000000000";
    constant ap_ST_pp1_stg7_fsm_19 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000010000000000000000000";
    constant ap_ST_st146_fsm_20 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000100000000000000000000";
    constant ap_ST_pp2_stg0_fsm_21 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000001000000000000000000000";
    constant ap_ST_pp2_stg1_fsm_22 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000010000000000000000000000";
    constant ap_ST_pp2_stg2_fsm_23 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000100000000000000000000000";
    constant ap_ST_pp2_stg3_fsm_24 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000001000000000000000000000000";
    constant ap_ST_pp2_stg4_fsm_25 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000010000000000000000000000000";
    constant ap_ST_pp2_stg5_fsm_26 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000100000000000000000000000000";
    constant ap_ST_pp2_stg6_fsm_27 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000001000000000000000000000000000";
    constant ap_ST_pp2_stg7_fsm_28 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000010000000000000000000000000000";
    constant ap_ST_pp2_stg8_fsm_29 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000100000000000000000000000000000";
    constant ap_ST_pp2_stg9_fsm_30 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000001000000000000000000000000000000";
    constant ap_ST_pp2_stg10_fsm_31 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000010000000000000000000000000000000";
    constant ap_ST_pp2_stg11_fsm_32 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000100000000000000000000000000000000";
    constant ap_ST_pp2_stg12_fsm_33 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000001000000000000000000000000000000000";
    constant ap_ST_pp2_stg13_fsm_34 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000010000000000000000000000000000000000";
    constant ap_ST_pp2_stg14_fsm_35 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000100000000000000000000000000000000000";
    constant ap_ST_pp2_stg15_fsm_36 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000001000000000000000000000000000000000000";
    constant ap_ST_pp2_stg16_fsm_37 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000010000000000000000000000000000000000000";
    constant ap_ST_pp2_stg17_fsm_38 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000100000000000000000000000000000000000000";
    constant ap_ST_pp2_stg18_fsm_39 : STD_LOGIC_VECTOR (49 downto 0) := "00000000001000000000000000000000000000000000000000";
    constant ap_ST_pp2_stg19_fsm_40 : STD_LOGIC_VECTOR (49 downto 0) := "00000000010000000000000000000000000000000000000000";
    constant ap_ST_pp2_stg20_fsm_41 : STD_LOGIC_VECTOR (49 downto 0) := "00000000100000000000000000000000000000000000000000";
    constant ap_ST_pp2_stg21_fsm_42 : STD_LOGIC_VECTOR (49 downto 0) := "00000001000000000000000000000000000000000000000000";
    constant ap_ST_pp2_stg22_fsm_43 : STD_LOGIC_VECTOR (49 downto 0) := "00000010000000000000000000000000000000000000000000";
    constant ap_ST_pp2_stg23_fsm_44 : STD_LOGIC_VECTOR (49 downto 0) := "00000100000000000000000000000000000000000000000000";
    constant ap_ST_pp2_stg24_fsm_45 : STD_LOGIC_VECTOR (49 downto 0) := "00001000000000000000000000000000000000000000000000";
    constant ap_ST_pp2_stg25_fsm_46 : STD_LOGIC_VECTOR (49 downto 0) := "00010000000000000000000000000000000000000000000000";
    constant ap_ST_st176_fsm_47 : STD_LOGIC_VECTOR (49 downto 0) := "00100000000000000000000000000000000000000000000000";
    constant ap_ST_pp3_stg0_fsm_48 : STD_LOGIC_VECTOR (49 downto 0) := "01000000000000000000000000000000000000000000000000";
    constant ap_ST_st183_fsm_49 : STD_LOGIC_VECTOR (49 downto 0) := "10000000000000000000000000000000000000000000000000";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3F3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001101010000010011110011";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv20_620 : STD_LOGIC_VECTOR (19 downto 0) := "00000000011000100000";
    constant ap_const_lv9_188 : STD_LOGIC_VECTOR (8 downto 0) := "110001000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv20_310 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001100010000";
    constant ap_const_lv13_1E96 : STD_LOGIC_VECTOR (12 downto 0) := "1111010010110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv10_30F : STD_LOGIC_VECTOR (9 downto 0) := "1100001111";
    constant ap_const_lv10_188 : STD_LOGIC_VECTOR (9 downto 0) := "0110001000";
    constant ap_const_lv64_188 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000110001000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_30F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001100001111";
    constant ap_const_lv64_187 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000110000111";
    constant ap_const_lv64_30E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001100001110";
    constant ap_const_lv64_186 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000110000110";
    constant ap_const_lv64_189 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000110001001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv9_187 : STD_LOGIC_VECTOR (8 downto 0) := "110000111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv21_310 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001100010000";
    constant ap_const_lv9_18 : STD_LOGIC_VECTOR (8 downto 0) := "000011000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv31_3F800000 : STD_LOGIC_VECTOR (30 downto 0) := "0111111100000000000000000000000";
    constant ap_const_lv32_BF3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001101010000010011110011";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv18_25840 : STD_LOGIC_VECTOR (17 downto 0) := "100101100001000000";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv19_4B080 : STD_LOGIC_VECTOR (18 downto 0) := "1001011000010000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_67 : BOOLEAN;
    signal row_reg_1155 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_mul_reg_1166 : STD_LOGIC_VECTOR (19 downto 0);
    signal px1_reg_1221 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_pp1_stg0_fsm_12 : STD_LOGIC;
    signal ap_sig_126 : BOOLEAN;
    signal ap_reg_ppiten_pp1_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it16 : STD_LOGIC := '0';
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter5 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter6 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter7 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter8 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter9 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter10 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter11 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter12 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter13 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_px1_reg_1221_pp1_iter14 : STD_LOGIC_VECTOR (8 downto 0);
    signal tanThetaAdiv2_0_i_reg_1233 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tanThetaAdiv2_0_i1_reg_1243 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp1_stg1_fsm_13 : STD_LOGIC;
    signal ap_sig_187 : BOOLEAN;
    signal ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter11 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_s_reg_1253 : STD_LOGIC_VECTOR (31 downto 0);
    signal a1_assign_s_reg_1267 : STD_LOGIC_VECTOR (31 downto 0);
    signal b2_assign_1_reg_1279 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_reg_1345 : STD_LOGIC_VECTOR (17 downto 0);
    signal px2_reg_1356 : STD_LOGIC_VECTOR (8 downto 0);
    signal off_px_reg_1367 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten2_reg_1378 : STD_LOGIC_VECTOR (18 downto 0);
    signal col3_reg_1389 : STD_LOGIC_VECTOR (8 downto 0);
    signal row4_reg_1400 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1411_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1523 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp1_stg2_fsm_14 : STD_LOGIC;
    signal ap_sig_225 : BOOLEAN;
    signal exitcond4_reg_3710 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp2_stg14_fsm_35 : STD_LOGIC;
    signal ap_sig_240 : BOOLEAN;
    signal ap_reg_ppiten_pp2_it0 : STD_LOGIC := '0';
    signal exitcond_flatten_reg_4188 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp2_stg15_fsm_36 : STD_LOGIC;
    signal ap_sig_254 : BOOLEAN;
    signal grp_fu_1415_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1528 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1419_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1533 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1430_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1538 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp1_stg6_fsm_18 : STD_LOGIC;
    signal ap_sig_275 : BOOLEAN;
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_3810 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3810_pp1_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3814 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_3814_pp1_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp2_stg8_fsm_29 : STD_LOGIC;
    signal ap_sig_294 : BOOLEAN;
    signal tmp_57_reg_4439 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_4425 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp2_stg22_fsm_43 : STD_LOGIC;
    signal ap_sig_313 : BOOLEAN;
    signal tmp_80_reg_4467 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp1_stg7_fsm_19 : STD_LOGIC;
    signal ap_sig_328 : BOOLEAN;
    signal or_cond2_reg_3836 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_reg_3840 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp2_stg9_fsm_30 : STD_LOGIC;
    signal ap_sig_345 : BOOLEAN;
    signal ap_sig_cseq_ST_pp2_stg23_fsm_44 : STD_LOGIC;
    signal ap_sig_355 : BOOLEAN;
    signal reg_1549 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3810_pp1_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp2_stg10_fsm_31 : STD_LOGIC;
    signal ap_sig_376 : BOOLEAN;
    signal grp_fu_1434_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3810_pp1_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1563 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_17_reg_3888 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1569 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1576 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_20_reg_3900 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1502_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3810_pp1_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1594 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp1_stg3_fsm_15 : STD_LOGIC;
    signal ap_sig_477 : BOOLEAN;
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1442_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp1_stg4_fsm_16 : STD_LOGIC;
    signal ap_sig_493 : BOOLEAN;
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1606 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1611 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp1_stg5_fsm_17 : STD_LOGIC;
    signal ap_sig_510 : BOOLEAN;
    signal reg_1617 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1623 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1628 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1634 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_col2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp2_stg5_fsm_26 : STD_LOGIC;
    signal ap_sig_543 : BOOLEAN;
    signal ap_reg_ppiten_pp3_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp3_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp3_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp3_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp3_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp3_it5 : STD_LOGIC := '0';
    signal exitcond_flatten2_reg_4976 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_col1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1645 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_col2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1650 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_col2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_col1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1656 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1426_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1681 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1685_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1729 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp2_stg16_fsm_37 : STD_LOGIC;
    signal ap_sig_590 : BOOLEAN;
    signal grp_fu_1696_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1707_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1718_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal next_mul1_fu_1761_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal next_mul1_reg_3510 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_608 : BOOLEAN;
    signal exitcond9_fu_1767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_1_fu_1773_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal col_1_reg_3519 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_cast_fu_1809_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_3_cast_reg_3524 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_4_cast_fu_1813_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_4_cast_reg_3529 : STD_LOGIC_VECTOR (19 downto 0);
    signal exitcond8_fu_1817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond8_reg_3534 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_2 : STD_LOGIC;
    signal ap_sig_627 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppstg_exitcond8_reg_3534_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond8_reg_3534_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_1_fu_1823_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal next_mul_fu_1833_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_16_fu_1859_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_16_reg_3558 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_3558_pp0_iter1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_tmp_16_reg_3558_pp0_iter2 : STD_LOGIC_VECTOR (19 downto 0);
    signal exitcond_flatten1_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_4 : STD_LOGIC;
    signal ap_sig_681 : BOOLEAN;
    signal indvar_flatten_next2_fu_1876_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvar_flatten_next2_reg_3587 : STD_LOGIC_VECTOR (12 downto 0);
    signal step_mid2_fu_1894_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal step_mid2_reg_3592 : STD_LOGIC_VECTOR (9 downto 0);
    signal sweepnum_cast_mid2_v_fu_1902_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sweepnum_cast_mid2_v_reg_3599 : STD_LOGIC_VECTOR (3 downto 0);
    signal INPUT_BANK_fu_1918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal INPUT_BANK_reg_3605 : STD_LOGIC_VECTOR (0 downto 0);
    signal OUTPUT_BANK_fu_1930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal OUTPUT_BANK_reg_3611 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_cast1_fu_1936_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_cast1_reg_3618 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag2_i_addr_1_reg_3627 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag2_i_addr_4_reg_3632 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag1_i_addr_1_reg_3637 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag1_i_addr_5_reg_3642 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_cast1_fu_1964_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_cast1_reg_3647 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag2_i_addr_3_reg_3653 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag2_i_addr_5_reg_3658 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag1_i_addr_2_reg_3663 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag1_i_addr_3_reg_3668 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond5_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st10_fsm_5 : STD_LOGIC;
    signal ap_sig_722 : BOOLEAN;
    signal px_1_fu_2014_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal px_1_reg_3677 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_fu_2020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_3682 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_2026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_3686 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_2051_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_48_reg_3700 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_55_fu_2066_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_55_reg_3705 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond4_fu_2079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal px_3_fu_2085_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal px_3_reg_3714 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_3729 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_2139_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_33_reg_3737 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_37_fu_2153_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_37_reg_3742 : STD_LOGIC_VECTOR (20 downto 0);
    signal z_in_1_fu_2169_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_in_1_reg_3767 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_z_in_1_reg_3767_pp1_iter13 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_in_fu_2176_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_in_reg_3775 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_y_in_reg_3775_pp1_iter12 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_in_1_fu_2183_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_in_1_reg_3783 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_x_in_1_reg_3783_pp1_iter12 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_in_fu_2190_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_in_reg_3790 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_w_in_reg_3790_pp1_iter12 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_reg_3798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_15_reg_3805 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_2267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3810_pp1_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3810_pp1_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3810_pp1_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3810_pp1_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3810_pp1_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3810_pp1_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_2291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_3814_pp1_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_3814_pp1_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_3814_pp1_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_3814_pp1_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_3814_pp1_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond1_reg_3814_pp1_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal u2_1_reg_3818 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_10_reg_3824 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_reg_3831 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3836_pp1_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3836_pp1_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3836_pp1_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3836_pp1_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3836_pp1_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_2390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3840_pp1_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3840_pp1_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3840_pp1_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3840_pp1_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3840_pp1_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal tanThetaA_reg_3844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tanThetaA_1_reg_3851 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_reg_3858 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_5_reg_3863 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1506_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_reg_3868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_0_i_fu_2403_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_84_reg_3878 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_0_i1_fu_2415_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_17_fu_2424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal cosThetaA_int_1_reg_3892 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_20_fu_2435_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_reg_3904 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_reg_3909 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_7_reg_3914 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosThetaAdiv2_int_reg_3919 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosThetaAdiv2_int_1_reg_3925 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosA_half_fu_2443_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sinA_half_i_fu_2450_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosA_half_i_fu_2457_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosB_half_fu_2464_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sinB_half_i_fu_2471_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosB_half_i_fu_2478_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_3_fu_2495_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_2_fu_2510_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_111_reg_3981 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_112_reg_3986 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_114_reg_3991 : STD_LOGIC_VECTOR (31 downto 0);
    signal c2_reg_3996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_c2_reg_3996_pp1_iter14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_c2_reg_3996_pp1_iter15 : STD_LOGIC_VECTOR (31 downto 0);
    signal s2_reg_4007 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_s2_reg_4007_pp1_iter14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_s2_reg_4007_pp1_iter15 : STD_LOGIC_VECTOR (31 downto 0);
    signal c1_reg_4016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_c1_reg_4016_pp1_iter14 : STD_LOGIC_VECTOR (31 downto 0);
    signal s1_reg_4023 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_s1_reg_4023_pp1_iter14 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_fu_2524_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_reg_4030 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vy_int_reg_4030_pp1_iter14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vy_int_reg_4030_pp1_iter15 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_118_reg_4038 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_reg_4043 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_123_reg_4048 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_125_reg_4053 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_126_reg_4058 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_out1_reg_4063 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_out2_reg_4068 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out1_reg_4073 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_new_addr_reg_4078 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_vw_new_addr_reg_4078_pp1_iter15 : STD_LOGIC_VECTOR (8 downto 0);
    signal vx_new_addr_reg_4083 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_vx_new_addr_reg_4083_pp1_iter15 : STD_LOGIC_VECTOR (8 downto 0);
    signal vy_new_addr_reg_4088 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_vy_new_addr_reg_4088_pp1_iter15 : STD_LOGIC_VECTOR (8 downto 0);
    signal vz_new_addr_reg_4093 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_vz_new_addr_reg_4093_pp1_iter15 : STD_LOGIC_VECTOR (8 downto 0);
    signal diag_w_out_addr_reg_4098 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_diag_w_out_addr_reg_4098_pp1_iter15 : STD_LOGIC_VECTOR (8 downto 0);
    signal diag_z_out_addr_reg_4103 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_diag_z_out_addr_reg_4103_pp1_iter15 : STD_LOGIC_VECTOR (8 downto 0);
    signal uy_int_fu_2554_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out2_reg_4113 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_121_reg_4118 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_122_reg_4123 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_reg_4128 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_128_reg_4133 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_21_fu_2564_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal vw_int_fu_2592_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_16_fu_2596_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_16_reg_4147 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_22_fu_2600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_reg_4152 : STD_LOGIC_VECTOR (0 downto 0);
    signal vz_int_fu_2617_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_4161 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st146_fsm_20 : STD_LOGIC;
    signal ap_sig_1238 : BOOLEAN;
    signal sel_tmp2_fu_2662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_reg_4173 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp2_stg0_fsm_21 : STD_LOGIC;
    signal ap_sig_1249 : BOOLEAN;
    signal ap_reg_ppiten_pp2_it1 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_2705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_2711_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal indvar_flatten_next_reg_4192 : STD_LOGIC_VECTOR (17 downto 0);
    signal exitcond2_fu_2717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond2_reg_4197 : STD_LOGIC_VECTOR (0 downto 0);
    signal off_px_mid2_fu_2723_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal off_px_mid2_reg_4202 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_56_fu_2731_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_56_reg_4210 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_v_fu_2736_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_v_reg_4215 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_34_mid2_fu_2750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_mid2_reg_4227 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_fu_2783_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_137_reg_4231 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_36_mid2_fu_2795_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_mid2_reg_4237 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal off_px_1_fu_2818_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal off_px_1_reg_4251 : STD_LOGIC_VECTOR (8 downto 0);
    signal rev_fu_2824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_reg_4256 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp2_stg1_fsm_22 : STD_LOGIC;
    signal ap_sig_1295 : BOOLEAN;
    signal tmp_132_fu_2845_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_132_reg_4271 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_143_fu_2859_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_143_reg_4277 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_148_fu_2867_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_148_reg_4285 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_134_fu_2885_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_134_reg_4293 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_sig_cseq_ST_pp2_stg2_fsm_23 : STD_LOGIC;
    signal ap_sig_1320 : BOOLEAN;
    signal not_tmp_mid2_fu_2897_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_mid2_reg_4299 : STD_LOGIC_VECTOR (0 downto 0);
    signal uw_new_px_mid2_cast_fu_2931_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal uw_new_px_mid2_cast_reg_4373 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_pp2_stg3_fsm_24 : STD_LOGIC;
    signal ap_sig_1356 : BOOLEAN;
    signal diag_w_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag_w_out_load_reg_4405 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp2_stg4_fsm_25 : STD_LOGIC;
    signal ap_sig_1374 : BOOLEAN;
    signal diag_x_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag_x_out_load_reg_4410 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag_y_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag_y_out_load_reg_4415 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag_z_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag_z_out_load_reg_4420 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_fu_2945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_2949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_2953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_col2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_in_reg_4515 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_col1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uz_in_reg_4521 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_in_reg_4527 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_col1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_in_3_reg_4533 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_in_7_fu_2975_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_in_7_reg_4539 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_in_9_fu_2991_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_in_9_reg_4546 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_in_7_fu_3007_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_in_7_reg_4553 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_in_9_fu_3023_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_in_9_reg_4560 : STD_LOGIC_VECTOR (31 downto 0);
    signal uw_new_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal uw_new_load_1_reg_4567 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_new_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_new_load_1_reg_4573 : STD_LOGIC_VECTOR (31 downto 0);
    signal ux_new_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ux_new_load_1_reg_4579 : STD_LOGIC_VECTOR (31 downto 0);
    signal uz_new_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal uz_new_load_1_reg_4587 : STD_LOGIC_VECTOR (31 downto 0);
    signal uw_new_load_reg_4595 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp2_stg6_fsm_27 : STD_LOGIC;
    signal ap_sig_1442 : BOOLEAN;
    signal ux_new_load_reg_4600 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_new_load_reg_4605 : STD_LOGIC_VECTOR (31 downto 0);
    signal uz_new_load_reg_4610 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_new_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_new_load_reg_4615 : STD_LOGIC_VECTOR (31 downto 0);
    signal vx_new_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal vx_new_load_reg_4621 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_new_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_new_load_reg_4627 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_new_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_new_load_reg_4633 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp3_mid2_fu_3031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_mid2_reg_4639 : STD_LOGIC_VECTOR (0 downto 0);
    signal vz_in_fu_3035_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_in_reg_4647 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_8_fu_3049_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a1_assign_7_fu_3066_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_6_fu_3083_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a1_assign_5_fu_3100_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a4_assign_2_fu_3115_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp2_stg7_fsm_28 : STD_LOGIC;
    signal ap_sig_1477 : BOOLEAN;
    signal a3_assign_2_fu_3129_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a4_assign_1_fu_3142_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a3_assign_1_fu_3156_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_4701 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_104_reg_4706 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_4711 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_106_reg_4716 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_107_reg_4721 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_108_reg_4726 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_109_reg_4731 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_110_reg_4736 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_int1_3_fu_3164_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_int1_3_reg_4741 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp2_stg12_fsm_33 : STD_LOGIC;
    signal ap_sig_1501 : BOOLEAN;
    signal w_int1_3_fu_3172_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_int1_3_reg_4748 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_int1_3_fu_3180_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_int1_3_reg_4755 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_int1_3_fu_3188_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_int1_3_reg_4762 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_139_fu_3495_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_139_reg_4769 : STD_LOGIC_VECTOR (20 downto 0);
    signal s_col1_addr_6_reg_4786 : STD_LOGIC_VECTOR (19 downto 0);
    signal s_col1_addr_7_reg_4791 : STD_LOGIC_VECTOR (19 downto 0);
    signal s_col2_addr_6_reg_4830 : STD_LOGIC_VECTOR (19 downto 0);
    signal s_col2_addr_7_reg_4835 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_150_fu_3252_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_150_reg_4841 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_151_fu_3256_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_151_reg_4846 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_152_fu_3260_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp_152_fu_3260_p2 : signal is "no";
    signal tmp_152_reg_4851 : STD_LOGIC_VECTOR (20 downto 0);
    signal s_col1_addr_8_reg_4867 : STD_LOGIC_VECTOR (19 downto 0);
    signal s_col1_addr_9_reg_4872 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_col2_addr_6_reg_4883 : STD_LOGIC_VECTOR (19 downto 0);
    signal s_col2_addr_8_reg_4910 : STD_LOGIC_VECTOR (19 downto 0);
    signal s_col2_addr_9_reg_4915 : STD_LOGIC_VECTOR (19 downto 0);
    signal w_int2_3_fu_3285_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_int2_3_reg_4921 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp2_stg19_fsm_40 : STD_LOGIC;
    signal ap_sig_1576 : BOOLEAN;
    signal x_int2_3_fu_3292_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_int2_3_reg_4927 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_int2_3_fu_3299_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_int2_3_reg_4933 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_int2_3_fu_3306_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_int2_3_reg_4939 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_out_0_x_out_fu_3325_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_out_0_w_out_fu_3335_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_out_0_z_out_fu_3356_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out_0_y_out_fu_3366_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal step_1_fu_3375_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_cseq_ST_st176_fsm_47 : STD_LOGIC;
    signal ap_sig_1603 : BOOLEAN;
    signal exitcond_flatten2_fu_3380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp3_stg0_fsm_48 : STD_LOGIC;
    signal ap_sig_1611 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_fu_3386_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal row4_mid2_fu_3404_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal row4_mid2_reg_4985 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_mid2_v_fu_3412_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_mid2_v_reg_4991 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter3 : STD_LOGIC_VECTOR (8 downto 0);
    signal row_2_fu_3420_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_3444_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_8_reg_5033 : STD_LOGIC_VECTOR (19 downto 0);
    signal s_col1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_col2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp2_stg25_fsm_46 : STD_LOGIC;
    signal ap_sig_1705 : BOOLEAN;
    signal diag1_i_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag1_i_ce0 : STD_LOGIC;
    signal diag1_i_we0 : STD_LOGIC;
    signal diag1_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag1_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag1_i_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag1_i_ce1 : STD_LOGIC;
    signal diag1_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag2_i_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag2_i_ce0 : STD_LOGIC;
    signal diag2_i_we0 : STD_LOGIC;
    signal diag2_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag2_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag2_i_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal diag2_i_ce1 : STD_LOGIC;
    signal diag2_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_col1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal s_col1_ce0 : STD_LOGIC;
    signal s_col1_we0 : STD_LOGIC;
    signal s_col1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_col1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_col1_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal s_col1_ce1 : STD_LOGIC;
    signal s_col1_we1 : STD_LOGIC;
    signal s_col1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_col2_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal s_col2_ce0 : STD_LOGIC;
    signal s_col2_we0 : STD_LOGIC;
    signal s_col2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_col2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_col2_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal s_col2_ce1 : STD_LOGIC;
    signal s_col2_we1 : STD_LOGIC;
    signal s_col2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_col1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal u_col1_ce0 : STD_LOGIC;
    signal u_col1_we0 : STD_LOGIC;
    signal u_col1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_col1_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal u_col1_ce1 : STD_LOGIC;
    signal u_col1_we1 : STD_LOGIC;
    signal u_col1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_col2_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal u_col2_ce0 : STD_LOGIC;
    signal u_col2_we0 : STD_LOGIC;
    signal u_col2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_col2_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal u_col2_ce1 : STD_LOGIC;
    signal u_col2_we1 : STD_LOGIC;
    signal u_col2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_col1_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_col1_ce0 : STD_LOGIC;
    signal v_col1_we0 : STD_LOGIC;
    signal v_col1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_col1_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_col1_ce1 : STD_LOGIC;
    signal v_col1_we1 : STD_LOGIC;
    signal v_col1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_col2_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_col2_ce0 : STD_LOGIC;
    signal v_col2_we0 : STD_LOGIC;
    signal v_col2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_col2_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_col2_ce1 : STD_LOGIC;
    signal v_col2_we1 : STD_LOGIC;
    signal v_col2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag_w_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal diag_w_out_ce0 : STD_LOGIC;
    signal diag_w_out_we0 : STD_LOGIC;
    signal diag_w_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal diag_x_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal diag_x_out_ce0 : STD_LOGIC;
    signal diag_x_out_we0 : STD_LOGIC;
    signal diag_y_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal diag_y_out_ce0 : STD_LOGIC;
    signal diag_y_out_we0 : STD_LOGIC;
    signal diag_z_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal diag_z_out_ce0 : STD_LOGIC;
    signal diag_z_out_we0 : STD_LOGIC;
    signal diag_z_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal uw_new_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal uw_new_ce0 : STD_LOGIC;
    signal uw_new_we0 : STD_LOGIC;
    signal ux_new_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal ux_new_ce0 : STD_LOGIC;
    signal ux_new_we0 : STD_LOGIC;
    signal uy_new_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal uy_new_ce0 : STD_LOGIC;
    signal uy_new_we0 : STD_LOGIC;
    signal uy_new_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal uz_new_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal uz_new_ce0 : STD_LOGIC;
    signal uz_new_we0 : STD_LOGIC;
    signal vw_new_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal vw_new_ce0 : STD_LOGIC;
    signal vw_new_we0 : STD_LOGIC;
    signal vx_new_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal vx_new_ce0 : STD_LOGIC;
    signal vx_new_we0 : STD_LOGIC;
    signal vy_new_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal vy_new_ce0 : STD_LOGIC;
    signal vy_new_we0 : STD_LOGIC;
    signal vz_new_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal vz_new_ce0 : STD_LOGIC;
    signal vz_new_we0 : STD_LOGIC;
    signal col_reg_1132 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_st8_fsm_3 : STD_LOGIC;
    signal ap_sig_1923 : BOOLEAN;
    signal phi_mul1_reg_1143 : STD_LOGIC_VECTOR (19 downto 0);
    signal indvar_flatten1_reg_1177 : STD_LOGIC_VECTOR (12 downto 0);
    signal sweepnum_reg_1188 : STD_LOGIC_VECTOR (3 downto 0);
    signal step_reg_1199 : STD_LOGIC_VECTOR (9 downto 0);
    signal px_reg_1210 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_st14_fsm_9 : STD_LOGIC;
    signal ap_sig_1948 : BOOLEAN;
    signal px1_phi_fu_1225_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_b1_assign_reg_1293pp1_it11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_b1_assign_reg_1293pp1_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_phi_fu_1349_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal px2_phi_fu_1360_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal off_px_phi_fu_1371_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal col3_phi_fu_1393_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_1792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_31_cast_fu_1844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_cast_fu_1854_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_38_cast_fu_1865_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_cast_fu_1944_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_cast_fu_1954_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_cast_fu_1981_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_cast_fu_1990_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_cast_fu_1972_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_cast_fu_1999_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_141_cast_fu_2041_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_142_cast_fu_2071_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st11_fsm_6 : STD_LOGIC;
    signal ap_sig_2029 : BOOLEAN;
    signal tmp_143_cast_fu_2075_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_135_cast_fu_2100_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_139_cast_fu_2159_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_140_cast_fu_2164_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_fu_2529_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_144_cast_fu_2677_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_157_cast_fu_2812_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_145_cast_fu_2830_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_158_cast_fu_2907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_162_cast_fu_2921_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_44_fu_2938_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_159_cast_fu_3220_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_160_cast_fu_3234_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_161_cast_fu_3245_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_163_cast_fu_3264_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_164_cast_fu_3273_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_165_cast_fu_3279_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_134_cast_fu_3432_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_132_cast_fu_3476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_133_cast_fu_3488_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_cast_fu_1787_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st15_fsm_10 : STD_LOGIC;
    signal ap_sig_2082 : BOOLEAN;
    signal ap_sig_cseq_ST_st16_fsm_11 : STD_LOGIC;
    signal ap_sig_2091 : BOOLEAN;
    signal tmp_2_cast_fu_1804_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st12_fsm_7 : STD_LOGIC;
    signal ap_sig_2107 : BOOLEAN;
    signal ap_sig_cseq_ST_st13_fsm_8 : STD_LOGIC;
    signal ap_sig_2115 : BOOLEAN;
    signal tmp_129_fu_2578_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_130_fu_2626_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp2_stg17_fsm_38 : STD_LOGIC;
    signal ap_sig_2240 : BOOLEAN;
    signal ap_sig_cseq_ST_pp2_stg18_fsm_39 : STD_LOGIC;
    signal ap_sig_2275 : BOOLEAN;
    signal grp_fu_1411_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1411_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp2_stg11_fsm_32 : STD_LOGIC;
    signal ap_sig_2313 : BOOLEAN;
    signal grp_fu_1415_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1415_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1419_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1419_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1426_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1426_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1430_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1430_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp2_stg20_fsm_41 : STD_LOGIC;
    signal ap_sig_2350 : BOOLEAN;
    signal grp_fu_1434_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1434_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1442_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1452_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1452_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1470_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1476_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1482_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1482_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1488_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1502_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1502_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1779_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_1798_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_fu_1839_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_15_fu_1849_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_7_cast_fu_1829_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal exitcond_fu_1888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sweepnum_1_fu_1882_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1910_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1914_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_1924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_cast_fu_2032_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_47_fu_2036_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_25_cast_fu_2047_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_26_fu_2056_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_27_cast_fu_2062_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_21_cast_fu_2091_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_27_fu_2095_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_28_fu_2106_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_29_fu_2117_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_30_fu_2123_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_31_fu_2127_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_29_fu_2117_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_32_fu_2131_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_35_fu_2145_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_s_fu_2197_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_3_fu_2219_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_1_fu_2231_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_cast_fu_2241_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_fu_2209_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_2245_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_41_cast_fu_2251_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_40_fu_2255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_2261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_1_fu_2273_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_43_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_2285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_fu_2297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_11_fu_2319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_3_fu_2330_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_4_cast_fu_2340_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_2_fu_2309_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_fu_2344_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_64_cast_fu_2350_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_65_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_2360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_3_fu_2372_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_72_fu_2378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_2384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_fu_2396_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_19_fu_2408_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_5_fu_2420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_14_fu_2432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_12_to_int_fu_2485_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_12_neg_fu_2489_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_11_to_int_fu_2500_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_11_neg_fu_2504_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_to_int_fu_2515_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_neg_fu_2518_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_to_int_fu_2545_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_neg_fu_2548_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_15_fu_2560_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_144_neg_fu_2572_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_to_int_fu_2583_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_neg_fu_2586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_int_to_int_fu_2608_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_int_neg_fu_2611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_150_neg_fu_2621_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_2631_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_fu_2639_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_fu_2634_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_19_fu_2648_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_28_cast_fu_2668_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_42_fu_2672_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal px_2_fu_2689_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_35_cast_fu_2695_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_mid1_fu_2744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_2683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal px_2_mid1_fu_2758_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_135_fu_2764_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_136_fu_2772_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_137_fu_2783_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_36_mid1_fu_2789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_2699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_cast_fu_2803_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_140_fu_2807_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_131_fu_2835_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_132_fu_2845_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_141_fu_2851_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_142_fu_2855_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_133_fu_2875_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_134_fu_2885_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal rev1_fu_2891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_fu_2903_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_149_fu_2917_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sel_tmp3_fu_2957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_2962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_in_4_fu_2967_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_in_4_fu_2983_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_in_4_fu_2999_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_in_4_fu_3015_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp9_fu_3042_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp1_fu_3059_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp7_fu_3076_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp8_fu_3093_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp_fu_3110_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp5_fu_3123_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp4_fu_3137_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp6_fu_3150_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_mid2_v_v_fu_3196_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_38_mid2_v_fu_3199_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_138_fu_3205_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_145_fu_3216_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_146_fu_3230_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_147_fu_3241_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 of tmp_147_fu_3241_p2 : signal is "no";
    signal w_out_3_fu_3313_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_out_3_fu_3319_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_out_3_fu_3344_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out_3_fu_3350_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_3398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_2_fu_3392_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3501_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_8_fu_3444_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_mid2_v_fu_3450_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_mid2_v_fu_3461_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_mid2_cast_fu_3457_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_9_fu_3471_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_10_mid2_cast_fu_3467_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_10_fu_3483_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_139_fu_3495_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3501_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3501_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3501_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1411_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st183_fsm_49 : STD_LOGIC;
    signal ap_sig_3499 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_fu_3501_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_3501_p20 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_132_fu_2845_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_134_fu_2885_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_137_fu_2783_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_29_fu_2117_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_8_fu_3444_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_sig_1100 : BOOLEAN;
    signal ap_sig_1095 : BOOLEAN;
    signal ap_sig_1090 : BOOLEAN;
    signal ap_sig_1086 : BOOLEAN;
    signal ap_sig_1220 : BOOLEAN;
    signal ap_sig_1984 : BOOLEAN;
    signal ap_sig_534 : BOOLEAN;
    signal ap_sig_1230 : BOOLEAN;
    signal ap_sig_1993 : BOOLEAN;
    signal ap_sig_535 : BOOLEAN;
    signal ap_sig_2214 : BOOLEAN;
    signal ap_sig_3651 : BOOLEAN;
    signal ap_sig_3653 : BOOLEAN;
    signal ap_sig_3656 : BOOLEAN;
    signal ap_sig_3658 : BOOLEAN;
    signal ap_sig_3660 : BOOLEAN;
    signal ap_sig_3663 : BOOLEAN;
    signal ap_sig_3665 : BOOLEAN;

    component dut_faddfsub_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_fadd_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_fdiv_32ns_32ns_32_16 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_frsqrt_32ns_32ns_32_11_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_mul_mul_11ns_11s_21_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component dut_mac_muladd_9ns_12ns_10ns_20_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component dut_svd_pairs_diag1_i IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_svd_pairs_s_col1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_svd_pairs_diag_w_out IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    diag1_i_U : component dut_svd_pairs_diag1_i
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => diag1_i_address0,
        ce0 => diag1_i_ce0,
        we0 => diag1_i_we0,
        d0 => diag1_i_d0,
        q0 => diag1_i_q0,
        address1 => diag1_i_address1,
        ce1 => diag1_i_ce1,
        q1 => diag1_i_q1);

    diag2_i_U : component dut_svd_pairs_diag1_i
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => diag2_i_address0,
        ce0 => diag2_i_ce0,
        we0 => diag2_i_we0,
        d0 => diag2_i_d0,
        q0 => diag2_i_q0,
        address1 => diag2_i_address1,
        ce1 => diag2_i_ce1,
        q1 => diag2_i_q1);

    s_col1_U : component dut_svd_pairs_s_col1
    generic map (
        DataWidth => 32,
        AddressRange => 614656,
        AddressWidth => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => s_col1_address0,
        ce0 => s_col1_ce0,
        we0 => s_col1_we0,
        d0 => s_col1_d0,
        q0 => s_col1_q0,
        address1 => s_col1_address1,
        ce1 => s_col1_ce1,
        we1 => s_col1_we1,
        d1 => s_col1_d1,
        q1 => s_col1_q1);

    s_col2_U : component dut_svd_pairs_s_col1
    generic map (
        DataWidth => 32,
        AddressRange => 614656,
        AddressWidth => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => s_col2_address0,
        ce0 => s_col2_ce0,
        we0 => s_col2_we0,
        d0 => s_col2_d0,
        q0 => s_col2_q0,
        address1 => s_col2_address1,
        ce1 => s_col2_ce1,
        we1 => s_col2_we1,
        d1 => s_col2_d1,
        q1 => s_col2_q1);

    u_col1_U : component dut_svd_pairs_s_col1
    generic map (
        DataWidth => 32,
        AddressRange => 614656,
        AddressWidth => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => u_col1_address0,
        ce0 => u_col1_ce0,
        we0 => u_col1_we0,
        d0 => u_col1_d0,
        q0 => u_col1_q0,
        address1 => u_col1_address1,
        ce1 => u_col1_ce1,
        we1 => u_col1_we1,
        d1 => u_col1_d1,
        q1 => u_col1_q1);

    u_col2_U : component dut_svd_pairs_s_col1
    generic map (
        DataWidth => 32,
        AddressRange => 614656,
        AddressWidth => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => u_col2_address0,
        ce0 => u_col2_ce0,
        we0 => u_col2_we0,
        d0 => u_col2_d0,
        q0 => u_col2_q0,
        address1 => u_col2_address1,
        ce1 => u_col2_ce1,
        we1 => u_col2_we1,
        d1 => u_col2_d1,
        q1 => u_col2_q1);

    v_col1_U : component dut_svd_pairs_s_col1
    generic map (
        DataWidth => 32,
        AddressRange => 614656,
        AddressWidth => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_col1_address0,
        ce0 => v_col1_ce0,
        we0 => v_col1_we0,
        d0 => v_col1_d0,
        q0 => v_col1_q0,
        address1 => v_col1_address1,
        ce1 => v_col1_ce1,
        we1 => v_col1_we1,
        d1 => v_col1_d1,
        q1 => v_col1_q1);

    v_col2_U : component dut_svd_pairs_s_col1
    generic map (
        DataWidth => 32,
        AddressRange => 614656,
        AddressWidth => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_col2_address0,
        ce0 => v_col2_ce0,
        we0 => v_col2_we0,
        d0 => v_col2_d0,
        q0 => v_col2_q0,
        address1 => v_col2_address1,
        ce1 => v_col2_ce1,
        we1 => v_col2_we1,
        d1 => v_col2_d1,
        q1 => v_col2_q1);

    diag_w_out_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => diag_w_out_address0,
        ce0 => diag_w_out_ce0,
        we0 => diag_w_out_we0,
        d0 => diag_w_out_d0,
        q0 => diag_w_out_q0);

    diag_x_out_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => diag_x_out_address0,
        ce0 => diag_x_out_ce0,
        we0 => diag_x_out_we0,
        d0 => ap_const_lv32_0,
        q0 => diag_x_out_q0);

    diag_y_out_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => diag_y_out_address0,
        ce0 => diag_y_out_ce0,
        we0 => diag_y_out_we0,
        d0 => ap_const_lv32_0,
        q0 => diag_y_out_q0);

    diag_z_out_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => diag_z_out_address0,
        ce0 => diag_z_out_ce0,
        we0 => diag_z_out_we0,
        d0 => diag_z_out_d0,
        q0 => diag_z_out_q0);

    uw_new_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => uw_new_address0,
        ce0 => uw_new_ce0,
        we0 => uw_new_we0,
        d0 => ap_reg_ppstg_c1_reg_4016_pp1_iter14,
        q0 => uw_new_q0);

    ux_new_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ux_new_address0,
        ce0 => ux_new_ce0,
        we0 => ux_new_we0,
        d0 => ap_reg_ppstg_s1_reg_4023_pp1_iter14,
        q0 => ux_new_q0);

    uy_new_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => uy_new_address0,
        ce0 => uy_new_ce0,
        we0 => uy_new_we0,
        d0 => uy_new_d0,
        q0 => uy_new_q0);

    uz_new_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => uz_new_address0,
        ce0 => uz_new_ce0,
        we0 => uz_new_we0,
        d0 => ap_reg_ppstg_c1_reg_4016_pp1_iter14,
        q0 => uz_new_q0);

    vw_new_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => vw_new_address0,
        ce0 => vw_new_ce0,
        we0 => vw_new_we0,
        d0 => ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it16,
        q0 => vw_new_q0);

    vx_new_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => vx_new_address0,
        ce0 => vx_new_ce0,
        we0 => vx_new_we0,
        d0 => ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it16,
        q0 => vx_new_q0);

    vy_new_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => vy_new_address0,
        ce0 => vy_new_ce0,
        we0 => vy_new_we0,
        d0 => ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it16,
        q0 => vy_new_q0);

    vz_new_U : component dut_svd_pairs_diag_w_out
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => vz_new_address0,
        ce0 => vz_new_ce0,
        we0 => vz_new_we0,
        d0 => ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it16,
        q0 => vz_new_q0);

    dut_faddfsub_32ns_32ns_32_5_full_dsp_U18 : component dut_faddfsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1411_p0,
        din1 => grp_fu_1411_p1,
        opcode => grp_fu_1411_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_1411_p2);

    dut_fadd_32ns_32ns_32_5_full_dsp_U19 : component dut_fadd_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1415_p0,
        din1 => grp_fu_1415_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1415_p2);

    dut_fadd_32ns_32ns_32_5_full_dsp_U20 : component dut_fadd_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1419_p0,
        din1 => grp_fu_1419_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1419_p2);

    dut_fadd_32ns_32ns_32_5_full_dsp_U21 : component dut_fadd_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1426_p0,
        din1 => grp_fu_1426_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1426_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U22 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1430_p0,
        din1 => grp_fu_1430_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1430_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U23 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1434_p0,
        din1 => grp_fu_1434_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1434_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U24 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1442_p0,
        din1 => grp_fu_1442_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1442_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U25 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1452_p0,
        din1 => grp_fu_1452_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1452_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U26 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1470_p0,
        din1 => grp_fu_1470_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1470_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U27 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1476_p0,
        din1 => grp_fu_1476_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1476_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U28 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1482_p0,
        din1 => grp_fu_1482_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1482_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U29 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1488_p0,
        din1 => grp_fu_1488_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1488_p2);

    dut_fdiv_32ns_32ns_32_16_U30 : component dut_fdiv_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1502_p0,
        din1 => grp_fu_1502_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1502_p2);

    dut_frsqrt_32ns_32ns_32_11_full_dsp_U31 : component dut_frsqrt_32ns_32ns_32_11_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1506_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1506_p2);

    dut_mul_mul_11ns_11s_21_1_U32 : component dut_mul_mul_11ns_11s_21_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 21)
    port map (
        din0 => tmp_139_fu_3495_p0,
        din1 => tmp_138_fu_3205_p3,
        dout => tmp_139_fu_3495_p2);

    dut_mac_muladd_9ns_12ns_10ns_20_1_U33 : component dut_mac_muladd_9ns_12ns_10ns_20_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 12,
        din2_WIDTH => 10,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_3501_p0,
        din1 => grp_fu_3501_p1,
        din2 => grp_fu_3501_p2,
        dout => grp_fu_3501_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((ap_const_lv1_0 = exitcond8_fu_1817_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond9_fu_1767_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_lv1_0 = exitcond8_fu_1817_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond9_fu_1767_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((ap_const_lv1_0 = exitcond8_fu_1817_p2))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and not((ap_const_lv1_0 = exitcond4_fu_2079_p2)))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and not((ap_const_lv1_0 = exitcond5_fu_2008_p2)))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (exitcond4_reg_3710 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and not((ap_const_lv1_0 = exitcond5_fu_2008_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and not((exitcond4_reg_3710 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it10 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it10 <= ap_reg_ppiten_pp1_it9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it11 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it11 <= ap_reg_ppiten_pp1_it10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it12 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it12 <= ap_reg_ppiten_pp1_it11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it13 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it13 <= ap_reg_ppiten_pp1_it12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it14 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it14 <= ap_reg_ppiten_pp1_it13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it15 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it15 <= ap_reg_ppiten_pp1_it14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it16 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it16 <= ap_reg_ppiten_pp1_it15;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and not((ap_const_lv1_0 = exitcond5_fu_2008_p2)))) then 
                    ap_reg_ppiten_pp1_it16 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it8 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it8 <= ap_reg_ppiten_pp1_it7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it9 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then 
                    ap_reg_ppiten_pp1_it9 <= ap_reg_ppiten_pp1_it8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp2_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and not((ap_const_lv1_0 = exitcond_flatten_reg_4188)))) then 
                    ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st146_fsm_20)) then 
                    ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp2_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg25_fsm_46))) then 
                    ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st146_fsm_20) or (not((ap_const_lv1_0 = exitcond_flatten_reg_4188)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg25_fsm_46)))) then 
                    ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp3_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48) and not((ap_const_lv1_0 = exitcond_flatten2_fu_3380_p2)))) then 
                    ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_4) and not((ap_const_lv1_0 = exitcond_flatten1_fu_1870_p2)))) then 
                    ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp3_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48) and (ap_const_lv1_0 = exitcond_flatten2_fu_3380_p2))) then 
                    ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_4) and not((ap_const_lv1_0 = exitcond_flatten1_fu_1870_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48) and not((ap_const_lv1_0 = exitcond_flatten2_fu_3380_p2))))) then 
                    ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp3_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp3_it2 <= ap_reg_ppiten_pp3_it1;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp3_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp3_it3 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp3_it3 <= ap_reg_ppiten_pp3_it2;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp3_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp3_it4 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp3_it4 <= ap_reg_ppiten_pp3_it3;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp3_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp3_it5 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp3_it5 <= ap_reg_ppiten_pp3_it4;
            end if;
        end if;
    end process;


    ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_1086) then
                if (ap_sig_1090) then 
                    ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12 <= cosThetaAdiv2_int_reg_3919;
                elsif (ap_sig_1095) then 
                    ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12 <= cosA_half_fu_2443_p3;
                elsif (ap_sig_1100) then 
                    ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12 <= cosA_half_i_fu_2457_p3;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12 <= ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it11;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_1086) then
                if (ap_sig_1090) then 
                    ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12 <= grp_fu_1442_p2;
                elsif (ap_sig_1095) then 
                    ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12 <= ap_const_lv32_3F3504F3;
                elsif (ap_sig_1100) then 
                    ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12 <= sinA_half_i_fu_2450_p3;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12 <= ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it11;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_b1_assign_reg_1293pp1_it12_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11))) then 
                ap_reg_phiprechg_b1_assign_reg_1293pp1_it12 <= cosThetaAdiv2_int_1_reg_3925;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11)))) then 
                ap_reg_phiprechg_b1_assign_reg_1293pp1_it12 <= cosB_half_fu_2464_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11)))) then 
                ap_reg_phiprechg_b1_assign_reg_1293pp1_it12 <= cosB_half_i_fu_2478_p3;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19))) then 
                ap_reg_phiprechg_b1_assign_reg_1293pp1_it12 <= ap_reg_phiprechg_b1_assign_reg_1293pp1_it11;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11))) then 
                ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12 <= grp_fu_1430_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11)))) then 
                ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12 <= ap_const_lv32_3F3504F3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11)))) then 
                ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12 <= sinB_half_i_fu_2471_p3;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19))) then 
                ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12 <= ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it11;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter8)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8) and not((ap_const_lv1_0 = ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter8))))) then 
                ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9 <= grp_fu_1502_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19))) then 
                ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9 <= ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it8;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8) and not((ap_const_lv1_0 = ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter8))))) then 
                ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9 <= grp_fu_1502_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19))) then 
                ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9 <= ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it8;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it16_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_534) then
                if (ap_sig_1984) then 
                    ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it16 <= ap_reg_ppstg_c2_reg_3996_pp1_iter15;
                elsif (ap_sig_1220) then 
                    ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it16 <= vw_int_fu_2592_p1;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it16 <= ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it15;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it16_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_534) then
                if (ap_sig_1993) then 
                    ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it16 <= ap_reg_ppstg_s2_reg_4007_pp1_iter15;
                elsif (ap_sig_1230) then 
                    ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it16 <= ap_reg_ppstg_vy_int_reg_4030_pp1_iter15;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it16 <= ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it15;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it16_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_534) then
                if (ap_sig_1984) then 
                    ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it16 <= ap_reg_ppstg_vy_int_reg_4030_pp1_iter15;
                elsif (ap_sig_1220) then 
                    ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it16 <= ap_reg_ppstg_s2_reg_4007_pp1_iter15;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it16 <= ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it15;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it16_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_534) then
                if (ap_sig_1993) then 
                    ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it16 <= ap_reg_ppstg_c2_reg_3996_pp1_iter15;
                elsif (ap_sig_1230) then 
                    ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it16 <= vz_int_fu_2617_p1;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it16 <= ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it15;
                end if;
            end if; 
        end if;
    end process;

    col3_reg_1389_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_4) and not((ap_const_lv1_0 = exitcond_flatten1_fu_1870_p2)))) then 
                col3_reg_1389 <= ap_const_lv9_0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48) and (ap_const_lv1_0 = exitcond_flatten2_reg_4976))) then 
                col3_reg_1389 <= tmp_9_mid2_v_reg_4991;
            end if; 
        end if;
    end process;

    col_reg_1132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_3)) then 
                col_reg_1132 <= col_1_reg_3519;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                col_reg_1132 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    indvar_flatten1_reg_1177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = exitcond9_fu_1767_p2)))) then 
                indvar_flatten1_reg_1177 <= ap_const_lv13_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st176_fsm_47)) then 
                indvar_flatten1_reg_1177 <= indvar_flatten_next2_reg_3587;
            end if; 
        end if;
    end process;

    indvar_flatten2_reg_1378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_4) and not((ap_const_lv1_0 = exitcond_flatten1_fu_1870_p2)))) then 
                indvar_flatten2_reg_1378 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp3_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48) and (ap_const_lv1_0 = exitcond_flatten2_fu_3380_p2))) then 
                indvar_flatten2_reg_1378 <= indvar_flatten_next1_fu_3386_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_1345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) then 
                indvar_flatten_reg_1345 <= indvar_flatten_next_reg_4192;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st146_fsm_20)) then 
                indvar_flatten_reg_1345 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    off_px_reg_1367_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) then 
                off_px_reg_1367 <= off_px_1_reg_4251;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st146_fsm_20)) then 
                off_px_reg_1367 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    phi_mul1_reg_1143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_3)) then 
                phi_mul1_reg_1143 <= next_mul1_reg_3510;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                phi_mul1_reg_1143 <= ap_const_lv20_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_1166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_lv1_0 = exitcond8_fu_1817_p2))) then 
                phi_mul_reg_1166 <= next_mul_fu_1833_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond9_fu_1767_p2))) then 
                phi_mul_reg_1166 <= ap_const_lv20_0;
            end if; 
        end if;
    end process;

    px1_reg_1221_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and not((ap_const_lv1_0 = exitcond5_fu_2008_p2)))) then 
                px1_reg_1221 <= ap_const_lv9_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (exitcond4_reg_3710 = ap_const_lv1_0))) then 
                px1_reg_1221 <= px_3_reg_3714;
            end if; 
        end if;
    end process;

    px2_reg_1356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) then 
                px2_reg_1356 <= p_v_reg_4215;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st146_fsm_20)) then 
                px2_reg_1356 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    px_reg_1210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_9)) then 
                px_reg_1210 <= px_1_reg_3677;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_4) and (ap_const_lv1_0 = exitcond_flatten1_fu_1870_p2))) then 
                px_reg_1210 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    reg_1650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3))) then 
                reg_1650 <= v_col2_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
                reg_1650 <= v_col2_q0;
            end if; 
        end if;
    end process;

    row4_reg_1400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_4) and not((ap_const_lv1_0 = exitcond_flatten1_fu_1870_p2)))) then 
                row4_reg_1400 <= ap_const_lv10_0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp3_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48) and (ap_const_lv1_0 = exitcond_flatten2_fu_3380_p2))) then 
                row4_reg_1400 <= row_2_fu_3420_p2;
            end if; 
        end if;
    end process;

    row_reg_1155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_lv1_0 = exitcond8_fu_1817_p2))) then 
                row_reg_1155 <= row_1_fu_1823_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond9_fu_1767_p2))) then 
                row_reg_1155 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    step_reg_1199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = exitcond9_fu_1767_p2)))) then 
                step_reg_1199 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st176_fsm_47)) then 
                step_reg_1199 <= step_1_fu_3375_p2;
            end if; 
        end if;
    end process;

    sweepnum_reg_1188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = exitcond9_fu_1767_p2)))) then 
                sweepnum_reg_1188 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st176_fsm_47)) then 
                sweepnum_reg_1188 <= sweepnum_cast_mid2_v_reg_3599;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_4) and (ap_const_lv1_0 = exitcond_flatten1_fu_1870_p2))) then
                INPUT_BANK_reg_3605 <= INPUT_BANK_fu_1918_p2;
                OUTPUT_BANK_reg_3611 <= OUTPUT_BANK_fu_1930_p2;
                    diag1_i_addr_1_reg_3637(3) <= tmp_8_cast_fu_1944_p3(10 - 1 downto 0)(3);    diag1_i_addr_1_reg_3637(8 downto 7) <= tmp_8_cast_fu_1944_p3(10 - 1 downto 0)(8 downto 7);
                    diag1_i_addr_2_reg_3663(3) <= tmp_10_cast_fu_1972_p3(10 - 1 downto 0)(3);    diag1_i_addr_2_reg_3663(8 downto 7) <= tmp_10_cast_fu_1972_p3(10 - 1 downto 0)(8 downto 7);
                    diag1_i_addr_3_reg_3668(3) <= tmp_15_cast_fu_1999_p3(10 - 1 downto 0)(3);    diag1_i_addr_3_reg_3668(8 downto 7) <= tmp_15_cast_fu_1999_p3(10 - 1 downto 0)(8 downto 7);
                    diag1_i_addr_5_reg_3642(3) <= tmp_9_cast_fu_1954_p3(10 - 1 downto 0)(3);    diag1_i_addr_5_reg_3642(7) <= tmp_9_cast_fu_1954_p3(10 - 1 downto 0)(7);    diag1_i_addr_5_reg_3642(9) <= tmp_9_cast_fu_1954_p3(10 - 1 downto 0)(9);
                    diag2_i_addr_1_reg_3627(3) <= tmp_8_cast_fu_1944_p3(10 - 1 downto 0)(3);    diag2_i_addr_1_reg_3627(8 downto 7) <= tmp_8_cast_fu_1944_p3(10 - 1 downto 0)(8 downto 7);
                    diag2_i_addr_3_reg_3653(3) <= tmp_12_cast_fu_1981_p3(10 - 1 downto 0)(3);    diag2_i_addr_3_reg_3653(7) <= tmp_12_cast_fu_1981_p3(10 - 1 downto 0)(7);    diag2_i_addr_3_reg_3653(9) <= tmp_12_cast_fu_1981_p3(10 - 1 downto 0)(9);
                    diag2_i_addr_4_reg_3632(3) <= tmp_9_cast_fu_1954_p3(10 - 1 downto 0)(3);    diag2_i_addr_4_reg_3632(7) <= tmp_9_cast_fu_1954_p3(10 - 1 downto 0)(7);    diag2_i_addr_4_reg_3632(9) <= tmp_9_cast_fu_1954_p3(10 - 1 downto 0)(9);
                    diag2_i_addr_5_reg_3658(3) <= tmp_14_cast_fu_1990_p3(10 - 1 downto 0)(3);    diag2_i_addr_5_reg_3658(7) <= tmp_14_cast_fu_1990_p3(10 - 1 downto 0)(7);    diag2_i_addr_5_reg_3658(9) <= tmp_14_cast_fu_1990_p3(10 - 1 downto 0)(9);
                step_mid2_reg_3592 <= step_mid2_fu_1894_p3;
                sweepnum_cast_mid2_v_reg_3599 <= sweepnum_cast_mid2_v_fu_1902_p3;
                    tmp_10_cast1_reg_3647(3) <= tmp_10_cast1_fu_1964_p3(3);    tmp_10_cast1_reg_3647(8 downto 7) <= tmp_10_cast1_fu_1964_p3(8 downto 7);
                    tmp_8_cast1_reg_3618(3) <= tmp_8_cast1_fu_1936_p3(3);    tmp_8_cast1_reg_3618(8 downto 7) <= tmp_8_cast1_fu_1936_p3(8 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it12))) then
                a1_assign_s_reg_1267 <= ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it12;
                a2_assign_s_reg_1253 <= ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16)) then
                ap_reg_ppstg_c1_reg_4016_pp1_iter14 <= c1_reg_4016;
                ap_reg_ppstg_or_cond2_reg_3836_pp1_iter10 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter9;
                ap_reg_ppstg_or_cond2_reg_3836_pp1_iter11 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter10;
                ap_reg_ppstg_or_cond2_reg_3836_pp1_iter2 <= or_cond2_reg_3836;
                ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter2;
                ap_reg_ppstg_or_cond2_reg_3836_pp1_iter4 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3;
                ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter4;
                ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5;
                ap_reg_ppstg_or_cond2_reg_3836_pp1_iter7 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6;
                ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter7;
                ap_reg_ppstg_or_cond2_reg_3836_pp1_iter9 <= ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8;
                ap_reg_ppstg_or_cond3_reg_3840_pp1_iter10 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter9;
                ap_reg_ppstg_or_cond3_reg_3840_pp1_iter11 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter10;
                ap_reg_ppstg_or_cond3_reg_3840_pp1_iter2 <= or_cond3_reg_3840;
                ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter2;
                ap_reg_ppstg_or_cond3_reg_3840_pp1_iter4 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3;
                ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter4;
                ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5;
                ap_reg_ppstg_or_cond3_reg_3840_pp1_iter7 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6;
                ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter7;
                ap_reg_ppstg_or_cond3_reg_3840_pp1_iter9 <= ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8;
                ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter10 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter9;
                ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter11 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter10;
                ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter2 <= p_Result_10_reg_3824;
                ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter3 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter2;
                ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter4 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter3;
                ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter5 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter4;
                ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter6 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter5;
                ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter7 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter6;
                ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter8 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter7;
                ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter9 <= ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter8;
                ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter10 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter9;
                ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter11 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter10;
                ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter2 <= p_Result_18_reg_3831;
                ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter3 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter2;
                ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter4 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter3;
                ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter5 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter4;
                ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter6 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter5;
                ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter7 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter6;
                ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter8 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter7;
                ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter9 <= ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter8;
                ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter7 <= p_Result_20_reg_3900;
                ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter8 <= ap_reg_ppstg_p_Result_20_reg_3900_pp1_iter7;
                ap_reg_ppstg_s1_reg_4023_pp1_iter14 <= s1_reg_4023;
                ap_reg_ppstg_vy_int_reg_4030_pp1_iter14 <= vy_int_reg_4030;
                ap_reg_ppstg_vy_int_reg_4030_pp1_iter15 <= ap_reg_ppstg_vy_int_reg_4030_pp1_iter14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13)) then
                ap_reg_ppstg_c2_reg_3996_pp1_iter14 <= c2_reg_3996;
                ap_reg_ppstg_c2_reg_3996_pp1_iter15 <= ap_reg_ppstg_c2_reg_3996_pp1_iter14;
                ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter10 <= tanThetaAdiv2_0_i1_reg_1243;
                ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter11 <= ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18)) then
                ap_reg_ppstg_diag_w_out_addr_reg_4098_pp1_iter15 <= diag_w_out_addr_reg_4098;
                ap_reg_ppstg_diag_z_out_addr_reg_4103_pp1_iter15 <= diag_z_out_addr_reg_4103;
                ap_reg_ppstg_vw_new_addr_reg_4078_pp1_iter15 <= vw_new_addr_reg_4078;
                ap_reg_ppstg_vx_new_addr_reg_4083_pp1_iter15 <= vx_new_addr_reg_4083;
                ap_reg_ppstg_vy_new_addr_reg_4088_pp1_iter15 <= vy_new_addr_reg_4088;
                ap_reg_ppstg_vz_new_addr_reg_4093_pp1_iter15 <= vz_new_addr_reg_4093;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12)) then
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1 <= exitcond4_reg_3710;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter10 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter10;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter2 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter2;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter4 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter5 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter4;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter5;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7;
                ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9 <= ap_reg_ppstg_exitcond4_reg_3710_pp1_iter8;
                ap_reg_ppstg_px1_reg_1221_pp1_iter1 <= px1_reg_1221;
                ap_reg_ppstg_px1_reg_1221_pp1_iter10 <= ap_reg_ppstg_px1_reg_1221_pp1_iter9;
                ap_reg_ppstg_px1_reg_1221_pp1_iter11 <= ap_reg_ppstg_px1_reg_1221_pp1_iter10;
                ap_reg_ppstg_px1_reg_1221_pp1_iter12 <= ap_reg_ppstg_px1_reg_1221_pp1_iter11;
                ap_reg_ppstg_px1_reg_1221_pp1_iter13 <= ap_reg_ppstg_px1_reg_1221_pp1_iter12;
                ap_reg_ppstg_px1_reg_1221_pp1_iter14 <= ap_reg_ppstg_px1_reg_1221_pp1_iter13;
                ap_reg_ppstg_px1_reg_1221_pp1_iter2 <= ap_reg_ppstg_px1_reg_1221_pp1_iter1;
                ap_reg_ppstg_px1_reg_1221_pp1_iter3 <= ap_reg_ppstg_px1_reg_1221_pp1_iter2;
                ap_reg_ppstg_px1_reg_1221_pp1_iter4 <= ap_reg_ppstg_px1_reg_1221_pp1_iter3;
                ap_reg_ppstg_px1_reg_1221_pp1_iter5 <= ap_reg_ppstg_px1_reg_1221_pp1_iter4;
                ap_reg_ppstg_px1_reg_1221_pp1_iter6 <= ap_reg_ppstg_px1_reg_1221_pp1_iter5;
                ap_reg_ppstg_px1_reg_1221_pp1_iter7 <= ap_reg_ppstg_px1_reg_1221_pp1_iter6;
                ap_reg_ppstg_px1_reg_1221_pp1_iter8 <= ap_reg_ppstg_px1_reg_1221_pp1_iter7;
                ap_reg_ppstg_px1_reg_1221_pp1_iter9 <= ap_reg_ppstg_px1_reg_1221_pp1_iter8;
                ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter10 <= tanThetaAdiv2_0_i_reg_1233;
                ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter11 <= ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter10;
                exitcond4_reg_3710 <= exitcond4_fu_2079_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2)) then
                ap_reg_ppstg_exitcond8_reg_3534_pp0_iter1 <= exitcond8_reg_3534;
                ap_reg_ppstg_tmp_16_reg_3558_pp0_iter1 <= tmp_16_reg_3558;
                exitcond8_reg_3534 <= exitcond8_fu_1817_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_true = ap_true)) then
                ap_reg_ppstg_exitcond8_reg_3534_pp0_iter2 <= ap_reg_ppstg_exitcond8_reg_3534_pp0_iter1;
                ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter2 <= ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter1;
                ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3 <= ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter2;
                ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter2 <= ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter1;
                ap_reg_ppstg_tmp_16_reg_3558_pp0_iter2 <= ap_reg_ppstg_tmp_16_reg_3558_pp0_iter1;
                ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter2 <= ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter1;
                ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter3 <= ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48)) then
                ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter1 <= exitcond_flatten2_reg_4976;
                ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter1 <= row4_mid2_reg_4985;
                ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter1 <= tmp_9_mid2_v_reg_4991;
                exitcond_flatten2_reg_4976 <= exitcond_flatten2_fu_3380_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15)) then
                ap_reg_ppstg_or_cond1_reg_3814_pp1_iter10 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter9;
                ap_reg_ppstg_or_cond1_reg_3814_pp1_iter11 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter10;
                ap_reg_ppstg_or_cond1_reg_3814_pp1_iter2 <= or_cond1_reg_3814;
                ap_reg_ppstg_or_cond1_reg_3814_pp1_iter3 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter2;
                ap_reg_ppstg_or_cond1_reg_3814_pp1_iter4 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter3;
                ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter4;
                ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5;
                ap_reg_ppstg_or_cond1_reg_3814_pp1_iter7 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6;
                ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter7;
                ap_reg_ppstg_or_cond1_reg_3814_pp1_iter9 <= ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8;
                ap_reg_ppstg_or_cond_reg_3810_pp1_iter10 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter9;
                ap_reg_ppstg_or_cond_reg_3810_pp1_iter11 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter10;
                ap_reg_ppstg_or_cond_reg_3810_pp1_iter2 <= or_cond_reg_3810;
                ap_reg_ppstg_or_cond_reg_3810_pp1_iter3 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter2;
                ap_reg_ppstg_or_cond_reg_3810_pp1_iter4 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter3;
                ap_reg_ppstg_or_cond_reg_3810_pp1_iter5 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter4;
                ap_reg_ppstg_or_cond_reg_3810_pp1_iter6 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter5;
                ap_reg_ppstg_or_cond_reg_3810_pp1_iter7 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter6;
                ap_reg_ppstg_or_cond_reg_3810_pp1_iter8 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter7;
                ap_reg_ppstg_or_cond_reg_3810_pp1_iter9 <= ap_reg_ppstg_or_cond_reg_3810_pp1_iter8;
                ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter10 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter9;
                ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter11 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter10;
                ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter2 <= p_Result_15_reg_3805;
                ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter3 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter2;
                ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter4 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter3;
                ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter5 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter4;
                ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter6 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter5;
                ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter7 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter6;
                ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter8 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter7;
                ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter9 <= ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter8;
                ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter7 <= p_Result_17_reg_3888;
                ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter8 <= ap_reg_ppstg_p_Result_17_reg_3888_pp1_iter7;
                ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter10 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter9;
                ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter11 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter10;
                ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter2 <= p_Result_s_reg_3798;
                ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter3 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter2;
                ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter4 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter3;
                ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter5 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter4;
                ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter6 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter5;
                ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter7 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter6;
                ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter8 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter7;
                ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter9 <= ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter8;
                ap_reg_ppstg_s2_reg_4007_pp1_iter14 <= s2_reg_4007;
                ap_reg_ppstg_s2_reg_4007_pp1_iter15 <= ap_reg_ppstg_s2_reg_4007_pp1_iter14;
                ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter4 <= tanThetaA_1_reg_3851;
                ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter5 <= ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter4;
                ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter6 <= ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14)) then
                ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter4 <= tanThetaA_reg_3844;
                ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter5 <= ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter4;
                ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter6 <= ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21)) then
                ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1 <= tmp_34_mid2_reg_4227;
                ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1 <= tmp_36_mid2_reg_4237;
                exitcond_flatten_reg_4188 <= exitcond_flatten_fu_2705_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17)) then
                ap_reg_ppstg_w_in_reg_3790_pp1_iter1 <= w_in_reg_3790;
                ap_reg_ppstg_w_in_reg_3790_pp1_iter10 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter9;
                ap_reg_ppstg_w_in_reg_3790_pp1_iter11 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter10;
                ap_reg_ppstg_w_in_reg_3790_pp1_iter12 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter11;
                ap_reg_ppstg_w_in_reg_3790_pp1_iter2 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter1;
                ap_reg_ppstg_w_in_reg_3790_pp1_iter3 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter2;
                ap_reg_ppstg_w_in_reg_3790_pp1_iter4 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter3;
                ap_reg_ppstg_w_in_reg_3790_pp1_iter5 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter4;
                ap_reg_ppstg_w_in_reg_3790_pp1_iter6 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter5;
                ap_reg_ppstg_w_in_reg_3790_pp1_iter7 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter6;
                ap_reg_ppstg_w_in_reg_3790_pp1_iter8 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter7;
                ap_reg_ppstg_w_in_reg_3790_pp1_iter9 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter8;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter1 <= x_in_1_reg_3783;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter10 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter9;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter11 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter10;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter12 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter11;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter2 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter1;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter3 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter2;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter4 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter3;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter5 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter4;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter6 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter5;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter7 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter6;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter8 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter7;
                ap_reg_ppstg_x_in_1_reg_3783_pp1_iter9 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter8;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter1 <= y_in_reg_3775;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter10 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter9;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter11 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter10;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter12 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter11;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter2 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter1;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter3 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter2;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter4 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter3;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter5 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter4;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter6 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter5;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter7 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter6;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter8 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter7;
                ap_reg_ppstg_y_in_reg_3775_pp1_iter9 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter8;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter1 <= z_in_1_reg_3767;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter10 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter9;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter11 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter10;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter12 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter11;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter13 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter12;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter2 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter1;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter3 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter2;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter4 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter3;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter5 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter4;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter6 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter5;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter7 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter6;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter8 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter7;
                ap_reg_ppstg_z_in_1_reg_3767_pp1_iter9 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then
                b2_assign_1_reg_1279 <= ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) then
                c1_reg_4016 <= grp_fu_1415_p2;
                s1_reg_4023 <= grp_fu_1419_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) then
                c2_reg_3996 <= grp_fu_1415_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                col_1_reg_3519 <= col_1_fu_1773_p2;
                next_mul1_reg_3510 <= next_mul1_fu_1761_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5))) then
                cosThetaA_int_1_reg_3892 <= grp_fu_1430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter10) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter10))) then
                cosThetaAdiv2_int_1_reg_3925 <= grp_fu_1506_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter10) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter10))) then
                cosThetaAdiv2_int_reg_3919 <= grp_fu_1506_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) then
                diag_w_out_addr_reg_4098 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
                diag_z_out_addr_reg_4103 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
                vw_new_addr_reg_4078 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
                vx_new_addr_reg_4083 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
                vy_new_addr_reg_4088 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
                vz_new_addr_reg_4093 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25))) then
                diag_w_out_load_reg_4405 <= diag_w_out_q0;
                diag_x_out_load_reg_4410 <= diag_x_out_q0;
                diag_y_out_load_reg_4415 <= diag_y_out_q0;
                diag_z_out_load_reg_4420 <= diag_z_out_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_lv1_0 = exitcond_flatten_fu_2705_p2))) then
                exitcond2_reg_4197 <= exitcond2_fu_2717_p2;
                off_px_mid2_reg_4202 <= off_px_mid2_fu_2723_p3;
                tmp_137_reg_4231 <= tmp_137_fu_2783_p2;
                tmp_34_mid2_reg_4227 <= tmp_34_mid2_fu_2750_p3;
                tmp_36_mid2_reg_4237 <= tmp_36_mid2_fu_2795_p3;
                tmp_56_reg_4210 <= tmp_56_fu_2731_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_4)) then
                indvar_flatten_next2_reg_3587 <= indvar_flatten_next2_fu_1876_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21))) then
                indvar_flatten_next_reg_4192 <= indvar_flatten_next_fu_2711_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23))) then
                not_tmp_mid2_reg_4299 <= not_tmp_mid2_fu_2897_p3;
                tmp_134_reg_4293 <= tmp_134_fu_2885_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_lv1_0 = exitcond_flatten_fu_2705_p2))) then
                off_px_1_reg_4251 <= off_px_1_fu_2818_p2;
                p_v_reg_4215 <= p_v_fu_2736_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and (ap_const_lv1_0 = or_cond_fu_2267_p2))) then
                or_cond1_reg_3814 <= or_cond1_fu_2291_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then
                or_cond2_reg_3836 <= or_cond2_fu_2366_p2;
                p_Result_10_reg_3824 <= p_Val2_12_fu_2297_p1(31 downto 31);
                p_Result_18_reg_3831 <= p_Val2_11_fu_2319_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = or_cond2_fu_2366_p2))) then
                or_cond3_reg_3840 <= or_cond3_fu_2390_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then
                or_cond_reg_3810 <= or_cond_fu_2267_p2;
                p_Result_15_reg_3805 <= p_Val2_3_fu_2219_p1(31 downto 31);
                p_Result_s_reg_3798 <= p_Val2_s_fu_2197_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then
                p_Result_17_reg_3888 <= p_Val2_5_fu_2420_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5))) then
                p_Result_20_reg_3900 <= p_Val2_14_fu_2432_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) then
                p_Result_22_reg_4152 <= p_Val2_16_fu_2596_p1(31 downto 31);
                p_Val2_16_reg_4147 <= p_Val2_16_fu_2596_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5)) then
                px_1_reg_3677 <= px_1_fu_2014_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then
                px_3_reg_3714 <= px_3_fu_2085_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14) and (ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg14_fsm_35) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)))) then
                reg_1523 <= grp_fu_1411_p2;
                reg_1528 <= grp_fu_1415_p2;
                reg_1533 <= grp_fu_1419_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29) and not((ap_const_lv1_0 = tmp_57_reg_4439))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_52_reg_4425)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg22_fsm_43) and not((ap_const_lv1_0 = tmp_80_reg_4467))))) then
                reg_1538 <= grp_fu_1430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg9_fsm_30)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and not((ap_const_lv1_0 = tmp_80_reg_4467)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg23_fsm_44)))) then
                reg_1544 <= grp_fu_1430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31)))) then
                reg_1549 <= grp_fu_1430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29) and not((ap_const_lv1_0 = tmp_57_reg_4439))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_52_reg_4425)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg22_fsm_43) and not((ap_const_lv1_0 = tmp_80_reg_4467))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6)))) then
                reg_1556 <= grp_fu_1434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) and (ap_const_lv1_0 = p_Result_17_reg_3888)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) and not((ap_const_lv1_0 = p_Result_17_reg_3888))))) then
                reg_1563 <= grp_fu_1411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg9_fsm_30)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and not((ap_const_lv1_0 = tmp_80_reg_4467)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg23_fsm_44)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6)))) then
                reg_1569 <= grp_fu_1434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) and (ap_const_lv1_0 = p_Result_20_reg_3900)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) and not((ap_const_lv1_0 = p_Result_20_reg_3900))))) then
                reg_1576 <= grp_fu_1411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9)))) then
                reg_1594 <= grp_fu_1434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29) and not((ap_const_lv1_0 = tmp_57_reg_4439))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_52_reg_4425)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg22_fsm_43) and not((ap_const_lv1_0 = tmp_80_reg_4467))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12)))) then
                reg_1600 <= grp_fu_1442_p2;
                reg_1606 <= grp_fu_1452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg9_fsm_30)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and not((ap_const_lv1_0 = tmp_80_reg_4467)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg23_fsm_44)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17)))) then
                reg_1611 <= grp_fu_1442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg9_fsm_30)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and not((ap_const_lv1_0 = tmp_80_reg_4467)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg23_fsm_44)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13)))) then
                reg_1617 <= grp_fu_1452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13)))) then
                reg_1623 <= grp_fu_1442_p2;
                reg_1628 <= grp_fu_1452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)))) then
                reg_1634 <= grp_fu_1415_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)))) then
                reg_1640 <= u_col2_q0;
                reg_1645 <= u_col1_q0;
                reg_1656 <= v_col1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg14_fsm_35) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)))) then
                reg_1681 <= grp_fu_1426_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37)))) then
                reg_1729 <= grp_fu_1685_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = exitcond2_reg_4197))) then
                rev_reg_4256 <= rev_fu_2824_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48) and (ap_const_lv1_0 = exitcond_flatten2_fu_3380_p2))) then
                row4_mid2_reg_4985 <= row4_mid2_fu_3404_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) then
                s2_reg_4007 <= grp_fu_1419_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36))) then
                s_col1_addr_6_reg_4786 <= tmp_159_cast_fu_3220_p1(20 - 1 downto 0);
                s_col1_addr_7_reg_4791 <= tmp_160_cast_fu_3234_p1(20 - 1 downto 0);
                s_col2_addr_6_reg_4830 <= tmp_159_cast_fu_3220_p1(20 - 1 downto 0);
                s_col2_addr_7_reg_4835 <= tmp_161_cast_fu_3245_p1(20 - 1 downto 0);
                tmp_150_reg_4841 <= tmp_150_fu_3252_p2;
                tmp_151_reg_4846 <= tmp_151_fu_3256_p2;
                tmp_152_reg_4851 <= tmp_152_fu_3260_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37))) then
                s_col1_addr_8_reg_4867 <= tmp_163_cast_fu_3264_p1(20 - 1 downto 0);
                s_col1_addr_9_reg_4872 <= tmp_164_cast_fu_3273_p1(20 - 1 downto 0);
                s_col2_addr_8_reg_4910 <= tmp_163_cast_fu_3264_p1(20 - 1 downto 0);
                s_col2_addr_9_reg_4915 <= tmp_165_cast_fu_3279_p1(20 - 1 downto 0);
                v_col2_addr_6_reg_4883 <= tmp_165_cast_fu_3279_p1(20 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st146_fsm_20)) then
                sel_tmp2_reg_4173 <= sel_tmp2_fu_2662_p2;
                tmp_20_reg_4161 <= tmp_20_fu_2656_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then
                sel_tmp3_mid2_reg_4639 <= sel_tmp3_mid2_fu_3031_p2;
                    vz_in_reg_4647(29 downto 23) <= vz_in_fu_3035_p3(29 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter2))) then
                tanThetaA_1_reg_3851 <= grp_fu_1502_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter2) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter2))) then
                tanThetaA_reg_3844 <= grp_fu_1502_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then
                tanThetaAdiv2_0_i1_reg_1243 <= ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it9))) then
                tanThetaAdiv2_0_i_reg_1233 <= ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg9_fsm_30))) then
                tmp_103_reg_4701 <= grp_fu_1470_p2;
                tmp_104_reg_4706 <= grp_fu_1476_p2;
                tmp_105_reg_4711 <= grp_fu_1482_p2;
                tmp_106_reg_4716 <= grp_fu_1488_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31))) then
                tmp_107_reg_4721 <= grp_fu_1470_p2;
                tmp_108_reg_4726 <= grp_fu_1476_p2;
                tmp_109_reg_4731 <= grp_fu_1482_p2;
                tmp_110_reg_4736 <= grp_fu_1488_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12))) then
                tmp_111_reg_3981 <= grp_fu_1434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then
                tmp_112_reg_3986 <= grp_fu_1430_p2;
                tmp_114_reg_3991 <= grp_fu_1434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) then
                tmp_118_reg_4038 <= grp_fu_1452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) then
                tmp_120_reg_4043 <= grp_fu_1434_p2;
                tmp_123_reg_4048 <= grp_fu_1442_p2;
                tmp_125_reg_4053 <= grp_fu_1452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15))) then
                tmp_121_reg_4118 <= grp_fu_1434_p2;
                tmp_122_reg_4123 <= grp_fu_1442_p2;
                tmp_127_reg_4128 <= grp_fu_1452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) then
                tmp_126_reg_4058 <= grp_fu_1430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15))) then
                tmp_128_reg_4133 <= grp_fu_1434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22))) then
                tmp_132_reg_4271 <= tmp_132_fu_2845_p2;
                tmp_143_reg_4277 <= tmp_143_fu_2859_p3;
                tmp_148_reg_4285 <= tmp_148_fu_2867_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg14_fsm_35) and (ap_const_lv1_0 = exitcond_flatten_reg_4188))) then
                tmp_139_reg_4769 <= tmp_139_fu_3495_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_lv1_0 = exitcond8_fu_1817_p2))) then
                tmp_16_reg_3558 <= tmp_16_fu_1859_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and (ap_const_lv1_0 = exitcond5_fu_2008_p2))) then
                tmp_17_reg_3682 <= tmp_17_fu_2020_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and (ap_const_lv1_0 = exitcond5_fu_2008_p2) and (ap_const_lv1_0 = tmp_17_fu_2020_p2))) then
                tmp_18_reg_3686 <= tmp_18_fu_2026_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13) and (exitcond4_reg_3710 = ap_const_lv1_0))) then
                tmp_22_reg_3729 <= grp_fu_1511_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13) and (exitcond4_reg_3710 = ap_const_lv1_0))) then
                tmp_33_reg_3737 <= tmp_33_fu_2139_p2;
                tmp_37_reg_3742 <= tmp_37_fu_2153_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond9_fu_1767_p2))) then
                    tmp_3_cast_reg_3524(9 downto 1) <= tmp_3_cast_fu_1809_p1(9 downto 1);
                    tmp_4_cast_reg_3529(9 downto 1) <= tmp_4_cast_fu_1813_p1(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and (ap_const_lv1_0 = exitcond5_fu_2008_p2) and (ap_const_lv1_0 = tmp_17_fu_2020_p2) and (ap_const_lv1_0 = tmp_18_fu_2026_p2))) then
                tmp_48_reg_3700 <= tmp_48_fu_2051_p2;
                tmp_55_reg_3705 <= tmp_55_fu_2066_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter5))) then
                tmp_50_reg_3868 <= grp_fu_1506_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25))) then
                tmp_52_reg_4425 <= tmp_52_fu_2945_p2;
                tmp_57_reg_4439 <= tmp_57_fu_2949_p2;
                tmp_80_reg_4467 <= tmp_80_fu_2953_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5))) then
                tmp_84_reg_3878 <= grp_fu_1506_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter2)) then
                    tmp_8_reg_5033(19 downto 4) <= tmp_8_fu_3444_p2(19 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then
                tmp_97_reg_3904 <= grp_fu_1430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp3_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48) and (ap_const_lv1_0 = exitcond_flatten2_fu_3380_p2))) then
                tmp_9_mid2_v_reg_4991 <= tmp_9_mid2_v_fu_3412_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_reg_ppstg_exitcond4_reg_3710_pp1_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then
                u2_1_reg_3818 <= grp_fu_1411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then
                uw_new_load_1_reg_4567 <= uw_new_q0;
                ux_new_load_1_reg_4579 <= ux_new_q0;
                uy_in_reg_4515 <= u_col2_q1;
                uy_new_load_1_reg_4573 <= uy_new_q0;
                uz_in_reg_4521 <= u_col1_q1;
                uz_new_load_1_reg_4587 <= uz_new_q0;
                vy_in_reg_4527 <= v_col2_q1;
                vz_in_3_reg_4533 <= v_col1_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then
                uw_new_load_reg_4595 <= uw_new_q0;
                ux_new_load_reg_4600 <= ux_new_q0;
                uy_new_load_reg_4605 <= uy_new_q0;
                uz_new_load_reg_4610 <= uz_new_q0;
                vw_new_load_reg_4615 <= vw_new_q0;
                vx_new_load_reg_4621 <= vx_new_q0;
                vy_new_load_reg_4627 <= vy_new_q0;
                vz_new_load_reg_4633 <= vz_new_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24))) then
                    uw_new_px_mid2_cast_reg_4373(8 downto 0) <= uw_new_px_mid2_cast_fu_2931_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter13))) then
                vy_int_reg_4030 <= vy_int_fu_2524_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then
                w_in_9_reg_4560 <= w_in_9_fu_3023_p3;
                x_in_7_reg_4553 <= x_in_7_fu_3007_p3;
                y_in_9_reg_4546 <= y_in_9_fu_2991_p3;
                z_in_7_reg_4539 <= z_in_7_fu_2975_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17) and (exitcond4_reg_3710 = ap_const_lv1_0))) then
                w_in_reg_3790 <= w_in_fu_2190_p3;
                x_in_1_reg_3783 <= x_in_1_fu_2183_p3;
                y_in_reg_3775 <= y_in_fu_2176_p3;
                z_in_1_reg_3767 <= z_in_1_fu_2169_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33))) then
                w_int1_3_reg_4748 <= w_int1_3_fu_3172_p3;
                x_int1_3_reg_4741 <= x_int1_3_fu_3164_p3;
                y_int1_3_reg_4755 <= y_int1_3_fu_3180_p3;
                z_int1_3_reg_4762 <= z_int1_3_fu_3188_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg19_fsm_40))) then
                w_int2_3_reg_4921 <= w_int2_3_fu_3285_p3;
                x_int2_3_reg_4927 <= x_int2_3_fu_3292_p3;
                y_int2_3_reg_4933 <= y_int2_3_fu_3299_p3;
                z_int2_3_reg_4939 <= z_int2_3_fu_3306_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) then
                w_out1_reg_4063 <= grp_fu_1411_p2;
                w_out2_reg_4068 <= grp_fu_1415_p2;
                z_out1_reg_4073 <= grp_fu_1419_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it10) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter9) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter9))) then
                x_assign_2_reg_3909 <= grp_fu_1415_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter4))) then
                x_assign_5_reg_3863 <= grp_fu_1411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter10) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter9) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter9))) then
                x_assign_7_reg_3914 <= grp_fu_1411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter4))) then
                x_assign_reg_3858 <= grp_fu_1415_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14))) then
                z_out2_reg_4113 <= grp_fu_1411_p2;
            end if;
        end if;
    end process;
    tmp_3_cast_reg_3524(0) <= '0';
    tmp_3_cast_reg_3524(19 downto 10) <= "0000000000";
    tmp_4_cast_reg_3529(0) <= '1';
    tmp_4_cast_reg_3529(19 downto 10) <= "0000000000";
    tmp_8_cast1_reg_3618(2 downto 0) <= "000";
    tmp_8_cast1_reg_3618(6 downto 4) <= "000";
    tmp_8_cast1_reg_3618(9) <= '0';
    diag2_i_addr_1_reg_3627(2 downto 0) <= "000";
    diag2_i_addr_1_reg_3627(6 downto 4) <= "000";
    diag2_i_addr_1_reg_3627(9) <= '0';
    diag2_i_addr_4_reg_3632(2 downto 0) <= "111";
    diag2_i_addr_4_reg_3632(6 downto 4) <= "000";
    diag2_i_addr_4_reg_3632(8) <= '1';
    diag1_i_addr_1_reg_3637(2 downto 0) <= "000";
    diag1_i_addr_1_reg_3637(6 downto 4) <= "000";
    diag1_i_addr_1_reg_3637(9) <= '0';
    diag1_i_addr_5_reg_3642(2 downto 0) <= "111";
    diag1_i_addr_5_reg_3642(6 downto 4) <= "000";
    diag1_i_addr_5_reg_3642(8) <= '1';
    tmp_10_cast1_reg_3647(2 downto 0) <= "000";
    tmp_10_cast1_reg_3647(6 downto 4) <= "000";
    tmp_10_cast1_reg_3647(9) <= '0';
    diag2_i_addr_3_reg_3653(2 downto 0) <= "111";
    diag2_i_addr_3_reg_3653(6 downto 4) <= "000";
    diag2_i_addr_3_reg_3653(8) <= '1';
    diag2_i_addr_5_reg_3658(2 downto 0) <= "110";
    diag2_i_addr_5_reg_3658(6 downto 4) <= "000";
    diag2_i_addr_5_reg_3658(8) <= '1';
    diag1_i_addr_2_reg_3663(2 downto 0) <= "000";
    diag1_i_addr_2_reg_3663(6 downto 4) <= "000";
    diag1_i_addr_2_reg_3663(9) <= '0';
    diag1_i_addr_3_reg_3668(2 downto 0) <= "001";
    diag1_i_addr_3_reg_3668(6 downto 4) <= "000";
    diag1_i_addr_3_reg_3668(9) <= '0';
    uw_new_px_mid2_cast_reg_4373(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    vz_in_reg_4647(22 downto 0) <= "00000000000000000000000";
    vz_in_reg_4647(31 downto 30) <= "00";
    tmp_8_reg_5033(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_reg_ppiten_pp1_it15, ap_reg_ppiten_pp1_it16, ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it0, ap_reg_ppiten_pp3_it1, ap_reg_ppiten_pp3_it5, exitcond9_fu_1767_p2, exitcond8_fu_1817_p2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, exitcond_flatten1_fu_1870_p2, exitcond5_fu_2008_p2, tmp_17_fu_2020_p2, tmp_18_fu_2026_p2, exitcond4_fu_2079_p2, ap_reg_ppiten_pp2_it1, ap_sig_cseq_ST_pp2_stg2_fsm_23, exitcond_flatten2_fu_3380_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((ap_const_lv1_0 = exitcond9_fu_1767_p2)) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st9_fsm_4;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = exitcond8_fu_1817_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = exitcond8_fu_1817_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then
                    ap_NS_fsm <= ap_ST_st8_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st8_fsm_3;
                end if;
            when ap_ST_st8_fsm_3 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when ap_ST_st9_fsm_4 => 
                if ((ap_const_lv1_0 = exitcond_flatten1_fu_1870_p2)) then
                    ap_NS_fsm <= ap_ST_st10_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp3_stg0_fsm_48;
                end if;
            when ap_ST_st10_fsm_5 => 
                if (((ap_const_lv1_0 = exitcond5_fu_2008_p2) and (ap_const_lv1_0 = tmp_17_fu_2020_p2) and not((ap_const_lv1_0 = tmp_18_fu_2026_p2)))) then
                    ap_NS_fsm <= ap_ST_st12_fsm_7;
                elsif (((ap_const_lv1_0 = exitcond5_fu_2008_p2) and (ap_const_lv1_0 = tmp_17_fu_2020_p2) and (ap_const_lv1_0 = tmp_18_fu_2026_p2))) then
                    ap_NS_fsm <= ap_ST_st11_fsm_6;
                elsif (((ap_const_lv1_0 = exitcond5_fu_2008_p2) and not((ap_const_lv1_0 = tmp_17_fu_2020_p2)))) then
                    ap_NS_fsm <= ap_ST_st15_fsm_10;
                else
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_12;
                end if;
            when ap_ST_st11_fsm_6 => 
                ap_NS_fsm <= ap_ST_st14_fsm_9;
            when ap_ST_st12_fsm_7 => 
                ap_NS_fsm <= ap_ST_st13_fsm_8;
            when ap_ST_st13_fsm_8 => 
                ap_NS_fsm <= ap_ST_st14_fsm_9;
            when ap_ST_st14_fsm_9 => 
                ap_NS_fsm <= ap_ST_st10_fsm_5;
            when ap_ST_st15_fsm_10 => 
                ap_NS_fsm <= ap_ST_st16_fsm_11;
            when ap_ST_st16_fsm_11 => 
                ap_NS_fsm <= ap_ST_st14_fsm_9;
            when ap_ST_pp1_stg0_fsm_12 => 
                if ((not(((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it15)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((ap_const_lv1_0 = exitcond4_fu_2079_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp1_stg1_fsm_13;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((ap_const_lv1_0 = exitcond4_fu_2079_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it1)))) then
                    ap_NS_fsm <= ap_ST_st146_fsm_20;
                else
                    ap_NS_fsm <= ap_ST_st146_fsm_20;
                end if;
            when ap_ST_pp1_stg1_fsm_13 => 
                ap_NS_fsm <= ap_ST_pp1_stg2_fsm_14;
            when ap_ST_pp1_stg2_fsm_14 => 
                ap_NS_fsm <= ap_ST_pp1_stg3_fsm_15;
            when ap_ST_pp1_stg3_fsm_15 => 
                ap_NS_fsm <= ap_ST_pp1_stg4_fsm_16;
            when ap_ST_pp1_stg4_fsm_16 => 
                ap_NS_fsm <= ap_ST_pp1_stg5_fsm_17;
            when ap_ST_pp1_stg5_fsm_17 => 
                ap_NS_fsm <= ap_ST_pp1_stg6_fsm_18;
            when ap_ST_pp1_stg6_fsm_18 => 
                ap_NS_fsm <= ap_ST_pp1_stg7_fsm_19;
            when ap_ST_pp1_stg7_fsm_19 => 
                ap_NS_fsm <= ap_ST_pp1_stg0_fsm_12;
            when ap_ST_st146_fsm_20 => 
                ap_NS_fsm <= ap_ST_pp2_stg0_fsm_21;
            when ap_ST_pp2_stg0_fsm_21 => 
                ap_NS_fsm <= ap_ST_pp2_stg1_fsm_22;
            when ap_ST_pp2_stg1_fsm_22 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not((ap_const_lv1_0 = exitcond_flatten_reg_4188)) and not((ap_const_logic_1 = ap_reg_ppiten_pp2_it1))))) then
                    ap_NS_fsm <= ap_ST_pp2_stg2_fsm_23;
                else
                    ap_NS_fsm <= ap_ST_st176_fsm_47;
                end if;
            when ap_ST_pp2_stg2_fsm_23 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23) and not((ap_const_logic_1 = ap_reg_ppiten_pp2_it0))))) then
                    ap_NS_fsm <= ap_ST_pp2_stg3_fsm_24;
                else
                    ap_NS_fsm <= ap_ST_st176_fsm_47;
                end if;
            when ap_ST_pp2_stg3_fsm_24 => 
                ap_NS_fsm <= ap_ST_pp2_stg4_fsm_25;
            when ap_ST_pp2_stg4_fsm_25 => 
                ap_NS_fsm <= ap_ST_pp2_stg5_fsm_26;
            when ap_ST_pp2_stg5_fsm_26 => 
                ap_NS_fsm <= ap_ST_pp2_stg6_fsm_27;
            when ap_ST_pp2_stg6_fsm_27 => 
                ap_NS_fsm <= ap_ST_pp2_stg7_fsm_28;
            when ap_ST_pp2_stg7_fsm_28 => 
                ap_NS_fsm <= ap_ST_pp2_stg8_fsm_29;
            when ap_ST_pp2_stg8_fsm_29 => 
                ap_NS_fsm <= ap_ST_pp2_stg9_fsm_30;
            when ap_ST_pp2_stg9_fsm_30 => 
                ap_NS_fsm <= ap_ST_pp2_stg10_fsm_31;
            when ap_ST_pp2_stg10_fsm_31 => 
                ap_NS_fsm <= ap_ST_pp2_stg11_fsm_32;
            when ap_ST_pp2_stg11_fsm_32 => 
                ap_NS_fsm <= ap_ST_pp2_stg12_fsm_33;
            when ap_ST_pp2_stg12_fsm_33 => 
                ap_NS_fsm <= ap_ST_pp2_stg13_fsm_34;
            when ap_ST_pp2_stg13_fsm_34 => 
                ap_NS_fsm <= ap_ST_pp2_stg14_fsm_35;
            when ap_ST_pp2_stg14_fsm_35 => 
                ap_NS_fsm <= ap_ST_pp2_stg15_fsm_36;
            when ap_ST_pp2_stg15_fsm_36 => 
                ap_NS_fsm <= ap_ST_pp2_stg16_fsm_37;
            when ap_ST_pp2_stg16_fsm_37 => 
                ap_NS_fsm <= ap_ST_pp2_stg17_fsm_38;
            when ap_ST_pp2_stg17_fsm_38 => 
                ap_NS_fsm <= ap_ST_pp2_stg18_fsm_39;
            when ap_ST_pp2_stg18_fsm_39 => 
                ap_NS_fsm <= ap_ST_pp2_stg19_fsm_40;
            when ap_ST_pp2_stg19_fsm_40 => 
                ap_NS_fsm <= ap_ST_pp2_stg20_fsm_41;
            when ap_ST_pp2_stg20_fsm_41 => 
                ap_NS_fsm <= ap_ST_pp2_stg21_fsm_42;
            when ap_ST_pp2_stg21_fsm_42 => 
                ap_NS_fsm <= ap_ST_pp2_stg22_fsm_43;
            when ap_ST_pp2_stg22_fsm_43 => 
                ap_NS_fsm <= ap_ST_pp2_stg23_fsm_44;
            when ap_ST_pp2_stg23_fsm_44 => 
                ap_NS_fsm <= ap_ST_pp2_stg24_fsm_45;
            when ap_ST_pp2_stg24_fsm_45 => 
                ap_NS_fsm <= ap_ST_pp2_stg25_fsm_46;
            when ap_ST_pp2_stg25_fsm_46 => 
                ap_NS_fsm <= ap_ST_pp2_stg0_fsm_21;
            when ap_ST_st176_fsm_47 => 
                ap_NS_fsm <= ap_ST_st9_fsm_4;
            when ap_ST_pp3_stg0_fsm_48 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it5) and not((ap_const_logic_1 = ap_reg_ppiten_pp3_it4)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp3_it0) and not((ap_const_lv1_0 = exitcond_flatten2_fu_3380_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp3_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp3_stg0_fsm_48;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp3_it0) and not((ap_const_lv1_0 = exitcond_flatten2_fu_3380_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp3_it1)))) then
                    ap_NS_fsm <= ap_ST_st183_fsm_49;
                else
                    ap_NS_fsm <= ap_ST_st183_fsm_49;
                end if;
            when ap_ST_st183_fsm_49 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    A_address0 <= tmp_31_cast_fu_1844_p1(20 - 1 downto 0);
    A_address1 <= tmp_37_cast_fu_1854_p1(20 - 1 downto 0);

    A_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) or (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then 
            A_ce0 <= ap_const_logic_1;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) or (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then 
            A_ce1 <= ap_const_logic_1;
        else 
            A_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    INPUT_BANK_fu_1918_p2 <= (tmp_3_fu_1910_p1 xor tmp_4_fu_1914_p1);
    OUTPUT_BANK_fu_1930_p2 <= (tmp_3_fu_1910_p1 xor tmp1_fu_1924_p2);
    S_address0 <= tmp_132_cast_fu_3476_p1(20 - 1 downto 0);
    S_address1 <= tmp_133_cast_fu_3488_p1(20 - 1 downto 0);

    S_ce0_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it5)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it5))) then 
            S_ce0 <= ap_const_logic_1;
        else 
            S_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    S_ce1_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it5)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it5))) then 
            S_ce1 <= ap_const_logic_1;
        else 
            S_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    S_d0 <= s_col1_q1;
    S_d1 <= s_col2_q1;

    S_we0_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)))) then 
            S_we0 <= ap_const_logic_1;
        else 
            S_we0 <= ap_const_logic_0;
        end if; 
    end process;


    S_we1_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)))) then 
            S_we1 <= ap_const_logic_1;
        else 
            S_we1 <= ap_const_logic_0;
        end if; 
    end process;

    U_address0 <= tmp_132_cast_fu_3476_p1(20 - 1 downto 0);
    U_address1 <= tmp_133_cast_fu_3488_p1(20 - 1 downto 0);

    U_ce0_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it5)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it5))) then 
            U_ce0 <= ap_const_logic_1;
        else 
            U_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    U_ce1_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it5)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it5))) then 
            U_ce1 <= ap_const_logic_1;
        else 
            U_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    U_d0 <= u_col1_q0;
    U_d1 <= u_col2_q0;

    U_we0_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)))) then 
            U_we0 <= ap_const_logic_1;
        else 
            U_we0 <= ap_const_logic_0;
        end if; 
    end process;


    U_we1_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)))) then 
            U_we1 <= ap_const_logic_1;
        else 
            U_we1 <= ap_const_logic_0;
        end if; 
    end process;

    V_address0 <= tmp_132_cast_fu_3476_p1(20 - 1 downto 0);
    V_address1 <= tmp_133_cast_fu_3488_p1(20 - 1 downto 0);

    V_ce0_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it5)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it5))) then 
            V_ce0 <= ap_const_logic_1;
        else 
            V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    V_ce1_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it5)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it5))) then 
            V_ce1 <= ap_const_logic_1;
        else 
            V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    V_d0 <= v_col1_q0;
    V_d1 <= v_col2_q1;

    V_we0_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)))) then 
            V_we0 <= ap_const_logic_1;
        else 
            V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    V_we1_assign_proc : process(ap_reg_ppiten_pp3_it4, ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp3_it4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_4976_pp3_iter3)))) then 
            V_we1 <= ap_const_logic_1;
        else 
            V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    a1_assign_5_fu_3100_p3 <= 
        reg_1640 when (sel_tmp3_mid2_fu_3031_p2(0) = '1') else 
        sel_tmp8_fu_3093_p3;
    a1_assign_7_fu_3066_p3 <= 
        reg_1650 when (sel_tmp3_mid2_fu_3031_p2(0) = '1') else 
        sel_tmp1_fu_3059_p3;
    a2_assign_11_neg_fu_2504_p2 <= (a2_assign_11_to_int_fu_2500_p1 xor ap_const_lv32_80000000);
    a2_assign_11_to_int_fu_2500_p1 <= a1_assign_s_reg_1267;
    a2_assign_12_neg_fu_2489_p2 <= (a2_assign_12_to_int_fu_2485_p1 xor ap_const_lv32_80000000);
    a2_assign_12_to_int_fu_2485_p1 <= a2_assign_s_reg_1253;
    a2_assign_2_fu_2510_p1 <= a2_assign_11_neg_fu_2504_p2;
    a2_assign_3_fu_2495_p1 <= a2_assign_12_neg_fu_2489_p2;
    a2_assign_6_fu_3083_p3 <= 
        reg_1645 when (sel_tmp3_mid2_fu_3031_p2(0) = '1') else 
        sel_tmp7_fu_3076_p3;
    a2_assign_8_fu_3049_p3 <= 
        reg_1656 when (sel_tmp3_mid2_fu_3031_p2(0) = '1') else 
        sel_tmp9_fu_3042_p3;
    a3_assign_1_fu_3156_p3 <= 
        uy_in_reg_4515 when (sel_tmp3_mid2_reg_4639(0) = '1') else 
        sel_tmp6_fu_3150_p3;
    a3_assign_2_fu_3129_p3 <= 
        vy_in_reg_4527 when (sel_tmp3_mid2_reg_4639(0) = '1') else 
        sel_tmp5_fu_3123_p3;
    a4_assign_1_fu_3142_p3 <= 
        uz_in_reg_4521 when (sel_tmp3_mid2_reg_4639(0) = '1') else 
        sel_tmp4_fu_3137_p3;
    a4_assign_2_fu_3115_p3 <= 
        vz_in_3_reg_4533 when (sel_tmp3_mid2_reg_4639(0) = '1') else 
        sel_tmp_fu_3110_p3;

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st183_fsm_49)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st183_fsm_49))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st183_fsm_49)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st183_fsm_49)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_a1_assign_s_reg_1267pp1_it11 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_a2_assign_s_reg_1253pp1_it11 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_b1_assign_reg_1293pp1_it11 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it11 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it8 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it8 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_vw_int_0_i_reg_1305pp1_it15 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_vx_int_0_i_reg_1325pp1_it15 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_vy_int_0_i_reg_1315pp1_it15 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_vz_int_0_i_reg_1335pp1_it15 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_sig_1086_assign_proc : process(ap_reg_ppiten_pp1_it11, ap_sig_cseq_ST_pp1_stg7_fsm_19)
    begin
                ap_sig_1086 <= ((ap_const_logic_1 = ap_reg_ppiten_pp1_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19));
    end process;


    ap_sig_1090_assign_proc : process(ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11, ap_reg_ppstg_or_cond_reg_3810_pp1_iter11, ap_reg_ppstg_or_cond1_reg_3814_pp1_iter11)
    begin
                ap_sig_1090 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter11) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter11));
    end process;


    ap_sig_1095_assign_proc : process(ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11, ap_reg_ppstg_or_cond_reg_3810_pp1_iter11, ap_reg_ppstg_or_cond1_reg_3814_pp1_iter11)
    begin
                ap_sig_1095 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter11) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter11)));
    end process;


    ap_sig_1100_assign_proc : process(ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11, ap_reg_ppstg_or_cond_reg_3810_pp1_iter11)
    begin
                ap_sig_1100 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter11) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter11)));
    end process;


    ap_sig_1220_assign_proc : process(ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15, p_Result_21_fu_2564_p3)
    begin
                ap_sig_1220 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and not((ap_const_lv1_0 = p_Result_21_fu_2564_p3)));
    end process;


    ap_sig_1230_assign_proc : process(ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15, p_Result_22_fu_2600_p3)
    begin
                ap_sig_1230 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and not((ap_const_lv1_0 = p_Result_22_fu_2600_p3)));
    end process;


    ap_sig_1238_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1238 <= (ap_const_lv1_1 = ap_CS_fsm(20 downto 20));
    end process;


    ap_sig_1249_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1249 <= (ap_const_lv1_1 = ap_CS_fsm(21 downto 21));
    end process;


    ap_sig_126_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_126 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_1295_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1295 <= (ap_const_lv1_1 = ap_CS_fsm(22 downto 22));
    end process;


    ap_sig_1320_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1320 <= (ap_const_lv1_1 = ap_CS_fsm(23 downto 23));
    end process;


    ap_sig_1356_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1356 <= (ap_const_lv1_1 = ap_CS_fsm(24 downto 24));
    end process;


    ap_sig_1374_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1374 <= (ap_const_lv1_1 = ap_CS_fsm(25 downto 25));
    end process;


    ap_sig_1442_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1442 <= (ap_const_lv1_1 = ap_CS_fsm(27 downto 27));
    end process;


    ap_sig_1477_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1477 <= (ap_const_lv1_1 = ap_CS_fsm(28 downto 28));
    end process;


    ap_sig_1501_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1501 <= (ap_const_lv1_1 = ap_CS_fsm(33 downto 33));
    end process;


    ap_sig_1576_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1576 <= (ap_const_lv1_1 = ap_CS_fsm(40 downto 40));
    end process;


    ap_sig_1603_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1603 <= (ap_const_lv1_1 = ap_CS_fsm(47 downto 47));
    end process;


    ap_sig_1611_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1611 <= (ap_const_lv1_1 = ap_CS_fsm(48 downto 48));
    end process;


    ap_sig_1705_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1705 <= (ap_const_lv1_1 = ap_CS_fsm(46 downto 46));
    end process;


    ap_sig_187_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_187 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_1923_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1923 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_1948_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1948 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_1984_assign_proc : process(ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15, p_Result_21_fu_2564_p3)
    begin
                ap_sig_1984 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and (ap_const_lv1_0 = p_Result_21_fu_2564_p3));
    end process;


    ap_sig_1993_assign_proc : process(ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15, p_Result_22_fu_2600_p3)
    begin
                ap_sig_1993 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and (ap_const_lv1_0 = p_Result_22_fu_2600_p3));
    end process;


    ap_sig_2029_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_2029 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_2082_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_2082 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_2091_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_2091 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_2107_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_2107 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_2115_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_2115 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_2214_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)
    begin
                ap_sig_2214 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15));
    end process;


    ap_sig_2240_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_2240 <= (ap_const_lv1_1 = ap_CS_fsm(38 downto 38));
    end process;


    ap_sig_225_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_225 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_2275_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_2275 <= (ap_const_lv1_1 = ap_CS_fsm(39 downto 39));
    end process;


    ap_sig_2313_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_2313 <= (ap_const_lv1_1 = ap_CS_fsm(32 downto 32));
    end process;


    ap_sig_2350_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_2350 <= (ap_const_lv1_1 = ap_CS_fsm(41 downto 41));
    end process;


    ap_sig_240_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_240 <= (ap_const_lv1_1 = ap_CS_fsm(35 downto 35));
    end process;


    ap_sig_254_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_254 <= (ap_const_lv1_1 = ap_CS_fsm(36 downto 36));
    end process;


    ap_sig_275_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_275 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    ap_sig_294_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_294 <= (ap_const_lv1_1 = ap_CS_fsm(29 downto 29));
    end process;


    ap_sig_313_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_313 <= (ap_const_lv1_1 = ap_CS_fsm(43 downto 43));
    end process;


    ap_sig_328_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_328 <= (ap_const_lv1_1 = ap_CS_fsm(19 downto 19));
    end process;


    ap_sig_345_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_345 <= (ap_const_lv1_1 = ap_CS_fsm(30 downto 30));
    end process;


    ap_sig_3499_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_3499 <= (ap_const_lv1_1 = ap_CS_fsm(49 downto 49));
    end process;


    ap_sig_355_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_355 <= (ap_const_lv1_1 = ap_CS_fsm(44 downto 44));
    end process;


    ap_sig_3651_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_21, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
                ap_sig_3651 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237));
    end process;


    ap_sig_3653_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_21, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
                ap_sig_3653 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237)));
    end process;


    ap_sig_3656_assign_proc : process(exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
                ap_sig_3656 <= ((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237));
    end process;


    ap_sig_3658_assign_proc : process(exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227)
    begin
                ap_sig_3658 <= ((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227)));
    end process;


    ap_sig_3660_assign_proc : process(exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
                ap_sig_3660 <= ((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237)));
    end process;


    ap_sig_3663_assign_proc : process(exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
                ap_sig_3663 <= ((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237));
    end process;


    ap_sig_3665_assign_proc : process(exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
                ap_sig_3665 <= ((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237)));
    end process;


    ap_sig_376_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_376 <= (ap_const_lv1_1 = ap_CS_fsm(31 downto 31));
    end process;


    ap_sig_477_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_477 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    ap_sig_493_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_493 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    ap_sig_510_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_510 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    ap_sig_534_assign_proc : process(ap_reg_ppiten_pp1_it15, ap_sig_cseq_ST_pp1_stg7_fsm_19)
    begin
                ap_sig_534 <= ((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19));
    end process;


    ap_sig_535_assign_proc : process(ap_reg_ppiten_pp1_it15, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)
    begin
                ap_sig_535 <= ((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15));
    end process;


    ap_sig_543_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_543 <= (ap_const_lv1_1 = ap_CS_fsm(26 downto 26));
    end process;


    ap_sig_590_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_590 <= (ap_const_lv1_1 = ap_CS_fsm(37 downto 37));
    end process;


    ap_sig_608_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_608 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_627_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_627 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_67_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_67 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_681_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_681 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_722_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_722 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_2_assign_proc : process(ap_sig_627)
    begin
        if (ap_sig_627) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp1_stg0_fsm_12_assign_proc : process(ap_sig_126)
    begin
        if (ap_sig_126) then 
            ap_sig_cseq_ST_pp1_stg0_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg0_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp1_stg1_fsm_13_assign_proc : process(ap_sig_187)
    begin
        if (ap_sig_187) then 
            ap_sig_cseq_ST_pp1_stg1_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg1_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp1_stg2_fsm_14_assign_proc : process(ap_sig_225)
    begin
        if (ap_sig_225) then 
            ap_sig_cseq_ST_pp1_stg2_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg2_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp1_stg3_fsm_15_assign_proc : process(ap_sig_477)
    begin
        if (ap_sig_477) then 
            ap_sig_cseq_ST_pp1_stg3_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg3_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp1_stg4_fsm_16_assign_proc : process(ap_sig_493)
    begin
        if (ap_sig_493) then 
            ap_sig_cseq_ST_pp1_stg4_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg4_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp1_stg5_fsm_17_assign_proc : process(ap_sig_510)
    begin
        if (ap_sig_510) then 
            ap_sig_cseq_ST_pp1_stg5_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg5_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp1_stg6_fsm_18_assign_proc : process(ap_sig_275)
    begin
        if (ap_sig_275) then 
            ap_sig_cseq_ST_pp1_stg6_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg6_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp1_stg7_fsm_19_assign_proc : process(ap_sig_328)
    begin
        if (ap_sig_328) then 
            ap_sig_cseq_ST_pp1_stg7_fsm_19 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg7_fsm_19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg0_fsm_21_assign_proc : process(ap_sig_1249)
    begin
        if (ap_sig_1249) then 
            ap_sig_cseq_ST_pp2_stg0_fsm_21 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg0_fsm_21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg10_fsm_31_assign_proc : process(ap_sig_376)
    begin
        if (ap_sig_376) then 
            ap_sig_cseq_ST_pp2_stg10_fsm_31 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg10_fsm_31 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg11_fsm_32_assign_proc : process(ap_sig_2313)
    begin
        if (ap_sig_2313) then 
            ap_sig_cseq_ST_pp2_stg11_fsm_32 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg11_fsm_32 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg12_fsm_33_assign_proc : process(ap_sig_1501)
    begin
        if (ap_sig_1501) then 
            ap_sig_cseq_ST_pp2_stg12_fsm_33 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg12_fsm_33 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg14_fsm_35_assign_proc : process(ap_sig_240)
    begin
        if (ap_sig_240) then 
            ap_sig_cseq_ST_pp2_stg14_fsm_35 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg14_fsm_35 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg15_fsm_36_assign_proc : process(ap_sig_254)
    begin
        if (ap_sig_254) then 
            ap_sig_cseq_ST_pp2_stg15_fsm_36 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg15_fsm_36 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg16_fsm_37_assign_proc : process(ap_sig_590)
    begin
        if (ap_sig_590) then 
            ap_sig_cseq_ST_pp2_stg16_fsm_37 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg16_fsm_37 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg17_fsm_38_assign_proc : process(ap_sig_2240)
    begin
        if (ap_sig_2240) then 
            ap_sig_cseq_ST_pp2_stg17_fsm_38 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg17_fsm_38 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg18_fsm_39_assign_proc : process(ap_sig_2275)
    begin
        if (ap_sig_2275) then 
            ap_sig_cseq_ST_pp2_stg18_fsm_39 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg18_fsm_39 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg19_fsm_40_assign_proc : process(ap_sig_1576)
    begin
        if (ap_sig_1576) then 
            ap_sig_cseq_ST_pp2_stg19_fsm_40 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg19_fsm_40 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg1_fsm_22_assign_proc : process(ap_sig_1295)
    begin
        if (ap_sig_1295) then 
            ap_sig_cseq_ST_pp2_stg1_fsm_22 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg1_fsm_22 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg20_fsm_41_assign_proc : process(ap_sig_2350)
    begin
        if (ap_sig_2350) then 
            ap_sig_cseq_ST_pp2_stg20_fsm_41 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg20_fsm_41 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg22_fsm_43_assign_proc : process(ap_sig_313)
    begin
        if (ap_sig_313) then 
            ap_sig_cseq_ST_pp2_stg22_fsm_43 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg22_fsm_43 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg23_fsm_44_assign_proc : process(ap_sig_355)
    begin
        if (ap_sig_355) then 
            ap_sig_cseq_ST_pp2_stg23_fsm_44 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg23_fsm_44 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg25_fsm_46_assign_proc : process(ap_sig_1705)
    begin
        if (ap_sig_1705) then 
            ap_sig_cseq_ST_pp2_stg25_fsm_46 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg25_fsm_46 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg2_fsm_23_assign_proc : process(ap_sig_1320)
    begin
        if (ap_sig_1320) then 
            ap_sig_cseq_ST_pp2_stg2_fsm_23 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg2_fsm_23 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg3_fsm_24_assign_proc : process(ap_sig_1356)
    begin
        if (ap_sig_1356) then 
            ap_sig_cseq_ST_pp2_stg3_fsm_24 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg3_fsm_24 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg4_fsm_25_assign_proc : process(ap_sig_1374)
    begin
        if (ap_sig_1374) then 
            ap_sig_cseq_ST_pp2_stg4_fsm_25 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg4_fsm_25 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg5_fsm_26_assign_proc : process(ap_sig_543)
    begin
        if (ap_sig_543) then 
            ap_sig_cseq_ST_pp2_stg5_fsm_26 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg5_fsm_26 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg6_fsm_27_assign_proc : process(ap_sig_1442)
    begin
        if (ap_sig_1442) then 
            ap_sig_cseq_ST_pp2_stg6_fsm_27 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg6_fsm_27 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg7_fsm_28_assign_proc : process(ap_sig_1477)
    begin
        if (ap_sig_1477) then 
            ap_sig_cseq_ST_pp2_stg7_fsm_28 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg7_fsm_28 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg8_fsm_29_assign_proc : process(ap_sig_294)
    begin
        if (ap_sig_294) then 
            ap_sig_cseq_ST_pp2_stg8_fsm_29 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg8_fsm_29 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg9_fsm_30_assign_proc : process(ap_sig_345)
    begin
        if (ap_sig_345) then 
            ap_sig_cseq_ST_pp2_stg9_fsm_30 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg9_fsm_30 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp3_stg0_fsm_48_assign_proc : process(ap_sig_1611)
    begin
        if (ap_sig_1611) then 
            ap_sig_cseq_ST_pp3_stg0_fsm_48 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp3_stg0_fsm_48 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st10_fsm_5_assign_proc : process(ap_sig_722)
    begin
        if (ap_sig_722) then 
            ap_sig_cseq_ST_st10_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_6_assign_proc : process(ap_sig_2029)
    begin
        if (ap_sig_2029) then 
            ap_sig_cseq_ST_st11_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st12_fsm_7_assign_proc : process(ap_sig_2107)
    begin
        if (ap_sig_2107) then 
            ap_sig_cseq_ST_st12_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st12_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st13_fsm_8_assign_proc : process(ap_sig_2115)
    begin
        if (ap_sig_2115) then 
            ap_sig_cseq_ST_st13_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st13_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st146_fsm_20_assign_proc : process(ap_sig_1238)
    begin
        if (ap_sig_1238) then 
            ap_sig_cseq_ST_st146_fsm_20 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st146_fsm_20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st14_fsm_9_assign_proc : process(ap_sig_1948)
    begin
        if (ap_sig_1948) then 
            ap_sig_cseq_ST_st14_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st15_fsm_10_assign_proc : process(ap_sig_2082)
    begin
        if (ap_sig_2082) then 
            ap_sig_cseq_ST_st15_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st16_fsm_11_assign_proc : process(ap_sig_2091)
    begin
        if (ap_sig_2091) then 
            ap_sig_cseq_ST_st16_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st16_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st176_fsm_47_assign_proc : process(ap_sig_1603)
    begin
        if (ap_sig_1603) then 
            ap_sig_cseq_ST_st176_fsm_47 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st176_fsm_47 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st183_fsm_49_assign_proc : process(ap_sig_3499)
    begin
        if (ap_sig_3499) then 
            ap_sig_cseq_ST_st183_fsm_49 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st183_fsm_49 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_67)
    begin
        if (ap_sig_67) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_608)
    begin
        if (ap_sig_608) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_3_assign_proc : process(ap_sig_1923)
    begin
        if (ap_sig_1923) then 
            ap_sig_cseq_ST_st8_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_4_assign_proc : process(ap_sig_681)
    begin
        if (ap_sig_681) then 
            ap_sig_cseq_ST_st9_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    col3_phi_fu_1393_p4_assign_proc : process(col3_reg_1389, ap_reg_ppiten_pp3_it1, exitcond_flatten2_reg_4976, ap_sig_cseq_ST_pp3_stg0_fsm_48, tmp_9_mid2_v_reg_4991)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48) and (ap_const_lv1_0 = exitcond_flatten2_reg_4976))) then 
            col3_phi_fu_1393_p4 <= tmp_9_mid2_v_reg_4991;
        else 
            col3_phi_fu_1393_p4 <= col3_reg_1389;
        end if; 
    end process;

    col_1_fu_1773_p2 <= std_logic_vector(unsigned(col_reg_1132) + unsigned(ap_const_lv9_1));
    col_2_fu_3392_p2 <= std_logic_vector(unsigned(col3_phi_fu_1393_p4) + unsigned(ap_const_lv9_1));
    cosA_half_fu_2443_p3 <= 
        ap_const_lv32_BF3504F3 when (ap_reg_ppstg_p_Result_15_reg_3805_pp1_iter11(0) = '1') else 
        ap_const_lv32_3F3504F3;
    cosA_half_i_fu_2457_p3 <= 
        ap_const_lv32_0 when (ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter11(0) = '1') else 
        ap_const_lv32_3F800000;
    cosB_half_fu_2464_p3 <= 
        ap_const_lv32_BF3504F3 when (ap_reg_ppstg_p_Result_18_reg_3831_pp1_iter11(0) = '1') else 
        ap_const_lv32_3F3504F3;
    cosB_half_i_fu_2478_p3 <= 
        ap_const_lv32_0 when (ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter11(0) = '1') else 
        ap_const_lv32_3F800000;

    diag1_i_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_st2_fsm_1, diag1_i_addr_1_reg_3637, diag1_i_addr_5_reg_3642, diag1_i_addr_2_reg_3663, diag1_i_addr_3_reg_3668, exitcond5_fu_2008_p2, ap_sig_cseq_ST_st10_fsm_5, tmp_17_fu_2020_p2, tmp_18_fu_2026_p2, ap_sig_cseq_ST_pp2_stg0_fsm_21, tmp_1_fu_1792_p1, tmp_141_cast_fu_2041_p1, tmp_142_cast_fu_2071_p1, ap_sig_cseq_ST_st11_fsm_6, tmp_135_cast_fu_2100_p1, tmp_144_cast_fu_2677_p1, ap_sig_cseq_ST_st15_fsm_10, ap_sig_cseq_ST_st16_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_11)) then 
            diag1_i_address0 <= diag1_i_addr_3_reg_3668;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_10)) then 
            diag1_i_address0 <= diag1_i_addr_2_reg_3663;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6)) then 
            diag1_i_address0 <= tmp_142_cast_fu_2071_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            diag1_i_address0 <= tmp_1_fu_1792_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21))) then 
            diag1_i_address0 <= tmp_144_cast_fu_2677_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            diag1_i_address0 <= tmp_135_cast_fu_2100_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and (ap_const_lv1_0 = exitcond5_fu_2008_p2) and not((ap_const_lv1_0 = tmp_17_fu_2020_p2)))) then 
            diag1_i_address0 <= diag1_i_addr_1_reg_3637;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and (ap_const_lv1_0 = exitcond5_fu_2008_p2) and (ap_const_lv1_0 = tmp_17_fu_2020_p2) and not((ap_const_lv1_0 = tmp_18_fu_2026_p2)))) then 
            diag1_i_address0 <= diag1_i_addr_5_reg_3642;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and (ap_const_lv1_0 = exitcond5_fu_2008_p2) and (ap_const_lv1_0 = tmp_17_fu_2020_p2) and (ap_const_lv1_0 = tmp_18_fu_2026_p2))) then 
            diag1_i_address0 <= tmp_141_cast_fu_2041_p1(10 - 1 downto 0);
        else 
            diag1_i_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    diag1_i_address1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_sig_cseq_ST_pp2_stg1_fsm_22, tmp_157_cast_fu_2812_p1, tmp_145_cast_fu_2830_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22)) then 
                diag1_i_address1 <= tmp_145_cast_fu_2830_p1(10 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21)) then 
                diag1_i_address1 <= tmp_157_cast_fu_2812_p1(10 - 1 downto 0);
            else 
                diag1_i_address1 <= "XXXXXXXXXX";
            end if;
        else 
            diag1_i_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    diag1_i_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_st2_fsm_1, exitcond5_fu_2008_p2, ap_sig_cseq_ST_st10_fsm_5, tmp_17_fu_2020_p2, tmp_18_fu_2026_p2, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_sig_cseq_ST_st11_fsm_6, ap_sig_cseq_ST_st15_fsm_10, ap_sig_cseq_ST_st16_fsm_11)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and (ap_const_lv1_0 = exitcond5_fu_2008_p2) and (ap_const_lv1_0 = tmp_17_fu_2020_p2) and (ap_const_lv1_0 = tmp_18_fu_2026_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21)) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6) or ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and (ap_const_lv1_0 = exitcond5_fu_2008_p2) and (ap_const_lv1_0 = tmp_17_fu_2020_p2) and not((ap_const_lv1_0 = tmp_18_fu_2026_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) and (ap_const_lv1_0 = exitcond5_fu_2008_p2) and not((ap_const_lv1_0 = tmp_17_fu_2020_p2))) or (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_10) or (ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_11))) then 
            diag1_i_ce0 <= ap_const_logic_1;
        else 
            diag1_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    diag1_i_ce1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_sig_cseq_ST_pp2_stg1_fsm_22)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22)))) then 
            diag1_i_ce1 <= ap_const_logic_1;
        else 
            diag1_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    diag1_i_d0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, diag1_i_q0, diag2_i_q0, ap_sig_cseq_ST_st11_fsm_6, tmp_cast_fu_1787_p1, ap_sig_cseq_ST_st15_fsm_10, ap_sig_cseq_ST_st16_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_11)) then 
            diag1_i_d0 <= diag2_i_q0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_10))) then 
            diag1_i_d0 <= diag1_i_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            diag1_i_d0 <= tmp_cast_fu_1787_p1;
        else 
            diag1_i_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    diag1_i_we0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond9_fu_1767_p2, ap_sig_cseq_ST_st11_fsm_6, ap_sig_cseq_ST_st15_fsm_10, ap_sig_cseq_ST_st16_fsm_11)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond9_fu_1767_p2)) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_10) or (ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_11))) then 
            diag1_i_we0 <= ap_const_logic_1;
        else 
            diag1_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    diag2_i_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_st2_fsm_1, diag2_i_addr_1_reg_3627, diag2_i_addr_4_reg_3632, diag2_i_addr_3_reg_3653, diag2_i_addr_5_reg_3658, ap_sig_cseq_ST_st10_fsm_5, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_sig_cseq_ST_st14_fsm_9, tmp_1_fu_1792_p1, tmp_141_cast_fu_2041_p1, ap_sig_cseq_ST_st11_fsm_6, tmp_143_cast_fu_2075_p1, tmp_135_cast_fu_2100_p1, tmp_144_cast_fu_2677_p1, ap_sig_cseq_ST_st15_fsm_10, ap_sig_cseq_ST_st12_fsm_7, ap_sig_cseq_ST_st13_fsm_8)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_9)) then 
            diag2_i_address0 <= diag2_i_addr_5_reg_3658;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_7)) then 
            diag2_i_address0 <= diag2_i_addr_3_reg_3653;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6)) then 
            diag2_i_address0 <= tmp_143_cast_fu_2075_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            diag2_i_address0 <= tmp_1_fu_1792_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21))) then 
            diag2_i_address0 <= tmp_144_cast_fu_2677_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            diag2_i_address0 <= tmp_135_cast_fu_2100_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_10)) then 
            diag2_i_address0 <= diag2_i_addr_1_reg_3627;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_8)) then 
            diag2_i_address0 <= diag2_i_addr_4_reg_3632;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5)) then 
            diag2_i_address0 <= tmp_141_cast_fu_2041_p1(10 - 1 downto 0);
        else 
            diag2_i_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    diag2_i_address1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_sig_cseq_ST_pp2_stg1_fsm_22, tmp_157_cast_fu_2812_p1, tmp_145_cast_fu_2830_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22)) then 
                diag2_i_address1 <= tmp_145_cast_fu_2830_p1(10 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21)) then 
                diag2_i_address1 <= tmp_157_cast_fu_2812_p1(10 - 1 downto 0);
            else 
                diag2_i_address1 <= "XXXXXXXXXX";
            end if;
        else 
            diag2_i_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    diag2_i_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st10_fsm_5, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_sig_cseq_ST_st14_fsm_9, ap_sig_cseq_ST_st11_fsm_6, ap_sig_cseq_ST_st15_fsm_10, ap_sig_cseq_ST_st12_fsm_7, ap_sig_cseq_ST_st13_fsm_8)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_5) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21)) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_10) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_8))) then 
            diag2_i_ce0 <= ap_const_logic_1;
        else 
            diag2_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    diag2_i_ce1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_sig_cseq_ST_pp2_stg1_fsm_22)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22)))) then 
            diag2_i_ce1 <= ap_const_logic_1;
        else 
            diag2_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    diag2_i_d0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, diag1_i_q0, diag2_i_q0, ap_sig_cseq_ST_st14_fsm_9, ap_sig_cseq_ST_st11_fsm_6, tmp_2_cast_fu_1804_p1, ap_sig_cseq_ST_st12_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_7)) then 
            diag2_i_d0 <= diag1_i_q0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6))) then 
            diag2_i_d0 <= diag2_i_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            diag2_i_d0 <= tmp_2_cast_fu_1804_p1;
        else 
            diag2_i_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    diag2_i_we0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond9_fu_1767_p2, tmp_17_reg_3682, tmp_18_reg_3686, ap_sig_cseq_ST_st14_fsm_9, ap_sig_cseq_ST_st11_fsm_6, ap_sig_cseq_ST_st12_fsm_7)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond9_fu_1767_p2)) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_7) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_9) and (ap_const_lv1_0 = tmp_17_reg_3682) and not((ap_const_lv1_0 = tmp_18_reg_3686))))) then 
            diag2_i_we0 <= ap_const_logic_1;
        else 
            diag2_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    diag_w_out_address0_assign_proc : process(ap_reg_ppiten_pp1_it15, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15, ap_reg_ppstg_diag_w_out_addr_reg_4098_pp1_iter15, p_Result_21_fu_2564_p3, uw_new_px_mid2_cast_fu_2931_p1, ap_sig_cseq_ST_pp2_stg3_fsm_24)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and not((ap_const_lv1_0 = p_Result_21_fu_2564_p3))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and (ap_const_lv1_0 = p_Result_21_fu_2564_p3)))) then 
            diag_w_out_address0 <= ap_reg_ppstg_diag_w_out_addr_reg_4098_pp1_iter15;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24))) then 
            diag_w_out_address0 <= uw_new_px_mid2_cast_fu_2931_p1(9 - 1 downto 0);
        else 
            diag_w_out_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    diag_w_out_ce0_assign_proc : process(ap_reg_ppiten_pp1_it15, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15, p_Result_21_fu_2564_p3, ap_sig_cseq_ST_pp2_stg3_fsm_24)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and not((ap_const_lv1_0 = p_Result_21_fu_2564_p3))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and (ap_const_lv1_0 = p_Result_21_fu_2564_p3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)))) then 
            diag_w_out_ce0 <= ap_const_logic_1;
        else 
            diag_w_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    diag_w_out_d0_assign_proc : process(reg_1634, p_Result_21_fu_2564_p3, tmp_129_fu_2578_p1, ap_sig_535)
    begin
        if (ap_sig_535) then
            if (not((ap_const_lv1_0 = p_Result_21_fu_2564_p3))) then 
                diag_w_out_d0 <= tmp_129_fu_2578_p1;
            elsif ((ap_const_lv1_0 = p_Result_21_fu_2564_p3)) then 
                diag_w_out_d0 <= reg_1634;
            else 
                diag_w_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            diag_w_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    diag_w_out_we0_assign_proc : process(ap_reg_ppiten_pp1_it15, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15, p_Result_21_fu_2564_p3)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and not((ap_const_lv1_0 = p_Result_21_fu_2564_p3))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and (ap_const_lv1_0 = p_Result_21_fu_2564_p3)))) then 
            diag_w_out_we0 <= ap_const_logic_1;
        else 
            diag_w_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    diag_x_out_address0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, uw_new_px_mid2_cast_fu_2931_p1, ap_sig_cseq_ST_pp2_stg3_fsm_24, tmp_21_fu_2529_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            diag_x_out_address0 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24))) then 
            diag_x_out_address0 <= uw_new_px_mid2_cast_fu_2931_p1(9 - 1 downto 0);
        else 
            diag_x_out_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    diag_x_out_ce0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg3_fsm_24)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)))) then 
            diag_x_out_ce0 <= ap_const_logic_1;
        else 
            diag_x_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    diag_x_out_we0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)))) then 
            diag_x_out_we0 <= ap_const_logic_1;
        else 
            diag_x_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    diag_y_out_address0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, uw_new_px_mid2_cast_fu_2931_p1, ap_sig_cseq_ST_pp2_stg3_fsm_24, tmp_21_fu_2529_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            diag_y_out_address0 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24))) then 
            diag_y_out_address0 <= uw_new_px_mid2_cast_fu_2931_p1(9 - 1 downto 0);
        else 
            diag_y_out_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    diag_y_out_ce0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg3_fsm_24)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)))) then 
            diag_y_out_ce0 <= ap_const_logic_1;
        else 
            diag_y_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    diag_y_out_we0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)))) then 
            diag_y_out_we0 <= ap_const_logic_1;
        else 
            diag_y_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    diag_z_out_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppiten_pp2_it0, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15, ap_reg_ppstg_diag_z_out_addr_reg_4103_pp1_iter15, p_Result_22_reg_4152, uw_new_px_mid2_cast_fu_2931_p1, ap_sig_cseq_ST_pp2_stg3_fsm_24)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and (ap_const_lv1_0 = p_Result_22_reg_4152)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and not((ap_const_lv1_0 = p_Result_22_reg_4152))))) then 
            diag_z_out_address0 <= ap_reg_ppstg_diag_z_out_addr_reg_4103_pp1_iter15;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24))) then 
            diag_z_out_address0 <= uw_new_px_mid2_cast_fu_2931_p1(9 - 1 downto 0);
        else 
            diag_z_out_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    diag_z_out_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppiten_pp2_it0, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15, p_Result_22_reg_4152, ap_sig_cseq_ST_pp2_stg3_fsm_24)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and (ap_const_lv1_0 = p_Result_22_reg_4152)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and not((ap_const_lv1_0 = p_Result_22_reg_4152))))) then 
            diag_z_out_ce0 <= ap_const_logic_1;
        else 
            diag_z_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    diag_z_out_d0_assign_proc : process(reg_1634, p_Result_22_reg_4152, tmp_130_fu_2626_p1, ap_sig_2214)
    begin
        if (ap_sig_2214) then
            if (not((ap_const_lv1_0 = p_Result_22_reg_4152))) then 
                diag_z_out_d0 <= tmp_130_fu_2626_p1;
            elsif ((ap_const_lv1_0 = p_Result_22_reg_4152)) then 
                diag_z_out_d0 <= reg_1634;
            else 
                diag_z_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            diag_z_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    diag_z_out_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15, p_Result_22_reg_4152)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and (ap_const_lv1_0 = p_Result_22_reg_4152)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15) and not((ap_const_lv1_0 = p_Result_22_reg_4152))))) then 
            diag_z_out_we0 <= ap_const_logic_1;
        else 
            diag_z_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_3398_p2 <= "1" when (row4_reg_1400 = ap_const_lv10_310) else "0";
    exitcond2_fu_2717_p2 <= "1" when (off_px_phi_fu_1371_p4 = ap_const_lv9_188) else "0";
    exitcond4_fu_2079_p2 <= "1" when (px1_phi_fu_1225_p4 = ap_const_lv9_188) else "0";
    exitcond5_fu_2008_p2 <= "1" when (px_reg_1210 = ap_const_lv9_188) else "0";
    exitcond8_fu_1817_p2 <= "1" when (row_reg_1155 = ap_const_lv10_310) else "0";
    exitcond9_fu_1767_p2 <= "1" when (col_reg_1132 = ap_const_lv9_188) else "0";
    exitcond_flatten1_fu_1870_p2 <= "1" when (indvar_flatten1_reg_1177 = ap_const_lv13_1E96) else "0";
    exitcond_flatten2_fu_3380_p2 <= "1" when (indvar_flatten2_reg_1378 = ap_const_lv19_4B080) else "0";
    exitcond_flatten_fu_2705_p2 <= "1" when (indvar_flatten_phi_fu_1349_p4 = ap_const_lv18_25840) else "0";
    exitcond_fu_1888_p2 <= "1" when (step_reg_1199 = ap_const_lv10_30F) else "0";

    grp_fu_1411_opcode_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_reg_ppiten_pp1_it6, ap_reg_ppiten_pp1_it9, ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_sig_cseq_ST_pp1_stg2_fsm_14, exitcond4_reg_3710, ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3, ap_sig_cseq_ST_pp2_stg8_fsm_29, tmp_57_reg_4439, tmp_52_reg_4425, ap_sig_cseq_ST_pp2_stg22_fsm_43, tmp_80_reg_4467, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3, ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3, ap_sig_cseq_ST_pp2_stg23_fsm_44, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6, ap_reg_ppstg_or_cond_reg_3810_pp1_iter5, ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5, ap_sig_cseq_ST_pp2_stg10_fsm_31, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14, ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5, ap_reg_ppstg_or_cond2_reg_3836_pp1_iter9, ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5, ap_reg_ppstg_or_cond3_reg_3840_pp1_iter9, p_Result_17_fu_2424_p3, p_Result_20_fu_2435_p3, ap_sig_cseq_ST_pp2_stg11_fsm_32)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and not((ap_const_lv1_0 = p_Result_17_fu_2424_p3))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) and not((ap_const_lv1_0 = p_Result_20_fu_2435_p3))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (exitcond4_reg_3710 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19) and (exitcond4_reg_3710 = ap_const_lv1_0)))) then 
            grp_fu_1411_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29) and not((ap_const_lv1_0 = tmp_57_reg_4439))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_52_reg_4425)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg22_fsm_43) and not((ap_const_lv1_0 = tmp_80_reg_4467))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and not((ap_const_lv1_0 = tmp_80_reg_4467)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg23_fsm_44)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and (ap_const_lv1_0 = p_Result_17_fu_2424_p3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) and (ap_const_lv1_0 = p_Result_20_fu_2435_p3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter3) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter9) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg11_fsm_32)))) then 
            grp_fu_1411_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1411_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1411_p0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_reg_ppiten_pp1_it6, ap_reg_ppiten_pp1_it9, ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, grp_fu_1430_p2, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg8_fsm_29, ap_sig_cseq_ST_pp2_stg22_fsm_43, reg_1544, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_sig_cseq_ST_pp2_stg23_fsm_44, reg_1549, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6, ap_reg_ppstg_or_cond_reg_3810_pp1_iter5, ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5, ap_sig_cseq_ST_pp2_stg10_fsm_31, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, reg_1617, z_in_1_reg_3767, y_in_reg_3775, ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5, ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5, p_Result_17_fu_2424_p3, cosThetaA_int_1_reg_3892, p_Result_20_fu_2435_p3, tmp_97_reg_3904, tmp_125_reg_4053, ap_sig_cseq_ST_pp2_stg11_fsm_32)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg22_fsm_43)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg23_fsm_44)))) then 
            grp_fu_1411_p0 <= grp_fu_1430_p2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1411_p0 <= tmp_125_reg_4053;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1411_p0 <= reg_1617;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then 
            grp_fu_1411_p0 <= tmp_97_reg_3904;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) and (ap_const_lv1_0 = p_Result_20_fu_2435_p3))) then 
            grp_fu_1411_p0 <= cosThetaA_int_1_reg_3892;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and not((ap_const_lv1_0 = p_Result_17_fu_2424_p3))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) and not((ap_const_lv1_0 = p_Result_20_fu_2435_p3))))) then 
            grp_fu_1411_p0 <= ap_const_lv32_3F800000;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and (ap_const_lv1_0 = p_Result_17_fu_2424_p3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg11_fsm_32)))) then 
            grp_fu_1411_p0 <= reg_1549;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it4)))) then 
            grp_fu_1411_p0 <= reg_1544;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19))) then 
            grp_fu_1411_p0 <= y_in_reg_3775;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1411_p0 <= z_in_1_reg_3767;
        else 
            grp_fu_1411_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1411_p1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it4, ap_reg_ppiten_pp1_it6, ap_reg_ppiten_pp1_it9, ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg8_fsm_29, ap_sig_cseq_ST_pp2_stg22_fsm_43, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_sig_cseq_ST_pp2_stg23_fsm_44, reg_1549, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6, ap_reg_ppstg_or_cond_reg_3810_pp1_iter5, ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5, ap_sig_cseq_ST_pp2_stg10_fsm_31, grp_fu_1434_p2, reg_1569, reg_1594, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, x_in_1_reg_3783, w_in_reg_3790, ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5, ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5, p_Result_17_fu_2424_p3, cosThetaA_int_1_reg_3892, p_Result_20_fu_2435_p3, tmp_118_reg_4038, tmp_126_reg_4058, ap_sig_cseq_ST_pp2_stg11_fsm_32)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg11_fsm_32))) then 
            grp_fu_1411_p1 <= reg_1594;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31))) then 
            grp_fu_1411_p1 <= reg_1569;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg22_fsm_43)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg23_fsm_44)))) then 
            grp_fu_1411_p1 <= grp_fu_1434_p2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1411_p1 <= tmp_126_reg_4058;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1411_p1 <= tmp_118_reg_4038;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) and not((ap_const_lv1_0 = p_Result_20_fu_2435_p3)))) then 
            grp_fu_1411_p1 <= cosThetaA_int_1_reg_3892;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and not((ap_const_lv1_0 = p_Result_17_fu_2424_p3)))) then 
            grp_fu_1411_p1 <= reg_1549;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15) and (ap_const_lv1_0 = p_Result_17_fu_2424_p3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter5) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter5) and (ap_const_lv1_0 = p_Result_20_fu_2435_p3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17)))) then 
            grp_fu_1411_p1 <= ap_const_lv32_3F800000;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19))) then 
            grp_fu_1411_p1 <= x_in_1_reg_3783;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1411_p1 <= w_in_reg_3790;
        else 
            grp_fu_1411_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1415_p0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it3, ap_reg_ppiten_pp1_it9, ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp1_it15, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, reg_1538, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg8_fsm_29, ap_sig_cseq_ST_pp2_stg22_fsm_43, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_sig_cseq_ST_pp2_stg23_fsm_44, ap_sig_cseq_ST_pp2_stg10_fsm_31, reg_1594, ap_sig_cseq_ST_pp1_stg3_fsm_15, grp_fu_1442_p2, ap_sig_cseq_ST_pp1_stg4_fsm_16, reg_1611, ap_sig_cseq_ST_pp1_stg5_fsm_17, reg_1623, y_in_reg_3775, tmp_111_reg_3981, tmp_121_reg_4118, tmp_127_reg_4128, ap_sig_cseq_ST_pp2_stg11_fsm_32)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31))) then 
            grp_fu_1415_p0 <= reg_1611;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg22_fsm_43)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg23_fsm_44)))) then 
            grp_fu_1415_p0 <= grp_fu_1442_p2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then 
            grp_fu_1415_p0 <= tmp_127_reg_4128;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1415_p0 <= tmp_121_reg_4118;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg11_fsm_32)))) then 
            grp_fu_1415_p0 <= reg_1623;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it13)))) then 
            grp_fu_1415_p0 <= tmp_111_reg_3981;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then 
            grp_fu_1415_p0 <= reg_1594;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19))) then 
            grp_fu_1415_p0 <= reg_1538;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1415_p0 <= y_in_reg_3775;
        else 
            grp_fu_1415_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1415_p1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it3, ap_reg_ppiten_pp1_it9, ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp1_it15, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg8_fsm_29, ap_sig_cseq_ST_pp2_stg22_fsm_43, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_sig_cseq_ST_pp2_stg23_fsm_44, ap_sig_cseq_ST_pp2_stg10_fsm_31, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, grp_fu_1452_p2, reg_1606, ap_sig_cseq_ST_pp1_stg5_fsm_17, reg_1617, reg_1628, x_in_1_reg_3783, tmp_112_reg_3986, tmp_120_reg_4043, tmp_122_reg_4123, tmp_128_reg_4133, ap_sig_cseq_ST_pp2_stg11_fsm_32)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg11_fsm_32))) then 
            grp_fu_1415_p1 <= reg_1628;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31))) then 
            grp_fu_1415_p1 <= reg_1617;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg22_fsm_43)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg23_fsm_44)))) then 
            grp_fu_1415_p1 <= grp_fu_1452_p2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then 
            grp_fu_1415_p1 <= tmp_128_reg_4133;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1415_p1 <= tmp_122_reg_4123;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1415_p1 <= tmp_120_reg_4043;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it13))) then 
            grp_fu_1415_p1 <= tmp_112_reg_3986;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then 
            grp_fu_1415_p1 <= reg_1606;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16)))) then 
            grp_fu_1415_p1 <= ap_const_lv32_3F800000;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1415_p1 <= x_in_1_reg_3783;
        else 
            grp_fu_1415_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1419_p0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg8_fsm_29, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_sig_cseq_ST_pp2_stg10_fsm_31, reg_1600, grp_fu_1470_p2, z_in_1_reg_3767, tmp_123_reg_4048, tmp_103_reg_4701, tmp_107_reg_4721, ap_sig_cseq_ST_pp2_stg11_fsm_32)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg11_fsm_32))) then 
            grp_fu_1419_p0 <= tmp_107_reg_4721;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31))) then 
            grp_fu_1419_p0 <= tmp_103_reg_4701;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29)))) then 
            grp_fu_1419_p0 <= grp_fu_1470_p2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1419_p0 <= tmp_123_reg_4048;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)))) then 
            grp_fu_1419_p0 <= reg_1600;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1419_p0 <= z_in_1_reg_3767;
        else 
            grp_fu_1419_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1419_p1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg8_fsm_29, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_sig_cseq_ST_pp2_stg10_fsm_31, reg_1611, reg_1628, grp_fu_1476_p2, w_in_reg_3790, tmp_114_reg_3991, tmp_104_reg_4706, tmp_108_reg_4726, ap_sig_cseq_ST_pp2_stg11_fsm_32)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg11_fsm_32))) then 
            grp_fu_1419_p1 <= tmp_108_reg_4726;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31))) then 
            grp_fu_1419_p1 <= tmp_104_reg_4706;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29)))) then 
            grp_fu_1419_p1 <= grp_fu_1476_p2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1419_p1 <= reg_1628;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it13))) then 
            grp_fu_1419_p1 <= tmp_114_reg_3991;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19))) then 
            grp_fu_1419_p1 <= reg_1611;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1419_p1 <= w_in_reg_3790;
        else 
            grp_fu_1419_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1426_p0_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg8_fsm_29, ap_sig_cseq_ST_pp2_stg10_fsm_31, grp_fu_1482_p2, tmp_105_reg_4711, tmp_109_reg_4731, ap_sig_cseq_ST_pp2_stg11_fsm_32)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg11_fsm_32))) then 
            grp_fu_1426_p0 <= tmp_109_reg_4731;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31))) then 
            grp_fu_1426_p0 <= tmp_105_reg_4711;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29)))) then 
            grp_fu_1426_p0 <= grp_fu_1482_p2;
        else 
            grp_fu_1426_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1426_p1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg8_fsm_29, ap_sig_cseq_ST_pp2_stg10_fsm_31, grp_fu_1488_p2, tmp_106_reg_4716, tmp_110_reg_4736, ap_sig_cseq_ST_pp2_stg11_fsm_32)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg11_fsm_32))) then 
            grp_fu_1426_p1 <= tmp_110_reg_4736;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg10_fsm_31))) then 
            grp_fu_1426_p1 <= tmp_106_reg_4716;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg8_fsm_29)))) then 
            grp_fu_1426_p1 <= grp_fu_1488_p2;
        else 
            grp_fu_1426_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1430_p0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it3, ap_reg_ppiten_pp1_it5, ap_reg_ppiten_pp1_it6, ap_reg_ppiten_pp1_it9, ap_reg_ppiten_pp1_it11, ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_sig_cseq_ST_pp1_stg1_fsm_13, a2_assign_s_reg_1253, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppstg_z_in_1_reg_3767_pp1_iter13, tanThetaA_reg_3844, tanThetaA_1_reg_3851, ret_0_i_fu_2403_p1, ret_0_i1_fu_2415_p1, cosThetaAdiv2_int_1_reg_3925, uw_new_q0, uw_new_load_1_reg_4567, ux_new_load_1_reg_4579, ap_sig_cseq_ST_pp2_stg6_fsm_27, a1_assign_5_fu_3100_p3, ap_sig_cseq_ST_pp2_stg7_fsm_28, a3_assign_1_fu_3156_p3, ap_sig_cseq_ST_pp2_stg12_fsm_33, w_int1_3_fu_3172_p3, ap_sig_cseq_ST_pp2_stg19_fsm_40, ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9, ap_sig_cseq_ST_pp2_stg20_fsm_41)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg20_fsm_41))) then 
            grp_fu_1430_p0 <= ux_new_load_1_reg_4579;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg19_fsm_40))) then 
            grp_fu_1430_p0 <= uw_new_load_1_reg_4567;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33))) then 
            grp_fu_1430_p0 <= w_int1_3_fu_3172_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28))) then 
            grp_fu_1430_p0 <= a3_assign_1_fu_3156_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1430_p0 <= a1_assign_5_fu_3100_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1430_p0 <= uw_new_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1430_p0 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter13;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1430_p0 <= a2_assign_s_reg_1253;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then 
            grp_fu_1430_p0 <= cosThetaAdiv2_int_1_reg_3925;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1430_p0 <= ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it6))) then 
            grp_fu_1430_p0 <= ret_0_i1_fu_2415_p1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19))) then 
            grp_fu_1430_p0 <= ret_0_i_fu_2403_p1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then 
            grp_fu_1430_p0 <= tanThetaA_1_reg_3851;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then 
            grp_fu_1430_p0 <= tanThetaA_reg_3844;
        else 
            grp_fu_1430_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1430_p1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it3, ap_reg_ppiten_pp1_it5, ap_reg_ppiten_pp1_it6, ap_reg_ppiten_pp1_it9, ap_reg_ppiten_pp1_it11, ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter11, b2_assign_1_reg_1279, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, tanThetaA_reg_3844, tanThetaA_1_reg_3851, tmp_50_reg_3868, tmp_84_reg_3878, c2_reg_3996, w_in_9_fu_3023_p3, uw_new_q0, uw_new_load_reg_4595, ap_sig_cseq_ST_pp2_stg6_fsm_27, vw_new_load_reg_4615, ap_sig_cseq_ST_pp2_stg7_fsm_28, ap_sig_cseq_ST_pp2_stg12_fsm_33, w_int2_3_fu_3285_p3, w_int2_3_reg_4921, ap_sig_cseq_ST_pp2_stg19_fsm_40, ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9, ap_sig_cseq_ST_pp2_stg20_fsm_41)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg20_fsm_41))) then 
            grp_fu_1430_p1 <= w_int2_3_reg_4921;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg19_fsm_40))) then 
            grp_fu_1430_p1 <= w_int2_3_fu_3285_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33))) then 
            grp_fu_1430_p1 <= vw_new_load_reg_4615;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28))) then 
            grp_fu_1430_p1 <= uw_new_load_reg_4595;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1430_p1 <= uw_new_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1430_p1 <= w_in_9_fu_3023_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1430_p1 <= c2_reg_3996;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1430_p1 <= b2_assign_1_reg_1279;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then 
            grp_fu_1430_p1 <= ap_reg_ppstg_tanThetaAdiv2_0_i1_reg_1243_pp1_iter11;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1430_p1 <= ap_reg_phiprechg_tanThetaAdiv2_0_i1_reg_1243pp1_it9;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it6))) then 
            grp_fu_1430_p1 <= tmp_84_reg_3878;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19))) then 
            grp_fu_1430_p1 <= tmp_50_reg_3868;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then 
            grp_fu_1430_p1 <= tanThetaA_1_reg_3851;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then 
            grp_fu_1430_p1 <= tanThetaA_reg_3844;
        else 
            grp_fu_1430_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1434_p0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it6, ap_reg_ppiten_pp1_it9, ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg1_fsm_13, a1_assign_s_reg_1267, b2_assign_1_reg_1279, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp1_stg7_fsm_19, reg_1549, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppstg_z_in_1_reg_3767_pp1_iter12, cosThetaA_int_1_reg_3892, ap_reg_ppstg_c1_reg_4016_pp1_iter14, uy_new_q0, uy_new_load_1_reg_4573, uz_new_load_1_reg_4587, ap_sig_cseq_ST_pp2_stg6_fsm_27, a2_assign_6_fu_3083_p3, ap_sig_cseq_ST_pp2_stg7_fsm_28, a4_assign_1_fu_3142_p3, x_int1_3_fu_3164_p3, ap_sig_cseq_ST_pp2_stg12_fsm_33, ap_sig_cseq_ST_pp2_stg19_fsm_40, ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9, ap_sig_cseq_ST_pp2_stg20_fsm_41)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg20_fsm_41))) then 
            grp_fu_1434_p0 <= uz_new_load_1_reg_4587;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg19_fsm_40))) then 
            grp_fu_1434_p0 <= uy_new_load_1_reg_4573;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33))) then 
            grp_fu_1434_p0 <= x_int1_3_fu_3164_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28))) then 
            grp_fu_1434_p0 <= a4_assign_1_fu_3142_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1434_p0 <= a2_assign_6_fu_3083_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1434_p0 <= uy_new_q0;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19)))) then 
            grp_fu_1434_p0 <= ap_reg_ppstg_c1_reg_4016_pp1_iter14;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then 
            grp_fu_1434_p0 <= ap_reg_ppstg_z_in_1_reg_3767_pp1_iter12;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1434_p0 <= b2_assign_1_reg_1279;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1434_p0 <= a1_assign_s_reg_1267;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it9))) then 
            grp_fu_1434_p0 <= ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then 
            grp_fu_1434_p0 <= cosThetaA_int_1_reg_3892;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then 
            grp_fu_1434_p0 <= reg_1549;
        else 
            grp_fu_1434_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1434_p1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it6, ap_reg_ppiten_pp1_it9, ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp1_stg7_fsm_19, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter6, ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter6, a2_assign_2_fu_2510_p1, vy_int_reg_4030, w_out1_reg_4063, z_out2_reg_4113, y_in_9_fu_2991_p3, uy_new_q0, ap_sig_cseq_ST_pp2_stg6_fsm_27, uy_new_load_reg_4605, vy_new_load_reg_4627, ap_sig_cseq_ST_pp2_stg7_fsm_28, ap_sig_cseq_ST_pp2_stg12_fsm_33, ap_sig_cseq_ST_pp2_stg19_fsm_40, y_int2_3_fu_3299_p3, y_int2_3_reg_4933, ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9, ap_reg_phiprechg_b1_assign_reg_1293pp1_it12, ap_sig_cseq_ST_pp2_stg20_fsm_41)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg20_fsm_41))) then 
            grp_fu_1434_p1 <= y_int2_3_reg_4933;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg19_fsm_40))) then 
            grp_fu_1434_p1 <= y_int2_3_fu_3299_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33))) then 
            grp_fu_1434_p1 <= vy_new_load_reg_4627;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28))) then 
            grp_fu_1434_p1 <= uy_new_load_reg_4605;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1434_p1 <= uy_new_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1434_p1 <= y_in_9_fu_2991_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg7_fsm_19))) then 
            grp_fu_1434_p1 <= z_out2_reg_4113;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1434_p1 <= w_out1_reg_4063;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then 
            grp_fu_1434_p1 <= vy_int_reg_4030;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1434_p1 <= a2_assign_2_fu_2510_p1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1434_p1 <= ap_reg_phiprechg_b1_assign_reg_1293pp1_it12;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it9))) then 
            grp_fu_1434_p1 <= ap_reg_phiprechg_tanThetaAdiv2_0_i_reg_1233pp1_it9;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then 
            grp_fu_1434_p1 <= ap_reg_ppstg_tanThetaA_1_reg_3851_pp1_iter6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then 
            grp_fu_1434_p1 <= ap_reg_ppstg_tanThetaA_reg_3844_pp1_iter6;
        else 
            grp_fu_1434_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1442_p0_assign_proc : process(ap_reg_ppiten_pp1_it11, ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg1_fsm_13, a2_assign_s_reg_1253, a1_assign_s_reg_1267, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppstg_y_in_reg_3775_pp1_iter12, ap_reg_ppstg_w_in_reg_3790_pp1_iter12, cosThetaAdiv2_int_reg_3919, w_out2_reg_4068, uw_new_q0, uw_new_load_1_reg_4567, ux_new_load_1_reg_4579, ap_sig_cseq_ST_pp2_stg6_fsm_27, a1_assign_5_fu_3100_p3, ap_sig_cseq_ST_pp2_stg7_fsm_28, a3_assign_1_fu_3156_p3, ap_sig_cseq_ST_pp2_stg12_fsm_33, w_int1_3_fu_3172_p3, ap_sig_cseq_ST_pp2_stg19_fsm_40, ap_sig_cseq_ST_pp2_stg20_fsm_41)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg20_fsm_41))) then 
            grp_fu_1442_p0 <= ux_new_load_1_reg_4579;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg19_fsm_40))) then 
            grp_fu_1442_p0 <= uw_new_load_1_reg_4567;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33))) then 
            grp_fu_1442_p0 <= w_int1_3_fu_3172_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28))) then 
            grp_fu_1442_p0 <= a3_assign_1_fu_3156_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1442_p0 <= a1_assign_5_fu_3100_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1442_p0 <= uw_new_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1442_p0 <= w_out2_reg_4068;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then 
            grp_fu_1442_p0 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter12;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then 
            grp_fu_1442_p0 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter12;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1442_p0 <= a1_assign_s_reg_1267;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1442_p0 <= a2_assign_s_reg_1253;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then 
            grp_fu_1442_p0 <= cosThetaAdiv2_int_reg_3919;
        else 
            grp_fu_1442_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1442_p1_assign_proc : process(ap_reg_ppiten_pp1_it11, ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_reg_ppiten_pp1_it14, ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter11, ap_sig_cseq_ST_pp1_stg1_fsm_13, b2_assign_1_reg_1279, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, c2_reg_3996, s2_reg_4007, uy_int_fu_2554_p1, x_in_7_fu_3007_p3, ux_new_q0, ap_sig_cseq_ST_pp2_stg6_fsm_27, ux_new_load_reg_4600, vx_new_load_reg_4621, ap_sig_cseq_ST_pp2_stg7_fsm_28, ap_sig_cseq_ST_pp2_stg12_fsm_33, ap_sig_cseq_ST_pp2_stg19_fsm_40, x_int2_3_fu_3292_p3, x_int2_3_reg_4927, ap_reg_phiprechg_b1_assign_reg_1293pp1_it12, ap_sig_cseq_ST_pp2_stg20_fsm_41)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg20_fsm_41))) then 
            grp_fu_1442_p1 <= x_int2_3_reg_4927;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg19_fsm_40))) then 
            grp_fu_1442_p1 <= x_int2_3_fu_3292_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33))) then 
            grp_fu_1442_p1 <= vx_new_load_reg_4621;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28))) then 
            grp_fu_1442_p1 <= ux_new_load_reg_4600;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1442_p1 <= ux_new_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1442_p1 <= x_in_7_fu_3007_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1442_p1 <= uy_int_fu_2554_p1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then 
            grp_fu_1442_p1 <= s2_reg_4007;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then 
            grp_fu_1442_p1 <= c2_reg_3996;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1442_p1 <= b2_assign_1_reg_1279;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1442_p1 <= ap_reg_phiprechg_b1_assign_reg_1293pp1_it12;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then 
            grp_fu_1442_p1 <= ap_reg_ppstg_tanThetaAdiv2_0_i_reg_1233_pp1_iter11;
        else 
            grp_fu_1442_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1452_p0_assign_proc : process(ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppstg_y_in_reg_3775_pp1_iter12, ap_reg_ppstg_x_in_1_reg_3783_pp1_iter12, ap_reg_ppstg_w_in_reg_3790_pp1_iter12, ap_reg_ppstg_s1_reg_4023_pp1_iter14, uy_new_q0, uy_new_load_1_reg_4573, uz_new_load_1_reg_4587, ap_sig_cseq_ST_pp2_stg6_fsm_27, a2_assign_6_fu_3083_p3, ap_sig_cseq_ST_pp2_stg7_fsm_28, a4_assign_1_fu_3142_p3, x_int1_3_fu_3164_p3, ap_sig_cseq_ST_pp2_stg12_fsm_33, ap_sig_cseq_ST_pp2_stg19_fsm_40, ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12, ap_sig_cseq_ST_pp2_stg20_fsm_41)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg20_fsm_41))) then 
            grp_fu_1452_p0 <= uz_new_load_1_reg_4587;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg19_fsm_40))) then 
            grp_fu_1452_p0 <= uy_new_load_1_reg_4573;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33))) then 
            grp_fu_1452_p0 <= x_int1_3_fu_3164_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28))) then 
            grp_fu_1452_p0 <= a4_assign_1_fu_3142_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1452_p0 <= a2_assign_6_fu_3083_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1452_p0 <= uy_new_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1452_p0 <= ap_reg_ppstg_s1_reg_4023_pp1_iter14;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then 
            grp_fu_1452_p0 <= ap_reg_ppstg_y_in_reg_3775_pp1_iter12;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16)))) then 
            grp_fu_1452_p0 <= ap_reg_ppstg_x_in_1_reg_3783_pp1_iter12;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1452_p0 <= ap_reg_ppstg_w_in_reg_3790_pp1_iter12;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1452_p0 <= ap_reg_phiprechg_b2_assign_1_reg_1279pp1_it12;
        else 
            grp_fu_1452_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1452_p1_assign_proc : process(ap_reg_ppiten_pp1_it12, ap_reg_ppiten_pp1_it13, ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, a2_assign_3_fu_2495_p1, c2_reg_3996, s2_reg_4007, vy_int_fu_2524_p1, z_out1_reg_4073, z_in_7_fu_2975_p3, uz_new_q0, ap_sig_cseq_ST_pp2_stg6_fsm_27, uz_new_load_reg_4610, vz_new_load_reg_4633, ap_sig_cseq_ST_pp2_stg7_fsm_28, ap_sig_cseq_ST_pp2_stg12_fsm_33, ap_sig_cseq_ST_pp2_stg19_fsm_40, z_int2_3_fu_3306_p3, z_int2_3_reg_4939, ap_sig_cseq_ST_pp2_stg20_fsm_41)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg20_fsm_41))) then 
            grp_fu_1452_p1 <= z_int2_3_reg_4939;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg19_fsm_40))) then 
            grp_fu_1452_p1 <= z_int2_3_fu_3306_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33))) then 
            grp_fu_1452_p1 <= vz_new_load_reg_4633;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28))) then 
            grp_fu_1452_p1 <= uz_new_load_reg_4610;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1452_p1 <= uz_new_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1452_p1 <= z_in_7_fu_2975_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            grp_fu_1452_p1 <= z_out1_reg_4073;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then 
            grp_fu_1452_p1 <= s2_reg_4007;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then 
            grp_fu_1452_p1 <= vy_int_fu_2524_p1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14)))) then 
            grp_fu_1452_p1 <= c2_reg_3996;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1452_p1 <= a2_assign_3_fu_2495_p1;
        else 
            grp_fu_1452_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1470_p0_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, ux_new_q0, ap_sig_cseq_ST_pp2_stg6_fsm_27, a1_assign_7_fu_3066_p3, ap_sig_cseq_ST_pp2_stg7_fsm_28, a3_assign_2_fu_3129_p3, ap_sig_cseq_ST_pp2_stg12_fsm_33, y_int1_3_fu_3180_p3)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33)) then 
                grp_fu_1470_p0 <= y_int1_3_fu_3180_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28)) then 
                grp_fu_1470_p0 <= a3_assign_2_fu_3129_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27)) then 
                grp_fu_1470_p0 <= a1_assign_7_fu_3066_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) then 
                grp_fu_1470_p0 <= ux_new_q0;
            else 
                grp_fu_1470_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_1470_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1470_p1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, w_in_9_fu_3023_p3, ap_sig_cseq_ST_pp2_stg6_fsm_27, vw_new_q0, vw_new_load_reg_4615, ap_sig_cseq_ST_pp2_stg7_fsm_28, ap_sig_cseq_ST_pp2_stg12_fsm_33)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33)))) then 
            grp_fu_1470_p1 <= vw_new_load_reg_4615;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1470_p1 <= vw_new_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1470_p1 <= w_in_9_fu_3023_p3;
        else 
            grp_fu_1470_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1476_p0_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, uz_new_q0, ap_sig_cseq_ST_pp2_stg6_fsm_27, a2_assign_8_fu_3049_p3, a4_assign_2_fu_3115_p3, ap_sig_cseq_ST_pp2_stg7_fsm_28, ap_sig_cseq_ST_pp2_stg12_fsm_33, z_int1_3_fu_3188_p3)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33)) then 
                grp_fu_1476_p0 <= z_int1_3_fu_3188_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28)) then 
                grp_fu_1476_p0 <= a4_assign_2_fu_3115_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27)) then 
                grp_fu_1476_p0 <= a2_assign_8_fu_3049_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) then 
                grp_fu_1476_p0 <= uz_new_q0;
            else 
                grp_fu_1476_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_1476_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1476_p1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, y_in_9_fu_2991_p3, ap_sig_cseq_ST_pp2_stg6_fsm_27, vy_new_q0, vy_new_load_reg_4627, ap_sig_cseq_ST_pp2_stg7_fsm_28, ap_sig_cseq_ST_pp2_stg12_fsm_33)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33)))) then 
            grp_fu_1476_p1 <= vy_new_load_reg_4627;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1476_p1 <= vy_new_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1476_p1 <= y_in_9_fu_2991_p3;
        else 
            grp_fu_1476_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1482_p0_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, ux_new_q0, ap_sig_cseq_ST_pp2_stg6_fsm_27, a1_assign_7_fu_3066_p3, ap_sig_cseq_ST_pp2_stg7_fsm_28, a3_assign_2_fu_3129_p3, ap_sig_cseq_ST_pp2_stg12_fsm_33, y_int1_3_fu_3180_p3)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33)) then 
                grp_fu_1482_p0 <= y_int1_3_fu_3180_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28)) then 
                grp_fu_1482_p0 <= a3_assign_2_fu_3129_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27)) then 
                grp_fu_1482_p0 <= a1_assign_7_fu_3066_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) then 
                grp_fu_1482_p0 <= ux_new_q0;
            else 
                grp_fu_1482_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_1482_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1482_p1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, x_in_7_fu_3007_p3, ap_sig_cseq_ST_pp2_stg6_fsm_27, vx_new_q0, vx_new_load_reg_4621, ap_sig_cseq_ST_pp2_stg7_fsm_28, ap_sig_cseq_ST_pp2_stg12_fsm_33)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33)))) then 
            grp_fu_1482_p1 <= vx_new_load_reg_4621;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1482_p1 <= vx_new_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1482_p1 <= x_in_7_fu_3007_p3;
        else 
            grp_fu_1482_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1488_p0_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, uz_new_q0, ap_sig_cseq_ST_pp2_stg6_fsm_27, a2_assign_8_fu_3049_p3, a4_assign_2_fu_3115_p3, ap_sig_cseq_ST_pp2_stg7_fsm_28, ap_sig_cseq_ST_pp2_stg12_fsm_33, z_int1_3_fu_3188_p3)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33)) then 
                grp_fu_1488_p0 <= z_int1_3_fu_3188_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28)) then 
                grp_fu_1488_p0 <= a4_assign_2_fu_3115_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27)) then 
                grp_fu_1488_p0 <= a2_assign_8_fu_3049_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) then 
                grp_fu_1488_p0 <= uz_new_q0;
            else 
                grp_fu_1488_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_1488_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1488_p1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, z_in_7_fu_2975_p3, ap_sig_cseq_ST_pp2_stg6_fsm_27, vz_new_q0, vz_new_load_reg_4633, ap_sig_cseq_ST_pp2_stg7_fsm_28, ap_sig_cseq_ST_pp2_stg12_fsm_33)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg7_fsm_28)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg12_fsm_33)))) then 
            grp_fu_1488_p1 <= vz_new_load_reg_4633;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg6_fsm_27))) then 
            grp_fu_1488_p1 <= vz_new_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            grp_fu_1488_p1 <= z_in_7_fu_2975_p3;
        else 
            grp_fu_1488_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1502_p0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it1, ap_reg_ppiten_pp1_it7, ap_sig_cseq_ST_pp1_stg1_fsm_13, reg_1528, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6, reg_1556, ap_reg_ppstg_or_cond_reg_3810_pp1_iter6, ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6, reg_1563, p_Result_17_reg_3888, reg_1569, ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6, ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6, reg_1576, p_Result_20_reg_3900, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7, u2_1_reg_3818)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) and not((ap_const_lv1_0 = p_Result_20_reg_3900)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7))) then 
            grp_fu_1502_p0 <= reg_1576;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) and (ap_const_lv1_0 = p_Result_20_reg_3900) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7))) then 
            grp_fu_1502_p0 <= reg_1569;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) and not((ap_const_lv1_0 = p_Result_17_reg_3888)))) then 
            grp_fu_1502_p0 <= reg_1563;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) and (ap_const_lv1_0 = p_Result_17_reg_3888))) then 
            grp_fu_1502_p0 <= reg_1556;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then 
            grp_fu_1502_p0 <= u2_1_reg_3818;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then 
            grp_fu_1502_p0 <= reg_1528;
        else 
            grp_fu_1502_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1502_p1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it1, ap_reg_ppiten_pp1_it7, ap_sig_cseq_ST_pp1_stg1_fsm_13, reg_1523, reg_1533, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6, reg_1556, ap_reg_ppstg_or_cond_reg_3810_pp1_iter6, ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6, reg_1563, p_Result_17_reg_3888, reg_1569, ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6, ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6, reg_1576, p_Result_20_reg_3900, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) and not((ap_const_lv1_0 = p_Result_20_reg_3900)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7))) then 
            grp_fu_1502_p1 <= reg_1569;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3836_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3840_pp1_iter6) and (ap_const_lv1_0 = p_Result_20_reg_3900) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter7))) then 
            grp_fu_1502_p1 <= reg_1576;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) and not((ap_const_lv1_0 = p_Result_17_reg_3888)))) then 
            grp_fu_1502_p1 <= reg_1556;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3810_pp1_iter6) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond1_reg_3814_pp1_iter6) and (ap_const_lv1_0 = p_Result_17_reg_3888))) then 
            grp_fu_1502_p1 <= reg_1563;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then 
            grp_fu_1502_p1 <= reg_1533;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15))) then 
            grp_fu_1502_p1 <= reg_1523;
        else 
            grp_fu_1502_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1506_p1_assign_proc : process(ap_reg_ppiten_pp1_it4, ap_reg_ppiten_pp1_it10, ap_sig_cseq_ST_pp1_stg1_fsm_13, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, x_assign_reg_3858, x_assign_5_reg_3863, x_assign_2_reg_3909, x_assign_7_reg_3914)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            grp_fu_1506_p1 <= x_assign_7_reg_3914;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg1_fsm_13))) then 
            grp_fu_1506_p1 <= x_assign_2_reg_3909;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17))) then 
            grp_fu_1506_p1 <= x_assign_5_reg_3863;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16))) then 
            grp_fu_1506_p1 <= x_assign_reg_3858;
        else 
            grp_fu_1506_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1511_p2 <= "1" when (signed(diag1_i_q0) < signed(diag2_i_q0)) else "0";
    grp_fu_1517_p2 <= "1" when (signed(diag1_i_q1) < signed(diag2_i_q1)) else "0";
    grp_fu_1685_p3 <= 
        reg_1533 when (not_tmp_mid2_reg_4299(0) = '1') else 
        reg_1681;
    grp_fu_1696_p3 <= 
        reg_1681 when (not_tmp_mid2_reg_4299(0) = '1') else 
        reg_1533;
    grp_fu_1707_p3 <= 
        reg_1523 when (not_tmp_mid2_reg_4299(0) = '1') else 
        reg_1528;
    grp_fu_1718_p3 <= 
        reg_1528 when (not_tmp_mid2_reg_4299(0) = '1') else 
        reg_1523;
    grp_fu_3501_p0 <= grp_fu_3501_p00(9 - 1 downto 0);
    grp_fu_3501_p00 <= std_logic_vector(resize(unsigned(tmp_9_mid2_v_reg_4991),20));
    grp_fu_3501_p1 <= ap_const_lv20_620(12 - 1 downto 0);
    grp_fu_3501_p2 <= grp_fu_3501_p20(10 - 1 downto 0);
    grp_fu_3501_p20 <= std_logic_vector(resize(unsigned(row4_mid2_reg_4985),20));
    indvar_flatten_next1_fu_3386_p2 <= std_logic_vector(unsigned(indvar_flatten2_reg_1378) + unsigned(ap_const_lv19_1));
    indvar_flatten_next2_fu_1876_p2 <= std_logic_vector(unsigned(indvar_flatten1_reg_1177) + unsigned(ap_const_lv13_1));
    indvar_flatten_next_fu_2711_p2 <= std_logic_vector(unsigned(indvar_flatten_phi_fu_1349_p4) + unsigned(ap_const_lv18_1));

    indvar_flatten_phi_fu_1349_p4_assign_proc : process(indvar_flatten_reg_1345, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, indvar_flatten_next_reg_4192)
    begin
        if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) then 
            indvar_flatten_phi_fu_1349_p4 <= indvar_flatten_next_reg_4192;
        else 
            indvar_flatten_phi_fu_1349_p4 <= indvar_flatten_reg_1345;
        end if; 
    end process;

    lhs_V_4_cast_fu_2340_p1 <= std_logic_vector(resize(unsigned(loc_V_3_fu_2330_p4),9));
    lhs_V_cast_fu_2241_p1 <= std_logic_vector(resize(unsigned(loc_V_1_fu_2231_p4),9));
    loc_V_1_fu_2231_p4 <= p_Val2_3_fu_2219_p1(30 downto 23);
    loc_V_2_fu_2309_p4 <= p_Val2_12_fu_2297_p1(30 downto 23);
    loc_V_3_fu_2330_p4 <= p_Val2_11_fu_2319_p1(30 downto 23);
    loc_V_fu_2209_p4 <= p_Val2_s_fu_2197_p1(30 downto 23);
    next_mul1_fu_1761_p2 <= std_logic_vector(unsigned(phi_mul1_reg_1143) + unsigned(ap_const_lv20_620));
    next_mul_fu_1833_p2 <= std_logic_vector(unsigned(phi_mul_reg_1166) + unsigned(ap_const_lv20_310));
    not_tmp_mid2_fu_2897_p3 <= 
        rev1_fu_2891_p2 when (exitcond2_reg_4197(0) = '1') else 
        rev_reg_4256;
    off_px_1_fu_2818_p2 <= std_logic_vector(unsigned(off_px_mid2_fu_2723_p3) + unsigned(ap_const_lv9_1));
    off_px_mid2_fu_2723_p3 <= 
        ap_const_lv9_0 when (exitcond2_fu_2717_p2(0) = '1') else 
        off_px_phi_fu_1371_p4;

    off_px_phi_fu_1371_p4_assign_proc : process(off_px_reg_1367, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, off_px_1_reg_4251)
    begin
        if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) then 
            off_px_phi_fu_1371_p4 <= off_px_1_reg_4251;
        else 
            off_px_phi_fu_1371_p4 <= off_px_reg_1367;
        end if; 
    end process;

    or_cond1_fu_2291_p2 <= (tmp_43_fu_2279_p2 or tmp_46_fu_2285_p2);
    or_cond2_fu_2366_p2 <= (tmp_65_fu_2354_p2 or tmp_66_fu_2360_p2);
    or_cond3_fu_2390_p2 <= (tmp_72_fu_2378_p2 or tmp_74_fu_2384_p2);
    or_cond_fu_2267_p2 <= (tmp_40_fu_2255_p2 or tmp_41_fu_2261_p2);
    p_Result_16_fu_2396_p3 <= (ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter5 & ap_const_lv31_3F800000);
    p_Result_17_fu_2424_p3 <= p_Val2_5_fu_2420_p1(31 downto 31);
    p_Result_19_fu_2408_p3 <= (ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter5 & ap_const_lv31_3F800000);
    p_Result_20_fu_2435_p3 <= p_Val2_14_fu_2432_p1(31 downto 31);
    p_Result_21_fu_2564_p3 <= p_Val2_15_fu_2560_p1(31 downto 31);
    p_Result_22_fu_2600_p3 <= p_Val2_16_fu_2596_p1(31 downto 31);
    p_Val2_11_fu_2319_p1 <= u2_1_reg_3818;
    p_Val2_12_fu_2297_p1 <= reg_1533;
    p_Val2_14_fu_2432_p1 <= cosThetaA_int_1_reg_3892;
    p_Val2_15_fu_2560_p1 <= reg_1634;
    p_Val2_16_fu_2596_p1 <= grp_fu_1415_p2;
    p_Val2_3_fu_2219_p1 <= reg_1528;
    p_Val2_5_fu_2420_p1 <= reg_1549;
    p_Val2_s_fu_2197_p1 <= reg_1523;
    p_v_fu_2736_p3 <= 
        px_2_fu_2689_p2 when (exitcond2_fu_2717_p2(0) = '1') else 
        px2_phi_fu_1360_p4;

    px1_phi_fu_1225_p4_assign_proc : process(px1_reg_1221, ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it1, exitcond4_reg_3710, px_3_reg_3714)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (exitcond4_reg_3710 = ap_const_lv1_0))) then 
            px1_phi_fu_1225_p4 <= px_3_reg_3714;
        else 
            px1_phi_fu_1225_p4 <= px1_reg_1221;
        end if; 
    end process;


    px2_phi_fu_1360_p4_assign_proc : process(px2_reg_1356, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, p_v_reg_4215)
    begin
        if (((ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) then 
            px2_phi_fu_1360_p4 <= p_v_reg_4215;
        else 
            px2_phi_fu_1360_p4 <= px2_reg_1356;
        end if; 
    end process;

    px_1_fu_2014_p2 <= std_logic_vector(unsigned(px_reg_1210) + unsigned(ap_const_lv9_1));
    px_2_fu_2689_p2 <= std_logic_vector(unsigned(px2_phi_fu_1360_p4) + unsigned(ap_const_lv9_1));
    px_2_mid1_fu_2758_p2 <= std_logic_vector(unsigned(ap_const_lv9_2) + unsigned(px2_phi_fu_1360_p4));
    px_3_fu_2085_p2 <= std_logic_vector(unsigned(px1_phi_fu_1225_p4) + unsigned(ap_const_lv9_1));
    r_V_1_fu_2273_p2 <= std_logic_vector(unsigned(tmp_41_cast_fu_2251_p1) + unsigned(ap_const_lv9_18));
    r_V_2_fu_2344_p2 <= std_logic_vector(unsigned(lhs_V_4_cast_fu_2340_p1) + unsigned(ap_const_lv9_18));
    r_V_3_fu_2372_p2 <= std_logic_vector(unsigned(tmp_64_cast_fu_2350_p1) + unsigned(ap_const_lv9_18));
    r_V_fu_2245_p2 <= std_logic_vector(unsigned(ap_const_lv9_18) + unsigned(lhs_V_cast_fu_2241_p1));
    ret_0_i1_fu_2415_p1 <= p_Result_19_fu_2408_p3;
    ret_0_i_fu_2403_p1 <= p_Result_16_fu_2396_p3;
    rev1_fu_2891_p2 <= (grp_fu_1517_p2 xor ap_const_lv1_1);
    rev_fu_2824_p2 <= (grp_fu_1511_p2 xor ap_const_lv1_1);
    row4_mid2_fu_3404_p3 <= 
        ap_const_lv10_0 when (exitcond1_fu_3398_p2(0) = '1') else 
        row4_reg_1400;
    row_1_fu_1823_p2 <= std_logic_vector(unsigned(row_reg_1155) + unsigned(ap_const_lv10_1));
    row_2_fu_3420_p2 <= std_logic_vector(unsigned(row4_mid2_fu_3404_p3) + unsigned(ap_const_lv10_1));

    s_col1_address0_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1, ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1, ap_sig_cseq_ST_pp2_stg1_fsm_22, ap_sig_cseq_ST_pp2_stg2_fsm_23, s_col1_addr_7_reg_4791, s_col1_addr_8_reg_4867, s_col1_addr_9_reg_4872, tmp_38_cast_fu_1865_p1, tmp_139_cast_fu_2159_p1, tmp_162_cast_fu_2921_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1)))) then 
            s_col1_address0 <= s_col1_addr_8_reg_4867;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1))) then 
            s_col1_address0 <= s_col1_addr_9_reg_4872;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) then 
            s_col1_address0 <= s_col1_addr_7_reg_4791;
        elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then 
            s_col1_address0 <= tmp_38_cast_fu_1865_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23))) then 
            s_col1_address0 <= tmp_162_cast_fu_2921_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            s_col1_address0 <= tmp_139_cast_fu_2159_p1(20 - 1 downto 0);
        else 
            s_col1_address0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_col1_address1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_reg_ppiten_pp3_it1, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg1_fsm_22, ap_sig_cseq_ST_pp2_stg2_fsm_23, s_col1_addr_6_reg_4786, s_col1_addr_7_reg_4791, s_col1_addr_9_reg_4872, ap_sig_cseq_ST_pp3_stg0_fsm_48, tmp_140_cast_fu_2164_p1, tmp_158_cast_fu_2907_p1, tmp_134_cast_fu_3432_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22))) then 
            s_col1_address1 <= s_col1_addr_9_reg_4872;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227)))) then 
            s_col1_address1 <= s_col1_addr_6_reg_4786;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237))) then 
            s_col1_address1 <= s_col1_addr_7_reg_4791;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48))) then 
            s_col1_address1 <= tmp_134_cast_fu_3432_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23))) then 
            s_col1_address1 <= tmp_158_cast_fu_2907_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            s_col1_address1 <= tmp_140_cast_fu_2164_p1(20 - 1 downto 0);
        else 
            s_col1_address1 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_col1_ce0_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1, ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1, ap_sig_cseq_ST_pp2_stg1_fsm_22, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) or (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)))) then 
            s_col1_ce0 <= ap_const_logic_1;
        else 
            s_col1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    s_col1_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it1, ap_reg_ppiten_pp3_it2, ap_reg_ppiten_pp3_it3, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg1_fsm_22, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25, ap_sig_cseq_ST_pp3_stg0_fsm_48)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it2) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it3) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)))) then 
            s_col1_ce1 <= ap_const_logic_1;
        else 
            s_col1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    s_col1_d0_assign_proc : process(A_q0, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1, ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1, ap_sig_cseq_ST_pp2_stg1_fsm_22, w_out_0_x_out_fu_3325_p3, z_out_0_y_out_fu_3366_p3)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1))))) then 
            s_col1_d0 <= z_out_0_y_out_fu_3366_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) then 
            s_col1_d0 <= w_out_0_x_out_fu_3325_p3;
        elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then 
            s_col1_d0 <= A_q0;
        else 
            s_col1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_col1_d1_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg1_fsm_22, x_out_0_w_out_fu_3335_p3, y_out_0_z_out_fu_3356_p3)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22))) then 
            s_col1_d1 <= y_out_0_z_out_fu_3356_p3;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)))) then 
            s_col1_d1 <= x_out_0_w_out_fu_3335_p3;
        else 
            s_col1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_col1_we0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond8_reg_3534_pp0_iter2, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, tmp_34_mid2_reg_4227, ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1, ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1, ap_sig_cseq_ST_pp2_stg1_fsm_22)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond8_reg_3534_pp0_iter2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1))))) then 
            s_col1_we0 <= ap_const_logic_1;
        else 
            s_col1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    s_col1_we1_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, tmp_34_mid2_reg_4227, ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg1_fsm_22)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)))) then 
            s_col1_we1 <= ap_const_logic_1;
        else 
            s_col1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    s_col2_address0_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1, ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1, ap_sig_cseq_ST_pp2_stg1_fsm_22, ap_sig_cseq_ST_pp2_stg2_fsm_23, s_col2_addr_7_reg_4835, s_col2_addr_8_reg_4910, s_col2_addr_9_reg_4915, tmp_38_cast_fu_1865_p1, tmp_139_cast_fu_2159_p1, tmp_162_cast_fu_2921_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)))) then 
            s_col2_address0 <= s_col2_addr_8_reg_4910;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1))) then 
            s_col2_address0 <= s_col2_addr_9_reg_4915;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) then 
            s_col2_address0 <= s_col2_addr_7_reg_4835;
        elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then 
            s_col2_address0 <= tmp_38_cast_fu_1865_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23))) then 
            s_col2_address0 <= tmp_162_cast_fu_2921_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            s_col2_address0 <= tmp_139_cast_fu_2159_p1(20 - 1 downto 0);
        else 
            s_col2_address0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_col2_address1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_reg_ppiten_pp3_it1, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg1_fsm_22, ap_sig_cseq_ST_pp2_stg2_fsm_23, s_col2_addr_6_reg_4830, s_col2_addr_7_reg_4835, s_col2_addr_9_reg_4915, ap_sig_cseq_ST_pp3_stg0_fsm_48, tmp_140_cast_fu_2164_p1, tmp_158_cast_fu_2907_p1, tmp_134_cast_fu_3432_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22))) then 
            s_col2_address1 <= s_col2_addr_9_reg_4915;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237)))) then 
            s_col2_address1 <= s_col2_addr_6_reg_4830;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237))) then 
            s_col2_address1 <= s_col2_addr_7_reg_4835;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48))) then 
            s_col2_address1 <= tmp_134_cast_fu_3432_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23))) then 
            s_col2_address1 <= tmp_158_cast_fu_2907_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14))) then 
            s_col2_address1 <= tmp_140_cast_fu_2164_p1(20 - 1 downto 0);
        else 
            s_col2_address1 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_col2_ce0_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1, ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1, ap_sig_cseq_ST_pp2_stg1_fsm_22, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) or (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1))))) then 
            s_col2_ce0 <= ap_const_logic_1;
        else 
            s_col2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    s_col2_ce1_assign_proc : process(ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_pp1_stg2_fsm_14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg3_fsm_15, ap_sig_cseq_ST_pp1_stg4_fsm_16, ap_sig_cseq_ST_pp1_stg5_fsm_17, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it1, ap_reg_ppiten_pp3_it2, ap_reg_ppiten_pp3_it3, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg1_fsm_22, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25, ap_sig_cseq_ST_pp3_stg0_fsm_48)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it2) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it3) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg2_fsm_14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg3_fsm_15)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg4_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg5_fsm_17)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))))) then 
            s_col2_ce1 <= ap_const_logic_1;
        else 
            s_col2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    s_col2_d0_assign_proc : process(A_q1, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1, ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1, ap_sig_cseq_ST_pp2_stg1_fsm_22, w_out_0_x_out_fu_3325_p3, y_out_0_z_out_fu_3356_p3, z_out_0_y_out_fu_3366_p3)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)))) then 
            s_col2_d0 <= z_out_0_y_out_fu_3366_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1))) then 
            s_col2_d0 <= y_out_0_z_out_fu_3356_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1))) then 
            s_col2_d0 <= w_out_0_x_out_fu_3325_p3;
        elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then 
            s_col2_d0 <= A_q1;
        else 
            s_col2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_col2_d1_assign_proc : process(ap_reg_ppiten_pp2_it1, ap_sig_cseq_ST_pp2_stg1_fsm_22, w_out_0_x_out_fu_3325_p3, x_out_0_w_out_fu_3335_p3, y_out_0_z_out_fu_3356_p3, ap_sig_3651, ap_sig_3653)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22)) then 
                s_col2_d1 <= y_out_0_z_out_fu_3356_p3;
            elsif (ap_sig_3653) then 
                s_col2_d1 <= x_out_0_w_out_fu_3335_p3;
            elsif (ap_sig_3651) then 
                s_col2_d1 <= w_out_0_x_out_fu_3325_p3;
            else 
                s_col2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            s_col2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_col2_we0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond8_reg_3534_pp0_iter2, ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, tmp_34_mid2_reg_4227, ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1, tmp_36_mid2_reg_4237, ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1, ap_sig_cseq_ST_pp2_stg1_fsm_22)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond8_reg_3534_pp0_iter2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1))))) then 
            s_col2_we0 <= ap_const_logic_1;
        else 
            s_col2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    s_col2_we1_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_21, ap_reg_ppiten_pp2_it1, tmp_34_mid2_reg_4227, ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1, tmp_36_mid2_reg_4237, ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1, ap_sig_cseq_ST_pp2_stg1_fsm_22)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_21) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg1_fsm_22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_34_mid2_reg_4227_pp2_iter1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_36_mid2_reg_4237_pp2_iter1))))) then 
            s_col2_we1 <= ap_const_logic_1;
        else 
            s_col2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sel_tmp10_fu_2962_p2 <= (not_tmp_mid2_reg_4299 and sel_tmp3_fu_2957_p2);
    sel_tmp1_fu_3059_p3 <= 
        vz_in_fu_3035_p3 when (tmp_20_reg_4161(0) = '1') else 
        reg_1656;
    sel_tmp2_fu_2662_p2 <= (tmp_20_fu_2656_p2 xor ap_const_lv1_1);
    sel_tmp3_fu_2957_p2 <= (tmp_52_reg_4425 xor ap_const_lv1_1);
    sel_tmp3_mid2_fu_3031_p2 <= (not_tmp_mid2_reg_4299 and sel_tmp2_reg_4173);
    sel_tmp4_fu_3137_p3 <= 
        vz_in_reg_4647 when (tmp_20_reg_4161(0) = '1') else 
        uy_in_reg_4515;
    sel_tmp5_fu_3123_p3 <= 
        ap_const_lv32_0 when (tmp_20_reg_4161(0) = '1') else 
        vz_in_3_reg_4533;
    sel_tmp6_fu_3150_p3 <= 
        ap_const_lv32_0 when (tmp_20_reg_4161(0) = '1') else 
        uz_in_reg_4521;
    sel_tmp7_fu_3076_p3 <= 
        ap_const_lv32_0 when (tmp_20_reg_4161(0) = '1') else 
        reg_1640;
    sel_tmp8_fu_3093_p3 <= 
        vz_in_fu_3035_p3 when (tmp_20_reg_4161(0) = '1') else 
        reg_1645;
    sel_tmp9_fu_3042_p3 <= 
        ap_const_lv32_0 when (tmp_20_reg_4161(0) = '1') else 
        reg_1650;
    sel_tmp_fu_3110_p3 <= 
        vz_in_reg_4647 when (tmp_20_reg_4161(0) = '1') else 
        vy_in_reg_4527;
    sinA_half_i_fu_2450_p3 <= 
        ap_const_lv32_3F800000 when (ap_reg_ppstg_p_Result_s_reg_3798_pp1_iter11(0) = '1') else 
        ap_const_lv32_0;
    sinB_half_i_fu_2471_p3 <= 
        ap_const_lv32_3F800000 when (ap_reg_ppstg_p_Result_10_reg_3824_pp1_iter11(0) = '1') else 
        ap_const_lv32_0;
    step_1_fu_3375_p2 <= std_logic_vector(unsigned(step_mid2_reg_3592) + unsigned(ap_const_lv10_1));
    step_mid2_fu_1894_p3 <= 
        ap_const_lv10_0 when (exitcond_fu_1888_p2(0) = '1') else 
        step_reg_1199;
    sweepnum_1_fu_1882_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(sweepnum_reg_1188));
    sweepnum_cast_mid2_v_fu_1902_p3 <= 
        sweepnum_1_fu_1882_p2 when (exitcond_fu_1888_p2(0) = '1') else 
        sweepnum_reg_1188;
    tmp1_fu_1924_p2 <= (tmp_4_fu_1914_p1 xor ap_const_lv1_1);
    tmp_10_cast1_fu_1964_p3 <= 
        ap_const_lv10_188 when (OUTPUT_BANK_fu_1930_p2(0) = '1') else 
        ap_const_lv10_0;
    tmp_10_cast_fu_1972_p3 <= 
        ap_const_lv64_188 when (OUTPUT_BANK_fu_1930_p2(0) = '1') else 
        ap_const_lv64_0;
    tmp_10_fu_3483_p2 <= std_logic_vector(unsigned(tmp_10_mid2_cast_fu_3467_p1) + unsigned(tmp_8_reg_5033));
    tmp_10_mid2_cast_fu_3467_p1 <= std_logic_vector(resize(unsigned(tmp_10_mid2_v_fu_3461_p2),20));
    tmp_10_mid2_v_fu_3461_p2 <= (tmp_6_mid2_v_fu_3450_p3 or ap_const_lv10_1);
    tmp_129_fu_2578_p1 <= tmp_144_neg_fu_2572_p2;
    tmp_12_cast_fu_1981_p3 <= 
        ap_const_lv64_30F when (OUTPUT_BANK_fu_1930_p2(0) = '1') else 
        ap_const_lv64_187;
    tmp_130_fu_2626_p1 <= tmp_150_neg_fu_2621_p2;
    tmp_131_fu_2835_p3 <= (p_v_reg_4215 & INPUT_BANK_reg_3605);
    tmp_132_cast_fu_3476_p1 <= std_logic_vector(resize(unsigned(tmp_9_fu_3471_p2),64));
    tmp_132_fu_2845_p1 <= tmp_132_fu_2845_p10(10 - 1 downto 0);
    tmp_132_fu_2845_p10 <= std_logic_vector(resize(unsigned(tmp_131_fu_2835_p3),21));
    tmp_132_fu_2845_p2 <= std_logic_vector(resize(unsigned(ap_const_lv21_310) * unsigned(tmp_132_fu_2845_p1), 21));
    tmp_133_cast_fu_3488_p1 <= std_logic_vector(resize(unsigned(tmp_10_fu_3483_p2),64));
    tmp_133_fu_2875_p3 <= (p_v_reg_4215 & OUTPUT_BANK_reg_3611);
    tmp_134_cast_fu_3432_p1 <= std_logic_vector(resize(unsigned(grp_fu_3501_p3),64));
    tmp_134_fu_2885_p1 <= tmp_134_fu_2885_p10(10 - 1 downto 0);
    tmp_134_fu_2885_p10 <= std_logic_vector(resize(unsigned(tmp_133_fu_2875_p3),21));
    tmp_134_fu_2885_p2 <= std_logic_vector(resize(unsigned(ap_const_lv21_310) * unsigned(tmp_134_fu_2885_p1), 21));
    tmp_135_cast_fu_2100_p1 <= std_logic_vector(resize(unsigned(tmp_27_fu_2095_p2),64));
    tmp_135_fu_2764_p3 <= 
        px_2_mid1_fu_2758_p2 when (exitcond2_fu_2717_p2(0) = '1') else 
        px_2_fu_2689_p2;
    tmp_136_fu_2772_p3 <= (tmp_135_fu_2764_p3 & OUTPUT_BANK_reg_3611);
    tmp_137_fu_2783_p1 <= tmp_137_fu_2783_p10(10 - 1 downto 0);
    tmp_137_fu_2783_p10 <= std_logic_vector(resize(unsigned(tmp_136_fu_2772_p3),21));
    tmp_137_fu_2783_p2 <= std_logic_vector(resize(unsigned(ap_const_lv21_310) * unsigned(tmp_137_fu_2783_p1), 21));
    tmp_138_fu_3205_p3 <= (tmp_38_mid2_v_fu_3199_p2 & OUTPUT_BANK_reg_3611);
        tmp_139_cast_fu_2159_p1 <= std_logic_vector(resize(signed(tmp_33_reg_3737),64));

    tmp_139_fu_3495_p0 <= ap_const_lv21_310(11 - 1 downto 0);
    tmp_13_fu_2634_p2 <= (tmp_23_fu_2631_p1 or sweepnum_cast_mid2_v_reg_3599);
        tmp_140_cast_fu_2164_p1 <= std_logic_vector(resize(signed(tmp_37_reg_3742),64));

    tmp_140_fu_2807_p2 <= std_logic_vector(unsigned(tmp_44_cast_fu_2803_p1) + unsigned(tmp_8_cast1_reg_3618));
    tmp_141_cast_fu_2041_p1 <= std_logic_vector(resize(unsigned(tmp_47_fu_2036_p2),64));
    tmp_141_fu_2851_p1 <= diag1_i_q1(21 - 1 downto 0);
    tmp_142_cast_fu_2071_p1 <= std_logic_vector(resize(unsigned(tmp_48_reg_3700),64));
    tmp_142_fu_2855_p1 <= diag2_i_q1(21 - 1 downto 0);
    tmp_143_cast_fu_2075_p1 <= std_logic_vector(resize(unsigned(tmp_55_reg_3705),64));
    tmp_143_fu_2859_p3 <= 
        tmp_141_fu_2851_p1 when (grp_fu_1517_p2(0) = '1') else 
        tmp_142_fu_2855_p1;
    tmp_144_cast_fu_2677_p1 <= std_logic_vector(resize(unsigned(tmp_42_fu_2672_p2),64));
    tmp_144_fu_2903_p2 <= std_logic_vector(unsigned(tmp_143_reg_4277) + unsigned(tmp_132_reg_4271));
    tmp_144_neg_fu_2572_p2 <= (p_Val2_15_fu_2560_p1 xor ap_const_lv32_80000000);
    tmp_145_cast_fu_2830_p1 <= std_logic_vector(resize(unsigned(tmp_56_reg_4210),64));
    tmp_145_fu_3216_p2 <= std_logic_vector(unsigned(tmp_143_reg_4277) + unsigned(tmp_134_reg_4293));
    tmp_146_fu_3230_p2 <= std_logic_vector(unsigned(tmp_143_reg_4277) + unsigned(tmp_137_reg_4231));
    tmp_147_fu_3241_p2 <= std_logic_vector(unsigned(tmp_143_reg_4277) + unsigned(tmp_139_reg_4769));
    tmp_148_fu_2867_p3 <= 
        tmp_142_fu_2855_p1 when (grp_fu_1517_p2(0) = '1') else 
        tmp_141_fu_2851_p1;
    tmp_149_fu_2917_p2 <= std_logic_vector(unsigned(tmp_148_reg_4285) + unsigned(tmp_132_reg_4271));
    tmp_14_cast_fu_1990_p3 <= 
        ap_const_lv64_30E when (OUTPUT_BANK_fu_1930_p2(0) = '1') else 
        ap_const_lv64_186;
    tmp_14_fu_1839_p2 <= std_logic_vector(unsigned(phi_mul_reg_1166) + unsigned(tmp_3_cast_reg_3524));
    tmp_150_fu_3252_p2 <= std_logic_vector(unsigned(tmp_148_reg_4285) + unsigned(tmp_134_reg_4293));
    tmp_150_neg_fu_2621_p2 <= (p_Val2_16_reg_4147 xor ap_const_lv32_80000000);
    tmp_151_fu_3256_p2 <= std_logic_vector(unsigned(tmp_148_reg_4285) + unsigned(tmp_137_reg_4231));
    tmp_152_fu_3260_p2 <= std_logic_vector(unsigned(tmp_148_reg_4285) + unsigned(tmp_139_reg_4769));
    tmp_157_cast_fu_2812_p1 <= std_logic_vector(resize(unsigned(tmp_140_fu_2807_p2),64));
    tmp_158_cast_fu_2907_p1 <= std_logic_vector(resize(unsigned(tmp_144_fu_2903_p2),64));
    tmp_159_cast_fu_3220_p1 <= std_logic_vector(resize(unsigned(tmp_145_fu_3216_p2),64));
    tmp_15_cast_fu_1999_p3 <= 
        ap_const_lv64_189 when (OUTPUT_BANK_fu_1930_p2(0) = '1') else 
        ap_const_lv64_1;
    tmp_15_fu_1849_p2 <= std_logic_vector(unsigned(phi_mul_reg_1166) + unsigned(tmp_4_cast_reg_3529));
    tmp_160_cast_fu_3234_p1 <= std_logic_vector(resize(unsigned(tmp_146_fu_3230_p2),64));
        tmp_161_cast_fu_3245_p1 <= std_logic_vector(resize(signed(tmp_147_fu_3241_p2),64));

    tmp_162_cast_fu_2921_p1 <= std_logic_vector(resize(unsigned(tmp_149_fu_2917_p2),64));
    tmp_163_cast_fu_3264_p1 <= std_logic_vector(resize(unsigned(tmp_150_reg_4841),64));
    tmp_164_cast_fu_3273_p1 <= std_logic_vector(resize(unsigned(tmp_151_reg_4846),64));
        tmp_165_cast_fu_3279_p1 <= std_logic_vector(resize(signed(tmp_152_reg_4851),64));

    tmp_16_fu_1859_p2 <= std_logic_vector(unsigned(phi_mul1_reg_1143) + unsigned(tmp_7_cast_fu_1829_p1));
    tmp_17_fu_2020_p2 <= "1" when (px_reg_1210 = ap_const_lv9_0) else "0";
    tmp_18_fu_2026_p2 <= "1" when (px_reg_1210 = ap_const_lv9_187) else "0";
    tmp_19_fu_2648_p3 <= (tmp_24_fu_2639_p4 & tmp_13_fu_2634_p2);
    tmp_1_fu_1792_p1 <= std_logic_vector(resize(unsigned(col_reg_1132),64));
    tmp_20_fu_2656_p2 <= "1" when (tmp_19_fu_2648_p3 = ap_const_lv10_0) else "0";
    tmp_21_cast_fu_2091_p1 <= std_logic_vector(resize(unsigned(px1_phi_fu_1225_p4),10));
    tmp_21_fu_2529_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_px1_reg_1221_pp1_iter14),64));
    tmp_23_cast_fu_2032_p1 <= std_logic_vector(resize(unsigned(px_reg_1210),10));
    tmp_23_fu_2631_p1 <= step_mid2_reg_3592(4 - 1 downto 0);
    tmp_24_fu_2639_p4 <= step_mid2_reg_3592(9 downto 4);
    tmp_25_cast_fu_2047_p1 <= std_logic_vector(resize(unsigned(px_1_fu_2014_p2),10));
    tmp_26_fu_2056_p2 <= std_logic_vector(unsigned(px_reg_1210) + unsigned(ap_const_lv9_1FF));
    tmp_27_cast_fu_2062_p1 <= std_logic_vector(resize(unsigned(tmp_26_fu_2056_p2),10));
    tmp_27_fu_2095_p2 <= std_logic_vector(unsigned(tmp_8_cast1_reg_3618) + unsigned(tmp_21_cast_fu_2091_p1));
    tmp_28_cast_fu_2668_p1 <= std_logic_vector(resize(unsigned(px2_phi_fu_1360_p4),10));
    tmp_28_fu_2106_p3 <= (px1_reg_1221 & INPUT_BANK_reg_3605);
    tmp_29_fu_2117_p1 <= tmp_29_fu_2117_p10(10 - 1 downto 0);
    tmp_29_fu_2117_p10 <= std_logic_vector(resize(unsigned(tmp_28_fu_2106_p3),21));
    tmp_29_fu_2117_p2 <= std_logic_vector(resize(unsigned(ap_const_lv21_310) * unsigned(tmp_29_fu_2117_p1), 21));
    tmp_2_cast_fu_1804_p1 <= std_logic_vector(resize(unsigned(tmp_2_fu_1798_p2),32));
    tmp_2_fu_1798_p2 <= (tmp_fu_1779_p3 or ap_const_lv10_1);
    tmp_30_fu_2123_p1 <= diag1_i_q0(21 - 1 downto 0);
    tmp_31_cast_fu_1844_p1 <= std_logic_vector(resize(unsigned(tmp_14_fu_1839_p2),64));
    tmp_31_fu_2127_p1 <= diag2_i_q0(21 - 1 downto 0);
    tmp_32_fu_2131_p3 <= 
        tmp_30_fu_2123_p1 when (grp_fu_1511_p2(0) = '1') else 
        tmp_31_fu_2127_p1;
    tmp_33_fu_2139_p2 <= std_logic_vector(unsigned(tmp_29_fu_2117_p2) + unsigned(tmp_32_fu_2131_p3));
    tmp_34_fu_2683_p2 <= "1" when (px2_phi_fu_1360_p4 = ap_const_lv9_0) else "0";
    tmp_34_mid1_fu_2744_p2 <= "1" when (px_2_fu_2689_p2 = ap_const_lv9_0) else "0";
    tmp_34_mid2_fu_2750_p3 <= 
        tmp_34_mid1_fu_2744_p2 when (exitcond2_fu_2717_p2(0) = '1') else 
        tmp_34_fu_2683_p2;
    tmp_35_cast_fu_2695_p1 <= std_logic_vector(resize(unsigned(px_2_fu_2689_p2),10));
    tmp_35_fu_2145_p3 <= 
        tmp_31_fu_2127_p1 when (grp_fu_1511_p2(0) = '1') else 
        tmp_30_fu_2123_p1;
    tmp_36_fu_2699_p2 <= "1" when (px2_phi_fu_1360_p4 = ap_const_lv9_187) else "0";
    tmp_36_mid1_fu_2789_p2 <= "1" when (px_2_fu_2689_p2 = ap_const_lv9_187) else "0";
    tmp_36_mid2_fu_2795_p3 <= 
        tmp_36_mid1_fu_2789_p2 when (exitcond2_fu_2717_p2(0) = '1') else 
        tmp_36_fu_2699_p2;
    tmp_37_cast_fu_1854_p1 <= std_logic_vector(resize(unsigned(tmp_15_fu_1849_p2),64));
    tmp_37_fu_2153_p2 <= std_logic_vector(unsigned(tmp_29_fu_2117_p2) + unsigned(tmp_35_fu_2145_p3));
    tmp_38_cast_fu_1865_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_16_reg_3558_pp0_iter2),64));
    tmp_38_mid2_v_fu_3199_p2 <= std_logic_vector(signed(ap_const_lv10_3FF) + signed(tmp_38_mid2_v_v_fu_3196_p1));
    tmp_38_mid2_v_v_fu_3196_p1 <= std_logic_vector(resize(unsigned(p_v_reg_4215),10));
    tmp_3_cast_fu_1809_p1 <= std_logic_vector(resize(unsigned(tmp_fu_1779_p3),20));
    tmp_3_fu_1910_p1 <= sweepnum_cast_mid2_v_fu_1902_p3(1 - 1 downto 0);
    tmp_40_fu_2255_p2 <= "1" when (unsigned(r_V_fu_2245_p2) < unsigned(tmp_41_cast_fu_2251_p1)) else "0";
    tmp_41_cast_fu_2251_p1 <= std_logic_vector(resize(unsigned(loc_V_fu_2209_p4),9));
    tmp_41_fu_2261_p2 <= "1" when (loc_V_1_fu_2231_p4 = ap_const_lv8_0) else "0";
    tmp_42_fu_2672_p2 <= std_logic_vector(unsigned(tmp_8_cast1_reg_3618) + unsigned(tmp_28_cast_fu_2668_p1));
    tmp_43_fu_2279_p2 <= "1" when (unsigned(r_V_1_fu_2273_p2) < unsigned(lhs_V_cast_fu_2241_p1)) else "0";
    tmp_44_cast_fu_2803_p1 <= std_logic_vector(resize(unsigned(off_px_mid2_fu_2723_p3),10));
    tmp_44_fu_2938_p1 <= std_logic_vector(resize(unsigned(off_px_mid2_reg_4202),64));
    tmp_46_fu_2285_p2 <= "1" when (loc_V_fu_2209_p4 = ap_const_lv8_0) else "0";
    tmp_47_fu_2036_p2 <= std_logic_vector(unsigned(tmp_8_cast1_reg_3618) + unsigned(tmp_23_cast_fu_2032_p1));
    tmp_48_fu_2051_p2 <= std_logic_vector(unsigned(tmp_10_cast1_reg_3647) + unsigned(tmp_25_cast_fu_2047_p1));
    tmp_4_cast_fu_1813_p1 <= std_logic_vector(resize(unsigned(tmp_2_fu_1798_p2),20));
    tmp_4_fu_1914_p1 <= step_mid2_fu_1894_p3(1 - 1 downto 0);
    tmp_52_fu_2945_p2 <= "1" when (p_v_reg_4215 = off_px_mid2_reg_4202) else "0";
    tmp_55_fu_2066_p2 <= std_logic_vector(unsigned(tmp_10_cast1_reg_3647) + unsigned(tmp_27_cast_fu_2062_p1));
    tmp_56_fu_2731_p2 <= std_logic_vector(unsigned(tmp_35_cast_fu_2695_p1) + unsigned(tmp_8_cast1_reg_3618));
    tmp_57_fu_2949_p2 <= "1" when (unsigned(off_px_mid2_reg_4202) < unsigned(p_v_reg_4215)) else "0";
    tmp_64_cast_fu_2350_p1 <= std_logic_vector(resize(unsigned(loc_V_2_fu_2309_p4),9));
    tmp_65_fu_2354_p2 <= "1" when (unsigned(r_V_2_fu_2344_p2) < unsigned(tmp_64_cast_fu_2350_p1)) else "0";
    tmp_66_fu_2360_p2 <= "1" when (loc_V_3_fu_2330_p4 = ap_const_lv8_0) else "0";
    tmp_6_mid2_cast_fu_3457_p1 <= std_logic_vector(resize(unsigned(tmp_6_mid2_v_fu_3450_p3),20));
    tmp_6_mid2_v_fu_3450_p3 <= (ap_reg_ppstg_tmp_9_mid2_v_reg_4991_pp3_iter3 & ap_const_lv1_0);
    tmp_72_fu_2378_p2 <= "1" when (unsigned(r_V_3_fu_2372_p2) < unsigned(lhs_V_4_cast_fu_2340_p1)) else "0";
    tmp_74_fu_2384_p2 <= "1" when (loc_V_2_fu_2309_p4 = ap_const_lv8_0) else "0";
    tmp_7_cast_fu_1829_p1 <= std_logic_vector(resize(unsigned(row_reg_1155),20));
    tmp_80_fu_2953_p2 <= "1" when (unsigned(off_px_mid2_reg_4202) > unsigned(p_v_reg_4215)) else "0";
    tmp_8_cast1_fu_1936_p3 <= 
        ap_const_lv10_188 when (INPUT_BANK_fu_1918_p2(0) = '1') else 
        ap_const_lv10_0;
    tmp_8_cast_fu_1944_p3 <= 
        ap_const_lv64_188 when (INPUT_BANK_fu_1918_p2(0) = '1') else 
        ap_const_lv64_0;
    tmp_8_fu_3444_p0 <= tmp_8_fu_3444_p00(10 - 1 downto 0);
    tmp_8_fu_3444_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_row4_mid2_reg_4985_pp3_iter2),20));
    tmp_8_fu_3444_p2 <= std_logic_vector(resize(unsigned(tmp_8_fu_3444_p0) * unsigned(ap_const_lv20_310), 20));
    tmp_9_cast_fu_1954_p3 <= 
        ap_const_lv64_30F when (INPUT_BANK_fu_1918_p2(0) = '1') else 
        ap_const_lv64_187;
    tmp_9_fu_3471_p2 <= std_logic_vector(unsigned(tmp_6_mid2_cast_fu_3457_p1) + unsigned(tmp_8_reg_5033));
    tmp_9_mid2_v_fu_3412_p3 <= 
        col_2_fu_3392_p2 when (exitcond1_fu_3398_p2(0) = '1') else 
        col3_phi_fu_1393_p4;
    tmp_cast_fu_1787_p1 <= std_logic_vector(resize(unsigned(tmp_fu_1779_p3),32));
    tmp_fu_1779_p3 <= (col_reg_1132 & ap_const_lv1_0);

    u_col1_address0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_reg_ppiten_pp3_it1, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp3_stg0_fsm_48, tmp_158_cast_fu_2907_p1, tmp_159_cast_fu_3220_p1, tmp_160_cast_fu_3234_p1, tmp_164_cast_fu_3273_p1, tmp_134_cast_fu_3432_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37))) then 
            u_col1_address0 <= tmp_164_cast_fu_3273_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227)))) then 
            u_col1_address0 <= tmp_159_cast_fu_3220_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237))) then 
            u_col1_address0 <= tmp_160_cast_fu_3234_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48))) then 
            u_col1_address0 <= tmp_134_cast_fu_3432_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23))) then 
            u_col1_address0 <= tmp_158_cast_fu_2907_p1(20 - 1 downto 0);
        else 
            u_col1_address0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_col1_address1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg2_fsm_23, tmp_162_cast_fu_2921_p1, tmp_160_cast_fu_3234_p1, tmp_163_cast_fu_3264_p1, tmp_164_cast_fu_3273_p1, ap_sig_3656, ap_sig_3658)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if (ap_sig_3658) then 
                u_col1_address1 <= tmp_163_cast_fu_3264_p1(20 - 1 downto 0);
            elsif (ap_sig_3656) then 
                u_col1_address1 <= tmp_164_cast_fu_3273_p1(20 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) then 
                u_col1_address1 <= tmp_160_cast_fu_3234_p1(20 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) then 
                u_col1_address1 <= tmp_162_cast_fu_2921_p1(20 - 1 downto 0);
            else 
                u_col1_address1 <= "XXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            u_col1_address1 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_col1_ce0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it1, ap_reg_ppiten_pp3_it2, ap_reg_ppiten_pp3_it3, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25, ap_sig_cseq_ST_pp3_stg0_fsm_48, ap_sig_cseq_ST_pp2_stg17_fsm_38)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it2) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it3) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg17_fsm_38)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            u_col1_ce0 <= ap_const_logic_1;
        else 
            u_col1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_col1_ce1_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25, ap_sig_cseq_ST_pp2_stg17_fsm_38)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg17_fsm_38)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            u_col1_ce1 <= ap_const_logic_1;
        else 
            u_col1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    u_col1_d0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg16_fsm_37, grp_fu_1707_p3, grp_fu_1718_p3, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37))) then 
            u_col1_d0 <= grp_fu_1707_p3;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            u_col1_d0 <= grp_fu_1718_p3;
        else 
            u_col1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_col1_d1_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg16_fsm_37, grp_fu_1707_p3, grp_fu_1718_p3, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            u_col1_d1 <= grp_fu_1718_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36))) then 
            u_col1_d1 <= grp_fu_1707_p3;
        else 
            u_col1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_col1_we0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            u_col1_we0 <= ap_const_logic_1;
        else 
            u_col1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    u_col1_we1_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            u_col1_we1 <= ap_const_logic_1;
        else 
            u_col1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    u_col2_address0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_reg_ppiten_pp3_it1, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp3_stg0_fsm_48, tmp_158_cast_fu_2907_p1, tmp_159_cast_fu_3220_p1, tmp_161_cast_fu_3245_p1, tmp_165_cast_fu_3279_p1, tmp_134_cast_fu_3432_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37))) then 
            u_col2_address0 <= tmp_165_cast_fu_3279_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237)))) then 
            u_col2_address0 <= tmp_159_cast_fu_3220_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237))) then 
            u_col2_address0 <= tmp_161_cast_fu_3245_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48))) then 
            u_col2_address0 <= tmp_134_cast_fu_3432_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23))) then 
            u_col2_address0 <= tmp_158_cast_fu_2907_p1(20 - 1 downto 0);
        else 
            u_col2_address0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_col2_address1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg2_fsm_23, tmp_162_cast_fu_2921_p1, tmp_161_cast_fu_3245_p1, tmp_163_cast_fu_3264_p1, tmp_165_cast_fu_3279_p1, ap_sig_3656, ap_sig_3660)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if (ap_sig_3660) then 
                u_col2_address1 <= tmp_163_cast_fu_3264_p1(20 - 1 downto 0);
            elsif (ap_sig_3656) then 
                u_col2_address1 <= tmp_165_cast_fu_3279_p1(20 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) then 
                u_col2_address1 <= tmp_161_cast_fu_3245_p1(20 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) then 
                u_col2_address1 <= tmp_162_cast_fu_2921_p1(20 - 1 downto 0);
            else 
                u_col2_address1 <= "XXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            u_col2_address1 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_col2_ce0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it1, ap_reg_ppiten_pp3_it2, ap_reg_ppiten_pp3_it3, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25, ap_sig_cseq_ST_pp3_stg0_fsm_48, ap_sig_cseq_ST_pp2_stg17_fsm_38)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it2) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it3) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg17_fsm_38)))) then 
            u_col2_ce0 <= ap_const_logic_1;
        else 
            u_col2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_col2_ce1_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25, ap_sig_cseq_ST_pp2_stg17_fsm_38)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg17_fsm_38)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)))) then 
            u_col2_ce1 <= ap_const_logic_1;
        else 
            u_col2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    u_col2_d0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg16_fsm_37, grp_fu_1707_p3, grp_fu_1718_p3, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237)))) then 
            u_col2_d0 <= grp_fu_1718_p3;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)))) then 
            u_col2_d0 <= grp_fu_1707_p3;
        else 
            u_col2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_col2_d1_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg16_fsm_37, grp_fu_1707_p3, grp_fu_1718_p3, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237)))) then 
            u_col2_d1 <= grp_fu_1718_p3;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)))) then 
            u_col2_d1 <= grp_fu_1707_p3;
        else 
            u_col2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_col2_we0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))))) then 
            u_col2_we0 <= ap_const_logic_1;
        else 
            u_col2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    u_col2_we1_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)))) then 
            u_col2_we1 <= ap_const_logic_1;
        else 
            u_col2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    uw_new_address0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg5_fsm_26, uw_new_px_mid2_cast_reg_4373, ap_sig_cseq_ST_pp2_stg4_fsm_25, tmp_21_fu_2529_p1, tmp_44_fu_2938_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            uw_new_address0 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            uw_new_address0 <= uw_new_px_mid2_cast_reg_4373(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25))) then 
            uw_new_address0 <= tmp_44_fu_2938_p1(9 - 1 downto 0);
        else 
            uw_new_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    uw_new_ce0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_sig_cseq_ST_pp2_stg4_fsm_25)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)))) then 
            uw_new_ce0 <= ap_const_logic_1;
        else 
            uw_new_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    uw_new_px_mid2_cast_fu_2931_p1 <= std_logic_vector(resize(unsigned(p_v_reg_4215),64));

    uw_new_we0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)))) then 
            uw_new_we0 <= ap_const_logic_1;
        else 
            uw_new_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ux_new_address0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg5_fsm_26, uw_new_px_mid2_cast_reg_4373, ap_sig_cseq_ST_pp2_stg4_fsm_25, tmp_21_fu_2529_p1, tmp_44_fu_2938_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            ux_new_address0 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            ux_new_address0 <= uw_new_px_mid2_cast_reg_4373(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25))) then 
            ux_new_address0 <= tmp_44_fu_2938_p1(9 - 1 downto 0);
        else 
            ux_new_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    ux_new_ce0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_sig_cseq_ST_pp2_stg4_fsm_25)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)))) then 
            ux_new_ce0 <= ap_const_logic_1;
        else 
            ux_new_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ux_new_we0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)))) then 
            ux_new_we0 <= ap_const_logic_1;
        else 
            ux_new_we0 <= ap_const_logic_0;
        end if; 
    end process;

    uy_int_fu_2554_p1 <= uy_int_neg_fu_2548_p2;
    uy_int_neg_fu_2548_p2 <= (uy_int_to_int_fu_2545_p1 xor ap_const_lv32_80000000);
    uy_int_to_int_fu_2545_p1 <= ap_reg_ppstg_s1_reg_4023_pp1_iter14;

    uy_new_address0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg5_fsm_26, uw_new_px_mid2_cast_reg_4373, ap_sig_cseq_ST_pp2_stg4_fsm_25, tmp_21_fu_2529_p1, tmp_44_fu_2938_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            uy_new_address0 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            uy_new_address0 <= uw_new_px_mid2_cast_reg_4373(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25))) then 
            uy_new_address0 <= tmp_44_fu_2938_p1(9 - 1 downto 0);
        else 
            uy_new_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    uy_new_ce0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_sig_cseq_ST_pp2_stg4_fsm_25)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)))) then 
            uy_new_ce0 <= ap_const_logic_1;
        else 
            uy_new_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    uy_new_d0 <= uy_int_neg_fu_2548_p2;

    uy_new_we0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)))) then 
            uy_new_we0 <= ap_const_logic_1;
        else 
            uy_new_we0 <= ap_const_logic_0;
        end if; 
    end process;


    uz_new_address0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg5_fsm_26, uw_new_px_mid2_cast_reg_4373, ap_sig_cseq_ST_pp2_stg4_fsm_25, tmp_21_fu_2529_p1, tmp_44_fu_2938_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18))) then 
            uz_new_address0 <= tmp_21_fu_2529_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            uz_new_address0 <= uw_new_px_mid2_cast_reg_4373(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25))) then 
            uz_new_address0 <= tmp_44_fu_2938_p1(9 - 1 downto 0);
        else 
            uz_new_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    uz_new_ce0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_sig_cseq_ST_pp2_stg4_fsm_25)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)))) then 
            uz_new_ce0 <= ap_const_logic_1;
        else 
            uz_new_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    uz_new_we0_assign_proc : process(ap_reg_ppiten_pp1_it14, ap_sig_cseq_ST_pp1_stg6_fsm_18, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp1_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg6_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter14)))) then 
            uz_new_we0 <= ap_const_logic_1;
        else 
            uz_new_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_col1_address0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_reg_ppiten_pp3_it1, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp3_stg0_fsm_48, tmp_158_cast_fu_2907_p1, tmp_159_cast_fu_3220_p1, tmp_160_cast_fu_3234_p1, tmp_164_cast_fu_3273_p1, tmp_134_cast_fu_3432_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37))) then 
            v_col1_address0 <= tmp_164_cast_fu_3273_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227)))) then 
            v_col1_address0 <= tmp_159_cast_fu_3220_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237))) then 
            v_col1_address0 <= tmp_160_cast_fu_3234_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48))) then 
            v_col1_address0 <= tmp_134_cast_fu_3432_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23))) then 
            v_col1_address0 <= tmp_158_cast_fu_2907_p1(20 - 1 downto 0);
        else 
            v_col1_address0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_col1_address1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg2_fsm_23, tmp_162_cast_fu_2921_p1, tmp_160_cast_fu_3234_p1, tmp_163_cast_fu_3264_p1, tmp_164_cast_fu_3273_p1, ap_sig_3656, ap_sig_3658)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if (ap_sig_3658) then 
                v_col1_address1 <= tmp_163_cast_fu_3264_p1(20 - 1 downto 0);
            elsif (ap_sig_3656) then 
                v_col1_address1 <= tmp_164_cast_fu_3273_p1(20 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) then 
                v_col1_address1 <= tmp_160_cast_fu_3234_p1(20 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) then 
                v_col1_address1 <= tmp_162_cast_fu_2921_p1(20 - 1 downto 0);
            else 
                v_col1_address1 <= "XXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            v_col1_address1 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_col1_ce0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it1, ap_reg_ppiten_pp3_it2, ap_reg_ppiten_pp3_it3, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25, ap_sig_cseq_ST_pp3_stg0_fsm_48, ap_sig_cseq_ST_pp2_stg17_fsm_38)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it2) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it3) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg17_fsm_38)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            v_col1_ce0 <= ap_const_logic_1;
        else 
            v_col1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_col1_ce1_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25, ap_sig_cseq_ST_pp2_stg17_fsm_38)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg17_fsm_38)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            v_col1_ce1 <= ap_const_logic_1;
        else 
            v_col1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v_col1_d0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, grp_fu_1685_p3, ap_sig_cseq_ST_pp2_stg16_fsm_37, grp_fu_1696_p3, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37))) then 
            v_col1_d0 <= grp_fu_1685_p3;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            v_col1_d0 <= grp_fu_1696_p3;
        else 
            v_col1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_col1_d1_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, grp_fu_1685_p3, ap_sig_cseq_ST_pp2_stg16_fsm_37, grp_fu_1696_p3, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            v_col1_d1 <= grp_fu_1696_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36))) then 
            v_col1_d1 <= grp_fu_1685_p3;
        else 
            v_col1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_col1_we0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            v_col1_we0 <= ap_const_logic_1;
        else 
            v_col1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_col1_we1_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and not((ap_const_lv1_0 = tmp_34_mid2_reg_4227))))) then 
            v_col1_we1 <= ap_const_logic_1;
        else 
            v_col1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    v_col2_address0_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg2_fsm_23, v_col2_addr_6_reg_4883, tmp_158_cast_fu_2907_p1, tmp_159_cast_fu_3220_p1, tmp_161_cast_fu_3245_p1, ap_sig_cseq_ST_pp2_stg17_fsm_38, ap_sig_3663, ap_sig_3665)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg17_fsm_38)) then 
                v_col2_address0 <= v_col2_addr_6_reg_4883;
            elsif (ap_sig_3665) then 
                v_col2_address0 <= tmp_159_cast_fu_3220_p1(20 - 1 downto 0);
            elsif (ap_sig_3663) then 
                v_col2_address0 <= tmp_161_cast_fu_3245_p1(20 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) then 
                v_col2_address0 <= tmp_158_cast_fu_2907_p1(20 - 1 downto 0);
            else 
                v_col2_address0 <= "XXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            v_col2_address0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_col2_address1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_reg_ppiten_pp3_it1, ap_sig_cseq_ST_pp2_stg16_fsm_37, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp3_stg0_fsm_48, tmp_162_cast_fu_2921_p1, tmp_161_cast_fu_3245_p1, tmp_163_cast_fu_3264_p1, tmp_134_cast_fu_3432_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37))) then 
            v_col2_address1 <= tmp_163_cast_fu_3264_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36))) then 
            v_col2_address1 <= tmp_161_cast_fu_3245_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48))) then 
            v_col2_address1 <= tmp_134_cast_fu_3432_p1(20 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23))) then 
            v_col2_address1 <= tmp_162_cast_fu_2921_p1(20 - 1 downto 0);
        else 
            v_col2_address1 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_col2_ce0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25, ap_sig_cseq_ST_pp2_stg17_fsm_38, ap_sig_cseq_ST_pp2_stg18_fsm_39)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg17_fsm_38)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg18_fsm_39)))) then 
            v_col2_ce0 <= ap_const_logic_1;
        else 
            v_col2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_col2_ce1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppiten_pp3_it4, ap_reg_ppiten_pp3_it1, ap_reg_ppiten_pp3_it2, ap_reg_ppiten_pp3_it3, ap_sig_cseq_ST_pp2_stg16_fsm_37, ap_sig_cseq_ST_pp2_stg2_fsm_23, ap_sig_cseq_ST_pp2_stg3_fsm_24, ap_sig_cseq_ST_pp2_stg4_fsm_25, ap_sig_cseq_ST_pp3_stg0_fsm_48, ap_sig_cseq_ST_pp2_stg17_fsm_38)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it4) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it2) or (ap_const_logic_1 = ap_reg_ppiten_pp3_it3) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg4_fsm_25)) or ((ap_const_logic_1 = ap_reg_ppiten_pp3_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp3_stg0_fsm_48)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg2_fsm_23)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg3_fsm_24)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg17_fsm_38)))) then 
            v_col2_ce1 <= ap_const_logic_1;
        else 
            v_col2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v_col2_d0_assign_proc : process(ap_reg_ppiten_pp2_it0, grp_fu_1685_p3, reg_1729, grp_fu_1696_p3, ap_sig_cseq_ST_pp2_stg17_fsm_38, ap_sig_3663, ap_sig_3665)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg17_fsm_38)) then 
                v_col2_d0 <= reg_1729;
            elsif (ap_sig_3665) then 
                v_col2_d0 <= grp_fu_1696_p3;
            elsif (ap_sig_3663) then 
                v_col2_d0 <= grp_fu_1685_p3;
            else 
                v_col2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            v_col2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_col2_d1_assign_proc : process(ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg15_fsm_36, grp_fu_1685_p3, ap_sig_cseq_ST_pp2_stg16_fsm_37, grp_fu_1696_p3)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37)) then 
                v_col2_d1 <= grp_fu_1696_p3;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36)) then 
                v_col2_d1 <= grp_fu_1685_p3;
            else 
                v_col2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            v_col2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_col2_we0_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237, ap_sig_cseq_ST_pp2_stg17_fsm_38)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_lv1_0 = tmp_36_mid2_reg_4237)) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg17_fsm_38)))) then 
            v_col2_we0 <= ap_const_logic_1;
        else 
            v_col2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_col2_we1_assign_proc : process(ap_reg_ppiten_pp2_it0, exitcond_flatten_reg_4188, ap_sig_cseq_ST_pp2_stg15_fsm_36, ap_sig_cseq_ST_pp2_stg16_fsm_37, tmp_34_mid2_reg_4227, tmp_36_mid2_reg_4237)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg15_fsm_36) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))) or ((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_lv1_0 = exitcond_flatten_reg_4188) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg16_fsm_37) and (ap_const_lv1_0 = tmp_34_mid2_reg_4227) and not((ap_const_lv1_0 = tmp_36_mid2_reg_4237))))) then 
            v_col2_we1 <= ap_const_logic_1;
        else 
            v_col2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    vw_int_fu_2592_p1 <= vw_int_neg_fu_2586_p2;
    vw_int_neg_fu_2586_p2 <= (vw_int_to_int_fu_2583_p1 xor ap_const_lv32_80000000);
    vw_int_to_int_fu_2583_p1 <= ap_reg_ppstg_c2_reg_3996_pp1_iter15;

    vw_new_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppstg_vw_new_addr_reg_4078_pp1_iter15, uw_new_px_mid2_cast_reg_4373)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16))) then 
            vw_new_address0 <= ap_reg_ppstg_vw_new_addr_reg_4078_pp1_iter15;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            vw_new_address0 <= uw_new_px_mid2_cast_reg_4373(9 - 1 downto 0);
        else 
            vw_new_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    vw_new_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16)))) then 
            vw_new_ce0 <= ap_const_logic_1;
        else 
            vw_new_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vw_new_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)))) then 
            vw_new_we0 <= ap_const_logic_1;
        else 
            vw_new_we0 <= ap_const_logic_0;
        end if; 
    end process;


    vx_new_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppstg_vx_new_addr_reg_4083_pp1_iter15, uw_new_px_mid2_cast_reg_4373)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16))) then 
            vx_new_address0 <= ap_reg_ppstg_vx_new_addr_reg_4083_pp1_iter15;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            vx_new_address0 <= uw_new_px_mid2_cast_reg_4373(9 - 1 downto 0);
        else 
            vx_new_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    vx_new_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16)))) then 
            vx_new_ce0 <= ap_const_logic_1;
        else 
            vx_new_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vx_new_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)))) then 
            vx_new_we0 <= ap_const_logic_1;
        else 
            vx_new_we0 <= ap_const_logic_0;
        end if; 
    end process;

    vy_int_fu_2524_p1 <= vy_int_neg_fu_2518_p2;
    vy_int_neg_fu_2518_p2 <= (vy_int_to_int_fu_2515_p1 xor ap_const_lv32_80000000);
    vy_int_to_int_fu_2515_p1 <= s2_reg_4007;

    vy_new_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppstg_vy_new_addr_reg_4088_pp1_iter15, uw_new_px_mid2_cast_reg_4373)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16))) then 
            vy_new_address0 <= ap_reg_ppstg_vy_new_addr_reg_4088_pp1_iter15;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            vy_new_address0 <= uw_new_px_mid2_cast_reg_4373(9 - 1 downto 0);
        else 
            vy_new_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    vy_new_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16)))) then 
            vy_new_ce0 <= ap_const_logic_1;
        else 
            vy_new_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vy_new_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)))) then 
            vy_new_we0 <= ap_const_logic_1;
        else 
            vy_new_we0 <= ap_const_logic_0;
        end if; 
    end process;

    vz_in_fu_3035_p3 <= 
        ap_const_lv32_3F800000 when (tmp_52_reg_4425(0) = '1') else 
        ap_const_lv32_0;
    vz_int_fu_2617_p1 <= vz_int_neg_fu_2611_p2;
    vz_int_neg_fu_2611_p2 <= (vz_int_to_int_fu_2608_p1 xor ap_const_lv32_80000000);
    vz_int_to_int_fu_2608_p1 <= ap_reg_ppstg_c2_reg_3996_pp1_iter15;

    vz_new_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26, ap_reg_ppstg_vz_new_addr_reg_4093_pp1_iter15, uw_new_px_mid2_cast_reg_4373)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16))) then 
            vz_new_address0 <= ap_reg_ppstg_vz_new_addr_reg_4093_pp1_iter15;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26))) then 
            vz_new_address0 <= uw_new_px_mid2_cast_reg_4373(9 - 1 downto 0);
        else 
            vz_new_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    vz_new_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppiten_pp2_it0, ap_sig_cseq_ST_pp2_stg5_fsm_26)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg5_fsm_26)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16)))) then 
            vz_new_ce0 <= ap_const_logic_1;
        else 
            vz_new_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vz_new_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_12, ap_reg_ppiten_pp1_it16, ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_12) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_3710_pp1_iter15)))) then 
            vz_new_we0 <= ap_const_logic_1;
        else 
            vz_new_we0 <= ap_const_logic_0;
        end if; 
    end process;

    w_in_4_fu_3015_p3 <= 
        s_col2_q1 when (sel_tmp10_fu_2962_p2(0) = '1') else 
        s_col1_q1;
    w_in_9_fu_3023_p3 <= 
        diag_w_out_load_reg_4405 when (tmp_52_reg_4425(0) = '1') else 
        w_in_4_fu_3015_p3;
    w_in_fu_2190_p3 <= 
        s_col1_q0 when (tmp_22_reg_3729(0) = '1') else 
        s_col2_q0;
    w_int1_3_fu_3172_p3 <= 
        grp_fu_1411_p2 when (tmp_57_reg_4439(0) = '1') else 
        w_in_9_reg_4560;
    w_int2_3_fu_3285_p3 <= 
        w_int1_3_reg_4748 when (tmp_52_reg_4425(0) = '1') else 
        grp_fu_1411_p2;
    w_out_0_x_out_fu_3325_p3 <= 
        w_out_3_fu_3313_p3 when (not_tmp_mid2_reg_4299(0) = '1') else 
        x_out_3_fu_3319_p3;
    w_out_3_fu_3313_p3 <= 
        grp_fu_1411_p2 when (tmp_80_reg_4467(0) = '1') else 
        w_int2_3_reg_4921;
    x_in_1_fu_2183_p3 <= 
        s_col2_q0 when (tmp_22_reg_3729(0) = '1') else 
        s_col1_q0;
    x_in_4_fu_2999_p3 <= 
        s_col1_q1 when (sel_tmp10_fu_2962_p2(0) = '1') else 
        s_col2_q1;
    x_in_7_fu_3007_p3 <= 
        diag_x_out_load_reg_4410 when (tmp_52_reg_4425(0) = '1') else 
        x_in_4_fu_2999_p3;
    x_int1_3_fu_3164_p3 <= 
        grp_fu_1415_p2 when (tmp_57_reg_4439(0) = '1') else 
        x_in_7_reg_4553;
    x_int2_3_fu_3292_p3 <= 
        x_int1_3_reg_4741 when (tmp_52_reg_4425(0) = '1') else 
        grp_fu_1415_p2;
    x_out_0_w_out_fu_3335_p3 <= 
        x_out_3_fu_3319_p3 when (not_tmp_mid2_reg_4299(0) = '1') else 
        w_out_3_fu_3313_p3;
    x_out_3_fu_3319_p3 <= 
        grp_fu_1415_p2 when (tmp_80_reg_4467(0) = '1') else 
        x_int2_3_reg_4927;
    y_in_4_fu_2983_p3 <= 
        s_col2_q0 when (sel_tmp10_fu_2962_p2(0) = '1') else 
        s_col1_q0;
    y_in_9_fu_2991_p3 <= 
        diag_y_out_load_reg_4415 when (tmp_52_reg_4425(0) = '1') else 
        y_in_4_fu_2983_p3;
    y_in_fu_2176_p3 <= 
        s_col1_q1 when (tmp_22_reg_3729(0) = '1') else 
        s_col2_q1;
    y_int1_3_fu_3180_p3 <= 
        grp_fu_1419_p2 when (tmp_57_reg_4439(0) = '1') else 
        y_in_9_reg_4546;
    y_int2_3_fu_3299_p3 <= 
        y_int1_3_reg_4755 when (tmp_52_reg_4425(0) = '1') else 
        grp_fu_1419_p2;
    y_out_0_z_out_fu_3356_p3 <= 
        y_out_3_fu_3344_p3 when (not_tmp_mid2_reg_4299(0) = '1') else 
        z_out_3_fu_3350_p3;
    y_out_3_fu_3344_p3 <= 
        grp_fu_1411_p2 when (tmp_80_reg_4467(0) = '1') else 
        y_int2_3_reg_4933;
    z_in_1_fu_2169_p3 <= 
        s_col2_q1 when (tmp_22_reg_3729(0) = '1') else 
        s_col1_q1;
    z_in_4_fu_2967_p3 <= 
        s_col1_q0 when (sel_tmp10_fu_2962_p2(0) = '1') else 
        s_col2_q0;
    z_in_7_fu_2975_p3 <= 
        diag_z_out_load_reg_4420 when (tmp_52_reg_4425(0) = '1') else 
        z_in_4_fu_2967_p3;
    z_int1_3_fu_3188_p3 <= 
        grp_fu_1426_p2 when (tmp_57_reg_4439(0) = '1') else 
        z_in_7_reg_4539;
    z_int2_3_fu_3306_p3 <= 
        z_int1_3_reg_4762 when (tmp_52_reg_4425(0) = '1') else 
        grp_fu_1426_p2;
    z_out_0_y_out_fu_3366_p3 <= 
        z_out_3_fu_3350_p3 when (not_tmp_mid2_reg_4299(0) = '1') else 
        y_out_3_fu_3344_p3;
    z_out_3_fu_3350_p3 <= 
        grp_fu_1415_p2 when (tmp_80_reg_4467(0) = '1') else 
        z_int2_3_reg_4939;
end behav;
