In archive lib7/libc.a:

asctime.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <asctime>:
   0:	e3500000 	cmp	r0, #0
   4:	012fff1e 	bxeq	lr
   8:	e5902018 	ldr	r2, [r0, #24]
   c:	e5901010 	ldr	r1, [r0, #16]
  10:	e590c000 	ldr	ip, [r0]
  14:	e3520006 	cmp	r2, #6
  18:	93003000 	movwls	r3, #0
  1c:	83003000 	movwhi	r3, #0
  20:	93403000 	movtls	r3, #0
  24:	90833102 	addls	r3, r3, r2, lsl #2
  28:	83403000 	movthi	r3, #0
  2c:	e351000b 	cmp	r1, #11
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	83002000 	movwhi	r2, #0
  38:	959f2060 	ldrls	r2, [pc, #96]	; a0 <asctime+0xa0>
  3c:	e24dd01c 	sub	sp, sp, #28
  40:	83402000 	movthi	r2, #0
  44:	90822101 	addls	r2, r2, r1, lsl #2
  48:	e5901014 	ldr	r1, [r0, #20]
  4c:	e58d2000 	str	r2, [sp]
  50:	e3002000 	movw	r2, #0
  54:	e58dc010 	str	ip, [sp, #16]
  58:	e2811e76 	add	r1, r1, #1888	; 0x760
  5c:	e590c004 	ldr	ip, [r0, #4]
  60:	e281100c 	add	r1, r1, #12
  64:	e3402000 	movt	r2, #0
  68:	e58dc00c 	str	ip, [sp, #12]
  6c:	e590e008 	ldr	lr, [r0, #8]
  70:	e590c00c 	ldr	ip, [r0, #12]
  74:	e3000000 	movw	r0, #0
  78:	e58d1014 	str	r1, [sp, #20]
  7c:	e3a01031 	mov	r1, #49	; 0x31
  80:	e58de008 	str	lr, [sp, #8]
  84:	e58dc004 	str	ip, [sp, #4]
  88:	e3400000 	movt	r0, #0
  8c:	ebfffffe 	bl	0 <snprintf>
  90:	e3000000 	movw	r0, #0
  94:	e3400000 	movt	r0, #0
  98:	e28dd01c 	add	sp, sp, #28
  9c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .bss:

00000000 <s_buffer>:
	...

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	003f3f3f 	eorseq	r3, pc, pc, lsr pc	; <UNPREDICTABLE>

00000004 <.LC1>:
   4:	25207325 	strcs	r7, [r0, #-805]!	; 0xfffffcdb
   8:	32252073 	eorcc	r2, r5, #115	; 0x73
   c:	30252064 	eorcc	r2, r5, r4, rrx
  10:	253a6432 	ldrcs	r6, [sl, #-1074]!	; 0xfffffbce
  14:	3a643230 	bcc	190c8dc <mon_name+0x190c8c0>
  18:	64323025 	ldrtvs	r3, [r2], #-37	; 0xffffffdb
  1c:	34302520 	ldrtcc	r2, [r0], #-1312	; 0xfffffae0
  20:	Address 0x0000000000000020 is out of bounds.


Disassembly of section .rodata:

00000000 <wday_name>:
   0:	006e7553 	rsbeq	r7, lr, r3, asr r5
   4:	006e6f4d 	rsbeq	r6, lr, sp, asr #30
   8:	00657554 	rsbeq	r7, r5, r4, asr r5
   c:	00646557 	rsbeq	r6, r4, r7, asr r5
  10:	00756854 	rsbseq	r6, r5, r4, asr r8
  14:	00697246 	rsbeq	r7, r9, r6, asr #4
  18:	00746153 	rsbseq	r6, r4, r3, asr r1

0000001c <mon_name>:
  1c:	006e614a 	rsbeq	r6, lr, sl, asr #2
  20:	00626546 	rsbeq	r6, r2, r6, asr #10
  24:	0072614d 	rsbseq	r6, r2, sp, asr #2
  28:	00727041 	rsbseq	r7, r2, r1, asr #32
  2c:	0079614d 	rsbseq	r6, r9, sp, asr #2
  30:	006e754a 	rsbeq	r7, lr, sl, asr #10
  34:	006c754a 	rsbeq	r7, ip, sl, asr #10
  38:	00677541 	rsbeq	r7, r7, r1, asr #10
  3c:	00706553 	rsbseq	r6, r0, r3, asr r5
  40:	0074634f 	rsbseq	r6, r4, pc, asr #6
  44:	00766f4e 	rsbseq	r6, r6, lr, asr #30
  48:	00636544 	rsbeq	r6, r3, r4, asr #10

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


assert.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__assert_func>:
   0:	e1a04002 	mov	r4, r2
   4:	e1a06000 	mov	r6, r0
   8:	e92d4080 	push	{r7, lr}
   c:	e3a00b3e 	mov	r0, #63488	; 0xf800
  10:	e24dd008 	sub	sp, sp, #8
  14:	e1a07001 	mov	r7, r1
  18:	e1a05003 	mov	r5, r3
  1c:	ebfffffe 	bl	0 <console_set_fg_color>
  20:	e3540000 	cmp	r4, #0
  24:	e3000000 	movw	r0, #0
  28:	e3400000 	movt	r0, #0
  2c:	0300c000 	movweq	ip, #0
  30:	0340c000 	movteq	ip, #0
  34:	1300c000 	movwne	ip, #0
  38:	1340c000 	movtne	ip, #0
  3c:	01a0400c 	moveq	r4, ip
  40:	e58dc000 	str	ip, [sp]
  44:	e1a03007 	mov	r3, r7
  48:	e58d4004 	str	r4, [sp, #4]
  4c:	e1a02006 	mov	r2, r6
  50:	e1a01005 	mov	r1, r5
  54:	ebfffffe 	bl	0 <printf>
  58:	e30f0fff 	movw	r0, #65535	; 0xffff
  5c:	ebfffffe 	bl	0 <console_set_fg_color>
  60:	ebfffffe 	bl	0 <bcm2835_watchdog_stop>
  64:	eafffffe 	b	64 <__assert_func+0x64>

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	00000000 	andeq	r0, r0, r0

00000004 <.LC1>:
   4:	7566202c 	strbvc	r2, [r6, #-44]!	; 0xffffffd4
   8:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
   c:	203a6e6f 	eorscs	r6, sl, pc, ror #28
  10:	00000000 	andeq	r0, r0, r0

00000014 <.LC2>:
  14:	65737361 	ldrbvs	r7, [r3, #-865]!	; 0xfffffc9f
  18:	6f697472 	svcvs	0x00697472
  1c:	2522206e 	strcs	r2, [r2, #-110]!	; 0xffffff92
  20:	66202273 			; <UNDEFINED> instruction: 0x66202273
  24:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0xfffff69f
  28:	66203a64 	strtvs	r3, [r0], -r4, ror #20
  2c:	20656c69 	rsbcs	r6, r5, r9, ror #24
  30:	22732522 	rsbscs	r2, r3, #142606336	; 0x8800000
  34:	696c202c 	stmdbvs	ip!, {r2, r3, r5, sp}^
  38:	2520656e 	strcs	r6, [r0, #-1390]!	; 0xfffffa92
  3c:	25732564 	ldrbcs	r2, [r3, #-1380]!	; 0xfffffa9c
  40:	Address 0x0000000000000040 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


errno.o:     file format elf32-littlearm


Disassembly of section .bss:

00000000 <errno>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


inet_aton.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <inet_aton>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e28d4004 	add	r4, sp, #4
   c:	e28d5007 	add	r5, sp, #7
  10:	e3a0e00a 	mov	lr, #10
  14:	e5d03000 	ldrb	r3, [r0]
  18:	e353002e 	cmp	r3, #46	; 0x2e
  1c:	13530000 	cmpne	r3, #0
  20:	13a02001 	movne	r2, #1
  24:	03a02000 	moveq	r2, #0
  28:	e353000a 	cmp	r3, #10
  2c:	03a02000 	moveq	r2, #0
  30:	12022001 	andne	r2, r2, #1
  34:	e3520000 	cmp	r2, #0
  38:	12806003 	addne	r6, r0, #3
  3c:	13a02000 	movne	r2, #0
  40:	0a000014 	beq	98 <inet_aton+0x98>
  44:	e022329e 	mla	r2, lr, r2, r3
  48:	e2433030 	sub	r3, r3, #48	; 0x30
  4c:	e3530009 	cmp	r3, #9
  50:	e2422030 	sub	r2, r2, #48	; 0x30
  54:	8a00000b 	bhi	88 <inet_aton+0x88>
  58:	e5f03001 	ldrb	r3, [r0, #1]!
  5c:	e353002e 	cmp	r3, #46	; 0x2e
  60:	13530000 	cmpne	r3, #0
  64:	13a0c001 	movne	ip, #1
  68:	03a0c000 	moveq	ip, #0
  6c:	e353000a 	cmp	r3, #10
  70:	03a0c000 	moveq	ip, #0
  74:	120cc001 	andne	ip, ip, #1
  78:	e35c0000 	cmp	ip, #0
  7c:	0a000004 	beq	94 <inet_aton+0x94>
  80:	e1560000 	cmp	r6, r0
  84:	1affffee 	bne	44 <inet_aton+0x44>
  88:	e3a00000 	mov	r0, #0
  8c:	e28dd008 	add	sp, sp, #8
  90:	e8bd8070 	pop	{r4, r5, r6, pc}
  94:	e6ef2072 	uxtb	r2, r2
  98:	e4c42001 	strb	r2, [r4], #1
  9c:	e280c001 	add	ip, r0, #1
  a0:	e1550004 	cmp	r5, r4
  a4:	1a00001e 	bne	124 <inet_aton+0x124>
  a8:	e5d03001 	ldrb	r3, [r0, #1]
  ac:	e20320df 	and	r2, r3, #223	; 0xdf
  b0:	e353000a 	cmp	r3, #10
  b4:	13520000 	cmpne	r2, #0
  b8:	13a02001 	movne	r2, #1
  bc:	03a02000 	moveq	r2, #0
  c0:	0a000010 	beq	108 <inet_aton+0x108>
  c4:	e2800004 	add	r0, r0, #4
  c8:	e3a02000 	mov	r2, #0
  cc:	e3a0400a 	mov	r4, #10
  d0:	e0223294 	mla	r2, r4, r2, r3
  d4:	e2433030 	sub	r3, r3, #48	; 0x30
  d8:	e3530009 	cmp	r3, #9
  dc:	e2422030 	sub	r2, r2, #48	; 0x30
  e0:	8affffe8 	bhi	88 <inet_aton+0x88>
  e4:	e5fc3001 	ldrb	r3, [ip, #1]!
  e8:	e203e0df 	and	lr, r3, #223	; 0xdf
  ec:	e353000a 	cmp	r3, #10
  f0:	135e0000 	cmpne	lr, #0
  f4:	0a000002 	beq	104 <inet_aton+0x104>
  f8:	e150000c 	cmp	r0, ip
  fc:	1afffff3 	bne	d0 <inet_aton+0xd0>
 100:	eaffffe0 	b	88 <inet_aton+0x88>
 104:	e6ef2072 	uxtb	r2, r2
 108:	e5cd2007 	strb	r2, [sp, #7]
 10c:	e3510000 	cmp	r1, #0
 110:	13a00001 	movne	r0, #1
 114:	03a00001 	moveq	r0, #1
 118:	159d3004 	ldrne	r3, [sp, #4]
 11c:	15813000 	strne	r3, [r1]
 120:	eaffffd9 	b	8c <inet_aton+0x8c>
 124:	e1a0000c 	mov	r0, ip
 128:	eaffffb9 	b	14 <inet_aton+0x14>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


init.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__libc_init_array>:
   0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
   4:	e3003000 	movw	r3, #0
   8:	e3403000 	movt	r3, #0
   c:	e3005000 	movw	r5, #0
  10:	e3405000 	movt	r5, #0
  14:	e0433005 	sub	r3, r3, r5
  18:	e1b06143 	asrs	r6, r3, #2
  1c:	0a000020 	beq	a4 <__libc_init_array+0xa4>
  20:	e3530020 	cmp	r3, #32
  24:	e2468007 	sub	r8, r6, #7
  28:	9a000048 	bls	150 <__libc_init_array+0x150>
  2c:	e285702c 	add	r7, r5, #44	; 0x2c
  30:	e3a04000 	mov	r4, #0
  34:	e517302c 	ldr	r3, [r7, #-44]	; 0xffffffd4
  38:	f5d7f000 	pld	[r7]
  3c:	e12fff33 	blx	r3
  40:	e5173028 	ldr	r3, [r7, #-40]	; 0xffffffd8
  44:	e2877020 	add	r7, r7, #32
  48:	e12fff33 	blx	r3
  4c:	e5173044 	ldr	r3, [r7, #-68]	; 0xffffffbc
  50:	e12fff33 	blx	r3
  54:	e5173040 	ldr	r3, [r7, #-64]	; 0xffffffc0
  58:	e12fff33 	blx	r3
  5c:	e517303c 	ldr	r3, [r7, #-60]	; 0xffffffc4
  60:	e12fff33 	blx	r3
  64:	e5173038 	ldr	r3, [r7, #-56]	; 0xffffffc8
  68:	e12fff33 	blx	r3
  6c:	e5173034 	ldr	r3, [r7, #-52]	; 0xffffffcc
  70:	e12fff33 	blx	r3
  74:	e5173030 	ldr	r3, [r7, #-48]	; 0xffffffd0
  78:	e12fff33 	blx	r3
  7c:	e2843009 	add	r3, r4, #9
  80:	e2844008 	add	r4, r4, #8
  84:	e1580003 	cmp	r8, r3
  88:	8affffe9 	bhi	34 <__libc_init_array+0x34>
  8c:	e0855104 	add	r5, r5, r4, lsl #2
  90:	e4953004 	ldr	r3, [r5], #4
  94:	e2844001 	add	r4, r4, #1
  98:	e12fff33 	blx	r3
  9c:	e1560004 	cmp	r6, r4
  a0:	8afffffa 	bhi	90 <__libc_init_array+0x90>
  a4:	e3003000 	movw	r3, #0
  a8:	e3005000 	movw	r5, #0
  ac:	e3403000 	movt	r3, #0
  b0:	e3405000 	movt	r5, #0
  b4:	e0433005 	sub	r3, r3, r5
  b8:	e1b06143 	asrs	r6, r3, #2
  bc:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
  c0:	e3530020 	cmp	r3, #32
  c4:	e2468007 	sub	r8, r6, #7
  c8:	9a00001e 	bls	148 <__libc_init_array+0x148>
  cc:	e285702c 	add	r7, r5, #44	; 0x2c
  d0:	e3a04000 	mov	r4, #0
  d4:	e517302c 	ldr	r3, [r7, #-44]	; 0xffffffd4
  d8:	f5d7f000 	pld	[r7]
  dc:	e12fff33 	blx	r3
  e0:	e5173028 	ldr	r3, [r7, #-40]	; 0xffffffd8
  e4:	e2877020 	add	r7, r7, #32
  e8:	e12fff33 	blx	r3
  ec:	e5173044 	ldr	r3, [r7, #-68]	; 0xffffffbc
  f0:	e12fff33 	blx	r3
  f4:	e5173040 	ldr	r3, [r7, #-64]	; 0xffffffc0
  f8:	e12fff33 	blx	r3
  fc:	e517303c 	ldr	r3, [r7, #-60]	; 0xffffffc4
 100:	e12fff33 	blx	r3
 104:	e5173038 	ldr	r3, [r7, #-56]	; 0xffffffc8
 108:	e12fff33 	blx	r3
 10c:	e5173034 	ldr	r3, [r7, #-52]	; 0xffffffcc
 110:	e12fff33 	blx	r3
 114:	e5173030 	ldr	r3, [r7, #-48]	; 0xffffffd0
 118:	e12fff33 	blx	r3
 11c:	e2843009 	add	r3, r4, #9
 120:	e2844008 	add	r4, r4, #8
 124:	e1580003 	cmp	r8, r3
 128:	8affffe9 	bhi	d4 <__libc_init_array+0xd4>
 12c:	e0855104 	add	r5, r5, r4, lsl #2
 130:	e4953004 	ldr	r3, [r5], #4
 134:	e2844001 	add	r4, r4, #1
 138:	e12fff33 	blx	r3
 13c:	e1560004 	cmp	r6, r4
 140:	8afffffa 	bhi	130 <__libc_init_array+0x130>
 144:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 148:	e3a04000 	mov	r4, #0
 14c:	eafffff6 	b	12c <__libc_init_array+0x12c>
 150:	e3a04000 	mov	r4, #0
 154:	eaffffcc 	b	8c <__libc_init_array+0x8c>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


log.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <log2f>:
   0:	eeb50a40 	vcmp.f32	s0, #0.0
   4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
   8:	0a000018 	beq	70 <log2f+0x70>
   c:	eef77a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  10:	eeb40a67 	vcmp.f32	s0, s15
  14:	eef1fa10 	vmrs	APSR_nzcv, fpscr
  18:	0a000012 	beq	68 <log2f+0x68>
  1c:	eeb50ac0 	vcmpe.f32	s0, #0.0
  20:	eef1fa10 	vmrs	APSR_nzcv, fpscr
  24:	4a000013 	bmi	78 <log2f+0x78>
  28:	ee103a10 	vmov	r3, s0
  2c:	ed9f6a13 	vldr	s12, [pc, #76]	; 80 <log2f+0x80>
  30:	e3c3247f 	bic	r2, r3, #2130706432	; 0x7f000000
  34:	e3c22502 	bic	r2, r2, #8388608	; 0x800000
  38:	eddf6a11 	vldr	s13, [pc, #68]	; 84 <log2f+0x84>
  3c:	e28225fe 	add	r2, r2, #1065353216	; 0x3f800000
  40:	e7e73bd3 	ubfx	r3, r3, #23, #8
  44:	ee072a10 	vmov	s14, r2
  48:	eddf7a0e 	vldr	s15, [pc, #56]	; 88 <log2f+0x88>
  4c:	e2433080 	sub	r3, r3, #128	; 0x80
  50:	eee76a06 	vfma.f32	s13, s14, s12
  54:	ee063a10 	vmov	s12, r3
  58:	eeb80ac6 	vcvt.f32.s32	s0, s12
  5c:	eee77a26 	vfma.f32	s15, s14, s13
  60:	ee370a80 	vadd.f32	s0, s15, s0
  64:	e12fff1e 	bx	lr
  68:	ed9f0a07 	vldr	s0, [pc, #28]	; 8c <log2f+0x8c>
  6c:	e12fff1e 	bx	lr
  70:	ed9f0a06 	vldr	s0, [pc, #24]	; 90 <log2f+0x90>
  74:	e12fff1e 	bx	lr
  78:	ed9f0a05 	vldr	s0, [pc, #20]	; 94 <log2f+0x94>
  7c:	e12fff1e 	bx	lr
  80:	beb08ff9 	mrclt	15, 5, r8, cr0, cr9, {7}
  84:	40019420 	andmi	r9, r1, r0, lsr #8
  88:	bf2cc4c7 	svclt	0x002cc4c7
  8c:	00000000 	andeq	r0, r0, r0
  90:	ff800000 			; <UNDEFINED> instruction: 0xff800000
  94:	7f800001 	svcvc	0x00800001

00000098 <logf>:
  98:	eeb50a40 	vcmp.f32	s0, #0.0
  9c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
  a0:	0a00001a 	beq	110 <logf+0x78>
  a4:	eef77a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  a8:	eeb40a67 	vcmp.f32	s0, s15
  ac:	eef1fa10 	vmrs	APSR_nzcv, fpscr
  b0:	0a000014 	beq	108 <logf+0x70>
  b4:	eeb50ac0 	vcmpe.f32	s0, #0.0
  b8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
  bc:	4a000015 	bmi	118 <logf+0x80>
  c0:	ee103a10 	vmov	r3, s0
  c4:	eddf7a15 	vldr	s15, [pc, #84]	; 120 <logf+0x88>
  c8:	e3c3247f 	bic	r2, r3, #2130706432	; 0x7f000000
  cc:	e3c22502 	bic	r2, r2, #8388608	; 0x800000
  d0:	eddf6a13 	vldr	s13, [pc, #76]	; 124 <logf+0x8c>
  d4:	e28225fe 	add	r2, r2, #1065353216	; 0x3f800000
  d8:	e7e73bd3 	ubfx	r3, r3, #23, #8
  dc:	ee072a10 	vmov	s14, r2
  e0:	ed9f0a10 	vldr	s0, [pc, #64]	; 128 <logf+0x90>
  e4:	e2433080 	sub	r3, r3, #128	; 0x80
  e8:	ed9f6a0f 	vldr	s12, [pc, #60]	; 12c <logf+0x94>
  ec:	eee76a27 	vfma.f32	s13, s14, s15
  f0:	ee073a90 	vmov	s15, r3
  f4:	eef87ae7 	vcvt.f32.s32	s15, s15
  f8:	eea70a26 	vfma.f32	s0, s14, s13
  fc:	ee370a80 	vadd.f32	s0, s15, s0
 100:	ee200a06 	vmul.f32	s0, s0, s12
 104:	e12fff1e 	bx	lr
 108:	ed9f0a08 	vldr	s0, [pc, #32]	; 130 <logf+0x98>
 10c:	e12fff1e 	bx	lr
 110:	ed9f0a07 	vldr	s0, [pc, #28]	; 134 <logf+0x9c>
 114:	e12fff1e 	bx	lr
 118:	ed9f0a06 	vldr	s0, [pc, #24]	; 138 <logf+0xa0>
 11c:	e12fff1e 	bx	lr
 120:	beb08ff9 	mrclt	15, 5, r8, cr0, cr9, {7}
 124:	40019420 	andmi	r9, r1, r0, lsr #8
 128:	bf2cc4c7 	svclt	0x002cc4c7
 12c:	3f317218 	svccc	0x00317218
 130:	00000000 	andeq	r0, r0, r0
 134:	ff800000 			; <UNDEFINED> instruction: 0xff800000
 138:	7fc00001 	svcvc	0x00c00001

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


malloc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <malloc.part.0>:
   0:	e3001000 	movw	r1, #0
   4:	e3401000 	movt	r1, #0
   8:	e5913000 	ldr	r3, [r1]
   c:	e3530000 	cmp	r3, #0
  10:	0a000010 	beq	58 <malloc.part.0+0x58>
  14:	e1a02001 	mov	r2, r1
  18:	ea000002 	b	28 <malloc.part.0+0x28>
  1c:	e5b23008 	ldr	r3, [r2, #8]!
  20:	e3530000 	cmp	r3, #0
  24:	0a00000b 	beq	58 <malloc.part.0+0x58>
  28:	e1500003 	cmp	r0, r3
  2c:	8afffffa 	bhi	1c <malloc.part.0+0x1c>
  30:	e592c004 	ldr	ip, [r2, #4]
  34:	e35c0000 	cmp	ip, #0
  38:	01a00003 	moveq	r0, r3
  3c:	0a000005 	beq	58 <malloc.part.0+0x58>
  40:	e59c3008 	ldr	r3, [ip, #8]
  44:	e28c000c 	add	r0, ip, #12
  48:	e5823004 	str	r3, [r2, #4]
  4c:	e3a03000 	mov	r3, #0
  50:	e58c3008 	str	r3, [ip, #8]
  54:	e12fff1e 	bx	lr
  58:	e591c038 	ldr	ip, [r1, #56]	; 0x38
  5c:	e280301b 	add	r3, r0, #27
  60:	e3c3300f 	bic	r3, r3, #15
  64:	e3002000 	movw	r2, #0
  68:	e08c3003 	add	r3, ip, r3
  6c:	e3402000 	movt	r2, #0
  70:	e1530002 	cmp	r3, r2
  74:	8a000008 	bhi	9c <malloc.part.0+0x9c>
  78:	e5813038 	str	r3, [r1, #56]	; 0x38
  7c:	e3043d43 	movw	r3, #19779	; 0x4d43
  80:	e344324c 	movt	r3, #16972	; 0x424c
  84:	e58c3000 	str	r3, [ip]
  88:	e3a03000 	mov	r3, #0
  8c:	e58c0004 	str	r0, [ip, #4]
  90:	e28c000c 	add	r0, ip, #12
  94:	e58c3008 	str	r3, [ip, #8]
  98:	e12fff1e 	bx	lr
  9c:	e3000000 	movw	r0, #0
  a0:	e92d4010 	push	{r4, lr}
  a4:	e3400000 	movt	r0, #0
  a8:	ebfffffe 	bl	0 <console_error>
  ac:	e3a00000 	mov	r0, #0
  b0:	e8bd8010 	pop	{r4, pc}

000000b4 <get_allocated>:
  b4:	e3500000 	cmp	r0, #0
  b8:	012fff1e 	bxeq	lr
  bc:	e510200c 	ldr	r2, [r0, #-12]
  c0:	e3043d43 	movw	r3, #19779	; 0x4d43
  c4:	e344324c 	movt	r3, #16972	; 0x424c
  c8:	e1520003 	cmp	r2, r3
  cc:	05100008 	ldreq	r0, [r0, #-8]
  d0:	13a00000 	movne	r0, #0
  d4:	e12fff1e 	bx	lr

000000d8 <malloc>:
  d8:	e3500000 	cmp	r0, #0
  dc:	012fff1e 	bxeq	lr
  e0:	eaffffc6 	b	0 <malloc.part.0>

000000e4 <free>:
  e4:	e3500000 	cmp	r0, #0
  e8:	012fff1e 	bxeq	lr
  ec:	e510200c 	ldr	r2, [r0, #-12]
  f0:	e3043d43 	movw	r3, #19779	; 0x4d43
  f4:	e344324c 	movt	r3, #16972	; 0x424c
  f8:	e1520003 	cmp	r2, r3
  fc:	112fff1e 	bxne	lr
 100:	e3002000 	movw	r2, #0
 104:	e3402000 	movt	r2, #0
 108:	e5923000 	ldr	r3, [r2]
 10c:	e3530000 	cmp	r3, #0
 110:	012fff1e 	bxeq	lr
 114:	e5101008 	ldr	r1, [r0, #-8]
 118:	ea000002 	b	128 <free+0x44>
 11c:	e5b23008 	ldr	r3, [r2, #8]!
 120:	e3530000 	cmp	r3, #0
 124:	012fff1e 	bxeq	lr
 128:	e1510003 	cmp	r1, r3
 12c:	1afffffa 	bne	11c <free+0x38>
 130:	e5921004 	ldr	r1, [r2, #4]
 134:	e240300c 	sub	r3, r0, #12
 138:	e5001004 	str	r1, [r0, #-4]
 13c:	e5823004 	str	r3, [r2, #4]
 140:	e12fff1e 	bx	lr

00000144 <calloc>:
 144:	e3510000 	cmp	r1, #0
 148:	13500000 	cmpne	r0, #0
 14c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 150:	03a05001 	moveq	r5, #1
 154:	13a05000 	movne	r5, #0
 158:	0a000036 	beq	238 <calloc+0xf4>
 15c:	e0040091 	mul	r4, r1, r0
 160:	e3540000 	cmp	r4, #0
 164:	0a000033 	beq	238 <calloc+0xf4>
 168:	e1a00004 	mov	r0, r4
 16c:	ebffffa3 	bl	0 <malloc.part.0>
 170:	e3500000 	cmp	r0, #0
 174:	0a00002f 	beq	238 <calloc+0xf4>
 178:	e3540003 	cmp	r4, #3
 17c:	9a00002f 	bls	240 <calloc+0xfc>
 180:	e2442004 	sub	r2, r4, #4
 184:	e352001f 	cmp	r2, #31
 188:	9a00002f 	bls	24c <calloc+0x108>
 18c:	e0846000 	add	r6, r4, r0
 190:	e284e01c 	add	lr, r4, #28
 194:	e080e00e 	add	lr, r0, lr
 198:	e2801020 	add	r1, r0, #32
 19c:	e5015020 	str	r5, [r1, #-32]	; 0xffffffe0
 1a0:	e1a03001 	mov	r3, r1
 1a4:	e501501c 	str	r5, [r1, #-28]	; 0xffffffe4
 1a8:	e5015018 	str	r5, [r1, #-24]	; 0xffffffe8
 1ac:	e5015014 	str	r5, [r1, #-20]	; 0xffffffec
 1b0:	e5015010 	str	r5, [r1, #-16]
 1b4:	e501500c 	str	r5, [r1, #-12]
 1b8:	e5015008 	str	r5, [r1, #-8]
 1bc:	e5015004 	str	r5, [r1, #-4]
 1c0:	f5d1f080 	pld	[r1, #128]	; 0x80
 1c4:	e046c001 	sub	ip, r6, r1
 1c8:	e2811020 	add	r1, r1, #32
 1cc:	e04e7001 	sub	r7, lr, r1
 1d0:	e357001f 	cmp	r7, #31
 1d4:	8afffff0 	bhi	19c <calloc+0x58>
 1d8:	e24c1004 	sub	r1, ip, #4
 1dc:	e3a0c000 	mov	ip, #0
 1e0:	e3c11003 	bic	r1, r1, #3
 1e4:	e2811004 	add	r1, r1, #4
 1e8:	e0831001 	add	r1, r3, r1
 1ec:	e483c004 	str	ip, [r3], #4
 1f0:	e1530001 	cmp	r3, r1
 1f4:	1afffffc 	bne	1ec <calloc+0xa8>
 1f8:	e1a03122 	lsr	r3, r2, #2
 1fc:	e3140003 	tst	r4, #3
 200:	e2832001 	add	r2, r3, #1
 204:	e3e01003 	mvn	r1, #3
 208:	e0030391 	mul	r3, r1, r3
 20c:	e0802102 	add	r2, r0, r2, lsl #2
 210:	e2444005 	sub	r4, r4, #5
 214:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 218:	e0833004 	add	r3, r3, r4
 21c:	e2833001 	add	r3, r3, #1
 220:	e3a01000 	mov	r1, #0
 224:	e0824003 	add	r4, r2, r3
 228:	e4c21001 	strb	r1, [r2], #1
 22c:	e1520004 	cmp	r2, r4
 230:	1afffffc 	bne	228 <calloc+0xe4>
 234:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 238:	e3a00000 	mov	r0, #0
 23c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 240:	e2443001 	sub	r3, r4, #1
 244:	e1a02000 	mov	r2, r0
 248:	eafffff3 	b	21c <calloc+0xd8>
 24c:	e1a03000 	mov	r3, r0
 250:	e1a0c004 	mov	ip, r4
 254:	eaffffdf 	b	1d8 <calloc+0x94>

00000258 <realloc>:
 258:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 25c:	e2505000 	subs	r5, r0, #0
 260:	e1a04001 	mov	r4, r1
 264:	0a000065 	beq	400 <realloc+0x1a8>
 268:	e515200c 	ldr	r2, [r5, #-12]
 26c:	e3510000 	cmp	r1, #0
 270:	e3043d43 	movw	r3, #19779	; 0x4d43
 274:	e344324c 	movt	r3, #16972	; 0x424c
 278:	0a00005c 	beq	3f0 <realloc+0x198>
 27c:	e1520003 	cmp	r2, r3
 280:	0a000055 	beq	3dc <realloc+0x184>
 284:	e1a00004 	mov	r0, r4
 288:	ebffff5c 	bl	0 <malloc.part.0>
 28c:	e3500000 	cmp	r0, #0
 290:	0a000058 	beq	3f8 <realloc+0x1a0>
 294:	e3540003 	cmp	r4, #3
 298:	9a00006f 	bls	45c <realloc+0x204>
 29c:	e244c004 	sub	ip, r4, #4
 2a0:	e35c001f 	cmp	ip, #31
 2a4:	9a000070 	bls	46c <realloc+0x214>
 2a8:	e0848000 	add	r8, r4, r0
 2ac:	e284701c 	add	r7, r4, #28
 2b0:	e0807007 	add	r7, r0, r7
 2b4:	e285e020 	add	lr, r5, #32
 2b8:	e2801020 	add	r1, r0, #32
 2bc:	e51e3020 	ldr	r3, [lr, #-32]	; 0xffffffe0
 2c0:	f5def054 	pld	[lr, #84]	; 0x54
 2c4:	e5013020 	str	r3, [r1, #-32]	; 0xffffffe0
 2c8:	e51e301c 	ldr	r3, [lr, #-28]	; 0xffffffe4
 2cc:	e0486001 	sub	r6, r8, r1
 2d0:	e501301c 	str	r3, [r1, #-28]	; 0xffffffe4
 2d4:	e51e3018 	ldr	r3, [lr, #-24]	; 0xffffffe8
 2d8:	e5013018 	str	r3, [r1, #-24]	; 0xffffffe8
 2dc:	e51e3014 	ldr	r3, [lr, #-20]	; 0xffffffec
 2e0:	e5013014 	str	r3, [r1, #-20]	; 0xffffffec
 2e4:	e51e3010 	ldr	r3, [lr, #-16]
 2e8:	e5013010 	str	r3, [r1, #-16]
 2ec:	e51e300c 	ldr	r3, [lr, #-12]
 2f0:	e501300c 	str	r3, [r1, #-12]
 2f4:	e51e3008 	ldr	r3, [lr, #-8]
 2f8:	e5013008 	str	r3, [r1, #-8]
 2fc:	e51e3004 	ldr	r3, [lr, #-4]
 300:	e5013004 	str	r3, [r1, #-4]
 304:	e1a03001 	mov	r3, r1
 308:	e2811020 	add	r1, r1, #32
 30c:	e0472001 	sub	r2, r7, r1
 310:	e352001f 	cmp	r2, #31
 314:	e1a0200e 	mov	r2, lr
 318:	e28ee020 	add	lr, lr, #32
 31c:	8affffe6 	bhi	2bc <realloc+0x64>
 320:	e246e004 	sub	lr, r6, #4
 324:	e3cee003 	bic	lr, lr, #3
 328:	e083e00e 	add	lr, r3, lr
 32c:	e2433004 	sub	r3, r3, #4
 330:	e4921004 	ldr	r1, [r2], #4
 334:	e5a31004 	str	r1, [r3, #4]!
 338:	e15e0003 	cmp	lr, r3
 33c:	1afffffb 	bne	330 <realloc+0xd8>
 340:	e1a0212c 	lsr	r2, ip, #2
 344:	e3e0c003 	mvn	ip, #3
 348:	e2823001 	add	r3, r2, #1
 34c:	e3140003 	tst	r4, #3
 350:	e002029c 	mul	r2, ip, r2
 354:	e1a03103 	lsl	r3, r3, #2
 358:	e2444005 	sub	r4, r4, #5
 35c:	e085c003 	add	ip, r5, r3
 360:	10824004 	addne	r4, r2, r4
 364:	e0803003 	add	r3, r0, r3
 368:	0a000005 	beq	384 <realloc+0x12c>
 36c:	e0834004 	add	r4, r3, r4
 370:	e2433001 	sub	r3, r3, #1
 374:	e4dc2001 	ldrb	r2, [ip], #1
 378:	e5e32001 	strb	r2, [r3, #1]!
 37c:	e1540003 	cmp	r4, r3
 380:	1afffffb 	bne	374 <realloc+0x11c>
 384:	e515200c 	ldr	r2, [r5, #-12]
 388:	e3043d43 	movw	r3, #19779	; 0x4d43
 38c:	e344324c 	movt	r3, #16972	; 0x424c
 390:	e1520003 	cmp	r2, r3
 394:	18bd81f0 	popne	{r4, r5, r6, r7, r8, pc}
 398:	e3003000 	movw	r3, #0
 39c:	e3403000 	movt	r3, #0
 3a0:	e5932000 	ldr	r2, [r3]
 3a4:	e3520000 	cmp	r2, #0
 3a8:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 3ac:	e5151008 	ldr	r1, [r5, #-8]
 3b0:	ea000002 	b	3c0 <realloc+0x168>
 3b4:	e5b32008 	ldr	r2, [r3, #8]!
 3b8:	e3520000 	cmp	r2, #0
 3bc:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 3c0:	e1510002 	cmp	r1, r2
 3c4:	1afffffa 	bne	3b4 <realloc+0x15c>
 3c8:	e5931004 	ldr	r1, [r3, #4]
 3cc:	e245200c 	sub	r2, r5, #12
 3d0:	e5051004 	str	r1, [r5, #-4]
 3d4:	e5832004 	str	r2, [r3, #4]
 3d8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 3dc:	e5153008 	ldr	r3, [r5, #-8]
 3e0:	e1510003 	cmp	r1, r3
 3e4:	8affffa6 	bhi	284 <realloc+0x2c>
 3e8:	e1a00005 	mov	r0, r5
 3ec:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 3f0:	e1520003 	cmp	r2, r3
 3f4:	0a000006 	beq	414 <realloc+0x1bc>
 3f8:	e3a00000 	mov	r0, #0
 3fc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 400:	e3510000 	cmp	r1, #0
 404:	0afffffb 	beq	3f8 <realloc+0x1a0>
 408:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
 40c:	e1a00001 	mov	r0, r1
 410:	eafffefa 	b	0 <malloc.part.0>
 414:	e3003000 	movw	r3, #0
 418:	e3403000 	movt	r3, #0
 41c:	e5932000 	ldr	r2, [r3]
 420:	e3520000 	cmp	r2, #0
 424:	0afffff3 	beq	3f8 <realloc+0x1a0>
 428:	e5151008 	ldr	r1, [r5, #-8]
 42c:	ea000002 	b	43c <realloc+0x1e4>
 430:	e5b32008 	ldr	r2, [r3, #8]!
 434:	e3520000 	cmp	r2, #0
 438:	0affffee 	beq	3f8 <realloc+0x1a0>
 43c:	e1510002 	cmp	r1, r2
 440:	1afffffa 	bne	430 <realloc+0x1d8>
 444:	e5931004 	ldr	r1, [r3, #4]
 448:	e245200c 	sub	r2, r5, #12
 44c:	e3a00000 	mov	r0, #0
 450:	e5051004 	str	r1, [r5, #-4]
 454:	e5832004 	str	r2, [r3, #4]
 458:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 45c:	e2444001 	sub	r4, r4, #1
 460:	e1a03000 	mov	r3, r0
 464:	e1a0c005 	mov	ip, r5
 468:	eaffffbf 	b	36c <realloc+0x114>
 46c:	e1a06004 	mov	r6, r4
 470:	e1a03000 	mov	r3, r0
 474:	e1a02005 	mov	r2, r5
 478:	eaffffa8 	b	320 <realloc+0xc8>

0000047c <mem_info>:
 47c:	e12fff1e 	bx	lr

Disassembly of section .data:

00000000 <s_block_bucket>:
   0:	00000040 	andeq	r0, r0, r0, asr #32
   4:	00000000 	andeq	r0, r0, r0
   8:	00000400 	andeq	r0, r0, r0, lsl #8
   c:	00000000 	andeq	r0, r0, r0
  10:	00001000 	andeq	r1, r0, r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00004000 	andeq	r4, r0, r0
  1c:	00000000 	andeq	r0, r0, r0
  20:	00040000 	andeq	r0, r4, r0
  24:	00000000 	andeq	r0, r0, r0
  28:	00080000 	andeq	r0, r8, r0
	...

00000038 <next_block>:
  38:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss:

00000000 <PACKED>:
	...

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0xfffffa92
   4:	62203e20 	eorvs	r3, r0, #32, 28	; 0x200
   8:	6b636f6c 	blvs	18dbdc0 <mem_info+0x18db944>
   c:	6d696c5f 	stclvs	12, cr6, [r9, #-380]!	; 0xfffffe84
  10:	000a7469 	andeq	r7, sl, r9, ror #8

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


memcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy>:
   0:	e3520000 	cmp	r2, #0
   4:	012fff1e 	bxeq	lr
   8:	e081c002 	add	ip, r1, r2
   c:	e2403001 	sub	r3, r0, #1
  10:	e4d12001 	ldrb	r2, [r1], #1
  14:	e151000c 	cmp	r1, ip
  18:	e5e32001 	strb	r2, [r3, #1]!
  1c:	1afffffb 	bne	10 <memcpy+0x10>
  20:	e12fff1e 	bx	lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


memmove.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memmove>:
   0:	e1500001 	cmp	r0, r1
   4:	2a000008 	bcs	2c <memmove+0x2c>
   8:	e3520000 	cmp	r2, #0
   c:	012fff1e 	bxeq	lr
  10:	e0812002 	add	r2, r1, r2
  14:	e2403001 	sub	r3, r0, #1
  18:	e4d1c001 	ldrb	ip, [r1], #1
  1c:	e1520001 	cmp	r2, r1
  20:	e5e3c001 	strb	ip, [r3, #1]!
  24:	1afffffb 	bne	18 <memmove+0x18>
  28:	e12fff1e 	bx	lr
  2c:	e0813002 	add	r3, r1, r2
  30:	e3520000 	cmp	r2, #0
  34:	e0802002 	add	r2, r0, r2
  38:	012fff1e 	bxeq	lr
  3c:	e573c001 	ldrb	ip, [r3, #-1]!
  40:	e1510003 	cmp	r1, r3
  44:	e562c001 	strb	ip, [r2, #-1]!
  48:	1afffffb 	bne	3c <memmove+0x3c>
  4c:	e12fff1e 	bx	lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


memset.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memset>:
   0:	e3520000 	cmp	r2, #0
   4:	012fff1e 	bxeq	lr
   8:	e6ef1071 	uxtb	r1, r1
   c:	e1a03000 	mov	r3, r0
  10:	ea000002 	b	20 <memset+0x20>
  14:	e4c31001 	strb	r1, [r3], #1
  18:	e2522001 	subs	r2, r2, #1
  1c:	012fff1e 	bxeq	lr
  20:	e3130007 	tst	r3, #7
  24:	1afffffa 	bne	14 <memset+0x14>
  28:	e92d4030 	push	{r4, r5, lr}
  2c:	e3520007 	cmp	r2, #7
  30:	e181e401 	orr	lr, r1, r1, lsl #8
  34:	e18ee80e 	orr	lr, lr, lr, lsl #16
  38:	e1a0400e 	mov	r4, lr
  3c:	9a000012 	bls	8c <memset+0x8c>
  40:	e2425008 	sub	r5, r2, #8
  44:	e1a051a5 	lsr	r5, r5, #3
  48:	e285c001 	add	ip, r5, #1
  4c:	e083c18c 	add	ip, r3, ip, lsl #3
  50:	e483e008 	str	lr, [r3], #8
  54:	e153000c 	cmp	r3, ip
  58:	e5034004 	str	r4, [r3, #-4]
  5c:	1afffffb 	bne	50 <memset+0x50>
  60:	e3120007 	tst	r2, #7
  64:	e3e03007 	mvn	r3, #7
  68:	e2422009 	sub	r2, r2, #9
  6c:	e0222593 	mla	r2, r3, r5, r2
  70:	08bd8030 	popeq	{r4, r5, pc}
  74:	e2822001 	add	r2, r2, #1
  78:	e08c3002 	add	r3, ip, r2
  7c:	e4cc1001 	strb	r1, [ip], #1
  80:	e15c0003 	cmp	ip, r3
  84:	1afffffc 	bne	7c <memset+0x7c>
  88:	e8bd8030 	pop	{r4, r5, pc}
  8c:	e2422001 	sub	r2, r2, #1
  90:	e1a0c003 	mov	ip, r3
  94:	eafffff6 	b	74 <memset+0x74>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


perror.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strerror>:
   0:	e3500029 	cmp	r0, #41	; 0x29
   4:	d3003000 	movwle	r3, #0
   8:	d3403000 	movtle	r3, #0
   c:	d7930100 	ldrle	r0, [r3, r0, lsl #2]
  10:	c3000000 	movwgt	r0, #0
  14:	c3400000 	movtgt	r0, #0
  18:	e12fff1e 	bx	lr

0000001c <perror>:
  1c:	e3003000 	movw	r3, #0
  20:	e3403000 	movt	r3, #0
  24:	e92d4010 	push	{r4, lr}
  28:	e5933000 	ldr	r3, [r3]
  2c:	e3530028 	cmp	r3, #40	; 0x28
  30:	93002000 	movwls	r2, #0
  34:	83004000 	movwhi	r4, #0
  38:	93402000 	movtls	r2, #0
  3c:	83404000 	movthi	r4, #0
  40:	97924103 	ldrls	r4, [r2, r3, lsl #2]
  44:	e3500000 	cmp	r0, #0
  48:	0a000002 	beq	58 <perror+0x3c>
  4c:	e5d03000 	ldrb	r3, [r0]
  50:	e3530000 	cmp	r3, #0
  54:	1a000004 	bne	6c <perror+0x50>
  58:	e1a00004 	mov	r0, r4
  5c:	ebfffffe 	bl	0 <console_error>
  60:	e8bd4010 	pop	{r4, lr}
  64:	e3a0000a 	mov	r0, #10
  68:	eafffffe 	b	0 <console_putc>
  6c:	ebfffffe 	bl	0 <console_error>
  70:	e3000000 	movw	r0, #0
  74:	e3400000 	movt	r0, #0
  78:	ebfffffe 	bl	0 <console_puts>
  7c:	eafffff5 	b	58 <perror+0x3c>

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	20646142 	rsbcs	r6, r4, r2, asr #2
   4:	7373656d 	cmnvc	r3, #457179136	; 0x1b400000
   8:	00656761 	rsbeq	r6, r5, r1, ror #14

0000000c <.LC1>:
   c:	0000203a 	andeq	r2, r0, sl, lsr r0
  10:	00004b4f 	andeq	r4, r0, pc, asr #22
  14:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
  18:	6f697461 	svcvs	0x00697461
  1c:	6f6e206e 	svcvs	0x006e206e
  20:	65702074 	ldrbvs	r2, [r0, #-116]!	; 0xffffff8c
  24:	74696d72 	strbtvc	r6, [r9], #-3442	; 0xfffff28e
  28:	00646574 	rsbeq	r6, r4, r4, ror r5
  2c:	73206f4e 			; <UNDEFINED> instruction: 0x73206f4e
  30:	20686375 	rsbcs	r6, r8, r5, ror r3
  34:	656c6966 	strbvs	r6, [ip, #-2406]!	; 0xfffff69a
  38:	20726f20 	rsbscs	r6, r2, r0, lsr #30
  3c:	65726964 	ldrbvs	r6, [r2, #-2404]!	; 0xfffff69c
  40:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  44:	00000079 	andeq	r0, r0, r9, ror r0
  48:	73206f4e 			; <UNDEFINED> instruction: 0x73206f4e
  4c:	20686375 	rsbcs	r6, r8, r5, ror r3
  50:	636f7270 	cmnvs	pc, #112, 4
  54:	00737365 	rsbseq	r7, r3, r5, ror #6
  58:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
  5c:	70757272 	rsbsvc	r7, r5, r2, ror r2
  60:	20646574 	rsbcs	r6, r4, r4, ror r5
  64:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
  68:	63206d65 			; <UNDEFINED> instruction: 0x63206d65
  6c:	006c6c61 	rsbeq	r6, ip, r1, ror #24
  70:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xfffff1b7
  74:	756f2f74 	strbvc	r2, [pc, #-3956]!	; fffff108 <perror+0xfffff0ec>
  78:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
  7c:	72726520 	rsbsvc	r6, r2, #32, 10	; 0x8000000
  80:	0000726f 	andeq	r7, r0, pc, ror #4
  84:	73206f4e 			; <UNDEFINED> instruction: 0x73206f4e
  88:	20686375 	rsbcs	r6, r8, r5, ror r3
  8c:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
  90:	6f206563 	svcvs	0x00206563
  94:	64612072 	strbtvs	r2, [r1], #-114	; 0xffffff8e
  98:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
  9c:	00000073 	andeq	r0, r0, r3, ror r0
  a0:	75677241 	strbvc	r7, [r7, #-577]!	; 0xfffffdbf
  a4:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  a8:	73696c20 	cmnvc	r9, #32, 24	; 0x2000
  ac:	6f742074 	svcvs	0x00742074
  b0:	6f6c206f 	svcvs	0x006c206f
  b4:	0000676e 	andeq	r6, r0, lr, ror #14
  b8:	63657845 	cmnvs	r5, #4521984	; 0x450000
  bc:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  c0:	2074616d 	rsbscs	r6, r4, sp, ror #2
  c4:	6f727265 	svcvs	0x00727265
  c8:	00000072 	andeq	r0, r0, r2, ror r0
  cc:	20646142 	rsbcs	r6, r4, r2, asr #2
  d0:	656c6966 	strbvs	r6, [ip, #-2406]!	; 0xfffff69a
  d4:	73656420 	cmnvc	r5, #32, 8	; 0x20000000
  d8:	70697263 	rsbvc	r7, r9, r3, ror #4
  dc:	00726f74 	rsbseq	r6, r2, r4, ror pc
  e0:	63206f4e 			; <UNDEFINED> instruction: 0x63206f4e
  e4:	646c6968 	strbtvs	r6, [ip], #-2408	; 0xfffff698
  e8:	6f727020 	svcvs	0x00727020
  ec:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  f0:	00007365 	andeq	r7, r0, r5, ror #6
  f4:	6f736552 	svcvs	0x00736552
  f8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  fc:	6d657420 	cfstrdvs	mvd7, [r5, #-128]!	; 0xffffff80
 100:	61726f70 	cmnvs	r2, r0, ror pc
 104:	796c6972 	stmdbvc	ip!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 108:	616e7520 	cmnvs	lr, r0, lsr #10
 10c:	6c696176 	stfvse	f6, [r9], #-472	; 0xfffffe28
 110:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 114:	00000000 	andeq	r0, r0, r0
 118:	6e6e6143 	powvsem	f6, f6, f3
 11c:	6120746f 			; <UNDEFINED> instruction: 0x6120746f
 120:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
 124:	20657461 	rsbcs	r7, r5, r1, ror #8
 128:	6f6d656d 	svcvs	0x006d656d
 12c:	00007972 	andeq	r7, r0, r2, ror r9
 130:	6d726550 	cfldr64vs	mvdx6, [r2, #-320]!	; 0xfffffec0
 134:	69737369 	ldmdbvs	r3!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^
 138:	64206e6f 	strtvs	r6, [r0], #-3695	; 0xfffff191
 13c:	65696e65 	strbvs	r6, [r9, #-3685]!	; 0xfffff19b
 140:	00000064 	andeq	r0, r0, r4, rrx
 144:	20646142 	rsbcs	r6, r4, r2, asr #2
 148:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
 14c:	00737365 	rsbseq	r7, r3, r5, ror #6
 150:	636f6c42 	cmnvs	pc, #16896	; 0x4200
 154:	6564206b 	strbvs	r2, [r4, #-107]!	; 0xffffff95
 158:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
 15c:	71657220 	cmnvc	r5, r0, lsr #4
 160:	65726975 	ldrbvs	r6, [r2, #-2421]!	; 0xfffff68b
 164:	00000064 	andeq	r0, r0, r4, rrx
 168:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
 16c:	6f206563 	svcvs	0x00206563
 170:	65722072 	ldrbvs	r2, [r2, #-114]!	; 0xffffff8e
 174:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
 178:	62206563 	eorvs	r6, r0, #415236096	; 0x18c00000
 17c:	00797375 	rsbseq	r7, r9, r5, ror r3
 180:	656c6946 	strbvs	r6, [ip, #-2374]!	; 0xfffff6ba
 184:	69786520 	ldmdbvs	r8!, {r5, r8, sl, sp, lr}^
 188:	00737473 	rsbseq	r7, r3, r3, ror r4
 18c:	61766e49 	cmnvs	r6, r9, asr #28
 190:	2064696c 	rsbcs	r6, r4, ip, ror #18
 194:	736f7263 	cmnvc	pc, #805306374	; 0x30000006
 198:	65642d73 	strbvs	r2, [r4, #-3443]!	; 0xfffff28d
 19c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
 1a0:	6e696c20 	cdpvs	12, 6, cr6, cr9, cr0, {1}
 1a4:	0000006b 	andeq	r0, r0, fp, rrx
 1a8:	73206f4e 			; <UNDEFINED> instruction: 0x73206f4e
 1ac:	20686375 	rsbcs	r6, r8, r5, ror r3
 1b0:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
 1b4:	00006563 	andeq	r6, r0, r3, ror #10
 1b8:	20746f4e 	rsbscs	r6, r4, lr, asr #30
 1bc:	69642061 	stmdbvs	r4!, {r0, r5, r6, sp}^
 1c0:	74636572 	strbtvc	r6, [r3], #-1394	; 0xfffffa8e
 1c4:	0079726f 	rsbseq	r7, r9, pc, ror #4
 1c8:	61207349 			; <UNDEFINED> instruction: 0x61207349
 1cc:	72696420 	rsbvc	r6, r9, #32, 8	; 0x20000000
 1d0:	6f746365 	svcvs	0x00746365
 1d4:	00007972 	andeq	r7, r0, r2, ror r9
 1d8:	61766e49 	cmnvs	r6, r9, asr #28
 1dc:	2064696c 	rsbcs	r6, r4, ip, ror #18
 1e0:	75677261 	strbvc	r7, [r7, #-609]!	; 0xfffffd9f
 1e4:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 1e8:	00000000 	andeq	r0, r0, r0
 1ec:	206f6f54 	rsbcs	r6, pc, r4, asr pc	; <UNPREDICTABLE>
 1f0:	796e616d 	stmdbvc	lr!, {r0, r2, r3, r5, r6, r8, sp, lr}^
 1f4:	65706f20 	ldrbvs	r6, [r0, #-3872]!	; 0xfffff0e0
 1f8:	6966206e 	stmdbvs	r6!, {r1, r2, r3, r5, r6, sp}^
 1fc:	2073656c 	rsbscs	r6, r3, ip, ror #10
 200:	73206e69 			; <UNDEFINED> instruction: 0x73206e69
 204:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
 208:	0000006d 	andeq	r0, r0, sp, rrx
 20c:	206f6f54 	rsbcs	r6, pc, r4, asr pc	; <UNPREDICTABLE>
 210:	796e616d 	stmdbvc	lr!, {r0, r2, r3, r5, r6, r8, sp, lr}^
 214:	65706f20 	ldrbvs	r6, [r0, #-3872]!	; 0xfffff0e0
 218:	6966206e 	stmdbvs	r6!, {r1, r2, r3, r5, r6, sp}^
 21c:	0073656c 	rsbseq	r6, r3, ip, ror #10
 220:	70616e49 	rsbvc	r6, r1, r9, asr #28
 224:	706f7270 	rsbvc	r7, pc, r0, ror r2	; <UNPREDICTABLE>
 228:	74616972 	strbtvc	r6, [r1], #-2418	; 0xfffff68e
 22c:	6f692065 	svcvs	0x00692065
 230:	206c7463 	rsbcs	r7, ip, r3, ror #8
 234:	20726f66 	rsbscs	r6, r2, r6, ror #30
 238:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
 23c:	00006563 	andeq	r6, r0, r3, ror #10
 240:	74786554 	ldrbtvc	r6, [r8], #-1364	; 0xfffffaac
 244:	6c696620 	stclvs	6, cr6, [r9], #-128	; 0xffffff80
 248:	75622065 	strbvc	r2, [r2, #-101]!	; 0xffffff9b
 24c:	00007973 	andeq	r7, r0, r3, ror r9
 250:	656c6946 	strbvs	r6, [ip, #-2374]!	; 0xfffff6ba
 254:	6f6f7420 	svcvs	0x006f7420
 258:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
 25c:	00006567 	andeq	r6, r0, r7, ror #10
 260:	73206f4e 			; <UNDEFINED> instruction: 0x73206f4e
 264:	65636170 	strbvs	r6, [r3, #-368]!	; 0xfffffe90
 268:	66656c20 	strbtvs	r6, [r5], -r0, lsr #24
 26c:	6e6f2074 	mcrvs	0, 3, r2, cr15, cr4, {3}
 270:	76656420 	strbtvc	r6, [r5], -r0, lsr #8
 274:	00656369 	rsbeq	r6, r5, r9, ror #6
 278:	656c6c49 	strbvs	r6, [ip, #-3145]!	; 0xfffff3b7
 27c:	206c6167 	rsbcs	r6, ip, r7, ror #2
 280:	6b656573 	blvs	1959854 <perror+0x1959838>
 284:	00000000 	andeq	r0, r0, r0
 288:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
 28c:	6c6e6f2d 	stclvs	15, cr6, [lr], #-180	; 0xffffff4c
 290:	69662079 	stmdbvs	r6!, {r0, r3, r4, r5, r6, sp}^
 294:	7320656c 			; <UNDEFINED> instruction: 0x7320656c
 298:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
 29c:	0000006d 	andeq	r0, r0, sp, rrx
 2a0:	206f6f54 	rsbcs	r6, pc, r4, asr pc	; <UNPREDICTABLE>
 2a4:	796e616d 	stmdbvc	lr!, {r0, r2, r3, r5, r6, r8, sp, lr}^
 2a8:	6e696c20 	cdpvs	12, 6, cr6, cr9, cr0, {1}
 2ac:	0000736b 	andeq	r7, r0, fp, ror #6
 2b0:	6b6f7242 	blvs	1bdcbc0 <perror+0x1bdcba4>
 2b4:	70206e65 	eorvc	r6, r0, r5, ror #28
 2b8:	00657069 	rsbeq	r7, r5, r9, rrx
 2bc:	656d754e 	strbvs	r7, [sp, #-1358]!	; 0xfffffab2
 2c0:	61636972 	smcvs	13970	; 0x3692
 2c4:	7261206c 	rsbvc	r2, r1, #108	; 0x6c
 2c8:	656d7567 	strbvs	r7, [sp, #-1383]!	; 0xfffffa99
 2cc:	6f20746e 	svcvs	0x0020746e
 2d0:	6f207475 	svcvs	0x00207475
 2d4:	6f642066 	svcvs	0x00642066
 2d8:	6e69616d 	powvsez	f6, f1, #5.0
 2dc:	00000000 	andeq	r0, r0, r0
 2e0:	656d754e 	strbvs	r7, [sp, #-1358]!	; 0xfffffab2
 2e4:	61636972 	smcvs	13970	; 0x3692
 2e8:	6572206c 	ldrbvs	r2, [r2, #-108]!	; 0xffffff94
 2ec:	746c7573 	strbtvc	r7, [ip], #-1395	; 0xfffffa8d
 2f0:	74756f20 	ldrbtvc	r6, [r5], #-3872	; 0xfffff0e0
 2f4:	20666f20 	rsbcs	r6, r6, r0, lsr #30
 2f8:	676e6172 			; <UNDEFINED> instruction: 0x676e6172
 2fc:	00000065 	andeq	r0, r0, r5, rrx
 300:	6f736552 	svcvs	0x00736552
 304:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 308:	61656420 	cmnvs	r5, r0, lsr #8
 30c:	636f6c64 	cmnvs	pc, #100, 24	; 0x6400
 310:	7661206b 	strbtvc	r2, [r1], -fp, rrx
 314:	6564696f 	strbvs	r6, [r4, #-2415]!	; 0xfffff691
 318:	00000064 	andeq	r0, r0, r4, rrx
 31c:	656c6946 	strbvs	r6, [ip, #-2374]!	; 0xfffff6ba
 320:	6d616e20 	stclvs	14, cr6, [r1, #-128]!	; 0xffffff80
 324:	6f742065 	svcvs	0x00742065
 328:	6f6c206f 	svcvs	0x006c206f
 32c:	0000676e 	andeq	r6, r0, lr, ror #14
 330:	6c206f4e 	stcvs	15, cr6, [r0], #-312	; 0xfffffec8
 334:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
 338:	61766120 	cmnvs	r6, r0, lsr #2
 33c:	62616c69 	rsbvs	r6, r1, #26880	; 0x6900
 340:	0000656c 	andeq	r6, r0, ip, ror #10
 344:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
 348:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 34c:	746f6e20 	strbtvc	r6, [pc], #-3616	; 354 <.LC1+0x348>
 350:	706d6920 	rsbvc	r6, sp, r0, lsr #18
 354:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0xfffffa94
 358:	6465746e 	strbtvs	r7, [r5], #-1134	; 0xfffffb92
 35c:	00000000 	andeq	r0, r0, r0
 360:	65726944 	ldrbvs	r6, [r2, #-2372]!	; 0xfffff6bc
 364:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 368:	6f6e2079 	svcvs	0x006e2079
 36c:	6d652074 	stclvs	0, cr2, [r5, #-464]!	; 0xfffffe30
 370:	00797470 	rsbseq	r7, r9, r0, ror r4

Disassembly of section .rodata:

00000000 <sys_errlist>:
   0:	00000010 	andeq	r0, r0, r0, lsl r0
   4:	00000014 	andeq	r0, r0, r4, lsl r0
   8:	0000002c 	andeq	r0, r0, ip, lsr #32
   c:	00000048 	andeq	r0, r0, r8, asr #32
  10:	00000058 	andeq	r0, r0, r8, asr r0
  14:	00000070 	andeq	r0, r0, r0, ror r0
  18:	00000084 	andeq	r0, r0, r4, lsl #1
  1c:	000000a0 	andeq	r0, r0, r0, lsr #1
  20:	000000b8 	strheq	r0, [r0], -r8
  24:	000000cc 	andeq	r0, r0, ip, asr #1
  28:	000000e0 	andeq	r0, r0, r0, ror #1
  2c:	000000f4 	strdeq	r0, [r0], -r4
  30:	00000118 	andeq	r0, r0, r8, lsl r1
  34:	00000130 	andeq	r0, r0, r0, lsr r1
  38:	00000144 	andeq	r0, r0, r4, asr #2
  3c:	00000150 	andeq	r0, r0, r0, asr r1
  40:	00000168 	andeq	r0, r0, r8, ror #2
  44:	00000180 	andeq	r0, r0, r0, lsl #3
  48:	0000018c 	andeq	r0, r0, ip, lsl #3
  4c:	000001a8 	andeq	r0, r0, r8, lsr #3
  50:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  54:	000001c8 	andeq	r0, r0, r8, asr #3
  58:	000001d8 	ldrdeq	r0, [r0], -r8
  5c:	000001ec 	andeq	r0, r0, ip, ror #3
  60:	0000020c 	andeq	r0, r0, ip, lsl #4
  64:	00000220 	andeq	r0, r0, r0, lsr #4
  68:	00000240 	andeq	r0, r0, r0, asr #4
  6c:	00000250 	andeq	r0, r0, r0, asr r2
  70:	00000260 	andeq	r0, r0, r0, ror #4
  74:	00000278 	andeq	r0, r0, r8, ror r2
  78:	00000288 	andeq	r0, r0, r8, lsl #5
  7c:	000002a0 	andeq	r0, r0, r0, lsr #5
  80:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
  84:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
  88:	000002e0 	andeq	r0, r0, r0, ror #5
  8c:	00000300 	andeq	r0, r0, r0, lsl #6
  90:	0000031c 	andeq	r0, r0, ip, lsl r3
  94:	00000330 	andeq	r0, r0, r0, lsr r3
  98:	00000344 	andeq	r0, r0, r4, asr #6
  9c:	00000360 	andeq	r0, r0, r0, ror #6
  a0:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


printf.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_itostr>:
       0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
       4:	e24dd040 	sub	sp, sp, #64	; 0x40
       8:	e1b06fa0 	lsrs	r6, r0, #31
       c:	12600000 	rsbne	r0, r0, #0
      10:	e3500000 	cmp	r0, #0
      14:	1a00007f 	bne	218 <_itostr+0x218>
      18:	e28d303e 	add	r3, sp, #62	; 0x3e
      1c:	e28d503f 	add	r5, sp, #63	; 0x3f
      20:	e3a00030 	mov	r0, #48	; 0x30
      24:	e5cd003f 	strb	r0, [sp, #63]	; 0x3f
      28:	e3520000 	cmp	r2, #0
      2c:	0a000012 	beq	7c <_itostr+0x7c>
      30:	e0450003 	sub	r0, r5, r3
      34:	e1a0400d 	mov	r4, sp
      38:	e1520000 	cmp	r2, r0
      3c:	d3a00000 	movle	r0, #0
      40:	c3a00001 	movgt	r0, #1
      44:	e1530004 	cmp	r3, r4
      48:	93a00000 	movls	r0, #0
      4c:	e3500000 	cmp	r0, #0
      50:	0a000009 	beq	7c <_itostr+0x7c>
      54:	e3a0c030 	mov	ip, #48	; 0x30
      58:	e443c001 	strb	ip, [r3], #-1
      5c:	e0450003 	sub	r0, r5, r3
      60:	e1500002 	cmp	r0, r2
      64:	a3a00000 	movge	r0, #0
      68:	b3a00001 	movlt	r0, #1
      6c:	e1530004 	cmp	r3, r4
      70:	93a00000 	movls	r0, #0
      74:	e3500000 	cmp	r0, #0
      78:	1afffff6 	bne	58 <_itostr+0x58>
      7c:	e3560000 	cmp	r6, #0
      80:	13a0202d 	movne	r2, #45	; 0x2d
      84:	02833001 	addeq	r3, r3, #1
      88:	15c32000 	strbne	r2, [r3]
      8c:	e28d2040 	add	r2, sp, #64	; 0x40
      90:	e1530002 	cmp	r3, r2
      94:	e0450003 	sub	r0, r5, r3
      98:	2a00005b 	bcs	20c <_itostr+0x20c>
      9c:	e28d4021 	add	r4, sp, #33	; 0x21
      a0:	e2832001 	add	r2, r3, #1
      a4:	e1520004 	cmp	r2, r4
      a8:	e28de040 	add	lr, sp, #64	; 0x40
      ac:	23a0c000 	movcs	ip, #0
      b0:	33a0c001 	movcc	ip, #1
      b4:	e35e001e 	cmp	lr, #30
      b8:	93a0c000 	movls	ip, #0
      bc:	e35c0000 	cmp	ip, #0
      c0:	0a000049 	beq	1ec <_itostr+0x1ec>
      c4:	e283e020 	add	lr, r3, #32
      c8:	e281c020 	add	ip, r1, #32
      cc:	e55e3020 	ldrb	r3, [lr, #-32]	; 0xffffffe0
      d0:	e28e2001 	add	r2, lr, #1
      d4:	f5def002 	pld	[lr, #2]
      d8:	e1a0100c 	mov	r1, ip
      dc:	e54c3020 	strb	r3, [ip, #-32]	; 0xffffffe0
      e0:	e28ee020 	add	lr, lr, #32
      e4:	e55e303f 	ldrb	r3, [lr, #-63]	; 0xffffffc1
      e8:	f5dcf002 	pld	[ip, #2]
      ec:	e28cc020 	add	ip, ip, #32
      f0:	e54c303f 	strb	r3, [ip, #-63]	; 0xffffffc1
      f4:	e55e303e 	ldrb	r3, [lr, #-62]	; 0xffffffc2
      f8:	e1540002 	cmp	r4, r2
      fc:	e54c303e 	strb	r3, [ip, #-62]	; 0xffffffc2
     100:	e55e303d 	ldrb	r3, [lr, #-61]	; 0xffffffc3
     104:	e54c303d 	strb	r3, [ip, #-61]	; 0xffffffc3
     108:	e55e303c 	ldrb	r3, [lr, #-60]	; 0xffffffc4
     10c:	e54c303c 	strb	r3, [ip, #-60]	; 0xffffffc4
     110:	e55e303b 	ldrb	r3, [lr, #-59]	; 0xffffffc5
     114:	e54c303b 	strb	r3, [ip, #-59]	; 0xffffffc5
     118:	e55e303a 	ldrb	r3, [lr, #-58]	; 0xffffffc6
     11c:	e54c303a 	strb	r3, [ip, #-58]	; 0xffffffc6
     120:	e55e3039 	ldrb	r3, [lr, #-57]	; 0xffffffc7
     124:	e54c3039 	strb	r3, [ip, #-57]	; 0xffffffc7
     128:	e55e3038 	ldrb	r3, [lr, #-56]	; 0xffffffc8
     12c:	e54c3038 	strb	r3, [ip, #-56]	; 0xffffffc8
     130:	e55e3037 	ldrb	r3, [lr, #-55]	; 0xffffffc9
     134:	e54c3037 	strb	r3, [ip, #-55]	; 0xffffffc9
     138:	e55e3036 	ldrb	r3, [lr, #-54]	; 0xffffffca
     13c:	e54c3036 	strb	r3, [ip, #-54]	; 0xffffffca
     140:	e55e3035 	ldrb	r3, [lr, #-53]	; 0xffffffcb
     144:	e54c3035 	strb	r3, [ip, #-53]	; 0xffffffcb
     148:	e55e3034 	ldrb	r3, [lr, #-52]	; 0xffffffcc
     14c:	e54c3034 	strb	r3, [ip, #-52]	; 0xffffffcc
     150:	e55e3033 	ldrb	r3, [lr, #-51]	; 0xffffffcd
     154:	e54c3033 	strb	r3, [ip, #-51]	; 0xffffffcd
     158:	e55e3032 	ldrb	r3, [lr, #-50]	; 0xffffffce
     15c:	e54c3032 	strb	r3, [ip, #-50]	; 0xffffffce
     160:	e55e3031 	ldrb	r3, [lr, #-49]	; 0xffffffcf
     164:	e54c3031 	strb	r3, [ip, #-49]	; 0xffffffcf
     168:	e55e3030 	ldrb	r3, [lr, #-48]	; 0xffffffd0
     16c:	e54c3030 	strb	r3, [ip, #-48]	; 0xffffffd0
     170:	e55e302f 	ldrb	r3, [lr, #-47]	; 0xffffffd1
     174:	e54c302f 	strb	r3, [ip, #-47]	; 0xffffffd1
     178:	e55e302e 	ldrb	r3, [lr, #-46]	; 0xffffffd2
     17c:	e54c302e 	strb	r3, [ip, #-46]	; 0xffffffd2
     180:	e55e302d 	ldrb	r3, [lr, #-45]	; 0xffffffd3
     184:	e54c302d 	strb	r3, [ip, #-45]	; 0xffffffd3
     188:	e55e302c 	ldrb	r3, [lr, #-44]	; 0xffffffd4
     18c:	e54c302c 	strb	r3, [ip, #-44]	; 0xffffffd4
     190:	e55e302b 	ldrb	r3, [lr, #-43]	; 0xffffffd5
     194:	e54c302b 	strb	r3, [ip, #-43]	; 0xffffffd5
     198:	e55e302a 	ldrb	r3, [lr, #-42]	; 0xffffffd6
     19c:	e54c302a 	strb	r3, [ip, #-42]	; 0xffffffd6
     1a0:	e55e3029 	ldrb	r3, [lr, #-41]	; 0xffffffd7
     1a4:	e54c3029 	strb	r3, [ip, #-41]	; 0xffffffd7
     1a8:	e55e3028 	ldrb	r3, [lr, #-40]	; 0xffffffd8
     1ac:	e54c3028 	strb	r3, [ip, #-40]	; 0xffffffd8
     1b0:	e55e3027 	ldrb	r3, [lr, #-39]	; 0xffffffd9
     1b4:	e54c3027 	strb	r3, [ip, #-39]	; 0xffffffd9
     1b8:	e55e3026 	ldrb	r3, [lr, #-38]	; 0xffffffda
     1bc:	e54c3026 	strb	r3, [ip, #-38]	; 0xffffffda
     1c0:	e55e3025 	ldrb	r3, [lr, #-37]	; 0xffffffdb
     1c4:	e54c3025 	strb	r3, [ip, #-37]	; 0xffffffdb
     1c8:	e55e3024 	ldrb	r3, [lr, #-36]	; 0xffffffdc
     1cc:	e54c3024 	strb	r3, [ip, #-36]	; 0xffffffdc
     1d0:	e55e3023 	ldrb	r3, [lr, #-35]	; 0xffffffdd
     1d4:	e54c3023 	strb	r3, [ip, #-35]	; 0xffffffdd
     1d8:	e55e3022 	ldrb	r3, [lr, #-34]	; 0xffffffde
     1dc:	e54c3022 	strb	r3, [ip, #-34]	; 0xffffffde
     1e0:	e55e3021 	ldrb	r3, [lr, #-33]	; 0xffffffdf
     1e4:	e54c3021 	strb	r3, [ip, #-33]	; 0xffffffdf
     1e8:	8affffb7 	bhi	cc <_itostr+0xcc>
     1ec:	e2413001 	sub	r3, r1, #1
     1f0:	ea000000 	b	1f8 <_itostr+0x1f8>
     1f4:	e2822001 	add	r2, r2, #1
     1f8:	e5521001 	ldrb	r1, [r2, #-1]
     1fc:	e28dc040 	add	ip, sp, #64	; 0x40
     200:	e152000c 	cmp	r2, ip
     204:	e5e31001 	strb	r1, [r3, #1]!
     208:	3afffff9 	bcc	1f4 <_itostr+0x1f4>
     20c:	e2800001 	add	r0, r0, #1
     210:	e28dd040 	add	sp, sp, #64	; 0x40
     214:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
     218:	e28d503f 	add	r5, sp, #63	; 0x3f
     21c:	e3067667 	movw	r7, #26215	; 0x6667
     220:	e3467666 	movt	r7, #26214	; 0x6666
     224:	e1a03005 	mov	r3, r5
     228:	e1a0400d 	mov	r4, sp
     22c:	e3a0800a 	mov	r8, #10
     230:	e0cec097 	smull	ip, lr, r7, r0
     234:	e1a0cfc0 	asr	ip, r0, #31
     238:	e06cc14e 	rsb	ip, ip, lr, asr #2
     23c:	e06e0c98 	mls	lr, r8, ip, r0
     240:	e1a0000c 	mov	r0, ip
     244:	e28ec030 	add	ip, lr, #48	; 0x30
     248:	e443c001 	strb	ip, [r3], #-1
     24c:	e3500000 	cmp	r0, #0
     250:	11530004 	cmpne	r3, r4
     254:	8afffff5 	bhi	230 <_itostr+0x230>
     258:	eaffff72 	b	28 <_itostr+0x28>

0000025c <_format_int>:
     25c:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
     260:	e1a08003 	mov	r8, r3
     264:	e1923008 	orrs	r3, r2, r8
     268:	e24dd044 	sub	sp, sp, #68	; 0x44
     26c:	e1a05000 	mov	r5, r0
     270:	1a000081 	bne	47c <_format_int+0x220>
     274:	e28d403e 	add	r4, sp, #62	; 0x3e
     278:	e28d703f 	add	r7, sp, #63	; 0x3f
     27c:	e1a0600d 	mov	r6, sp
     280:	e3a03030 	mov	r3, #48	; 0x30
     284:	e5cd303f 	strb	r3, [sp, #63]	; 0x3f
     288:	e5951000 	ldr	r1, [r5]
     28c:	e3110001 	tst	r1, #1
     290:	0a000012 	beq	2e0 <_format_int+0x84>
     294:	e5952004 	ldr	r2, [r5, #4]
     298:	e0473004 	sub	r3, r7, r4
     29c:	e1530002 	cmp	r3, r2
     2a0:	a3a03000 	movge	r3, #0
     2a4:	b3a03001 	movlt	r3, #1
     2a8:	e1540006 	cmp	r4, r6
     2ac:	93a03000 	movls	r3, #0
     2b0:	e3530000 	cmp	r3, #0
     2b4:	0a000009 	beq	2e0 <_format_int+0x84>
     2b8:	e3a00030 	mov	r0, #48	; 0x30
     2bc:	e4440001 	strb	r0, [r4], #-1
     2c0:	e0473004 	sub	r3, r7, r4
     2c4:	e1530002 	cmp	r3, r2
     2c8:	a3a03000 	movge	r3, #0
     2cc:	b3a03001 	movlt	r3, #1
     2d0:	e1540006 	cmp	r4, r6
     2d4:	93a03000 	movls	r3, #0
     2d8:	e3530000 	cmp	r3, #0
     2dc:	1afffff6 	bne	2bc <_format_int+0x60>
     2e0:	e3110020 	tst	r1, #32
     2e4:	0a000012 	beq	334 <_format_int+0xd8>
     2e8:	e5952008 	ldr	r2, [r5, #8]
     2ec:	e0473004 	sub	r3, r7, r4
     2f0:	e1530002 	cmp	r3, r2
     2f4:	a3a03000 	movge	r3, #0
     2f8:	b3a03001 	movlt	r3, #1
     2fc:	e1540006 	cmp	r4, r6
     300:	93a03000 	movls	r3, #0
     304:	e3530000 	cmp	r3, #0
     308:	0a000009 	beq	334 <_format_int+0xd8>
     30c:	e3a00030 	mov	r0, #48	; 0x30
     310:	e4440001 	strb	r0, [r4], #-1
     314:	e0473004 	sub	r3, r7, r4
     318:	e1530002 	cmp	r3, r2
     31c:	a3a03000 	movge	r3, #0
     320:	b3a03001 	movlt	r3, #1
     324:	e1540006 	cmp	r4, r6
     328:	93a03000 	movls	r3, #0
     32c:	e3530000 	cmp	r3, #0
     330:	1afffff6 	bne	310 <_format_int+0xb4>
     334:	e3110008 	tst	r1, #8
     338:	13a0302d 	movne	r3, #45	; 0x2d
     33c:	14443001 	strbne	r3, [r4], #-1
     340:	e3110040 	tst	r1, #64	; 0x40
     344:	e0478004 	sub	r8, r7, r4
     348:	1a000033 	bne	41c <_format_int+0x1c0>
     34c:	e5952008 	ldr	r2, [r5, #8]
     350:	e1540006 	cmp	r4, r6
     354:	93a03000 	movls	r3, #0
     358:	83a03001 	movhi	r3, #1
     35c:	e1520008 	cmp	r2, r8
     360:	d3a03000 	movle	r3, #0
     364:	e3530000 	cmp	r3, #0
     368:	0a00002b 	beq	41c <_format_int+0x1c0>
     36c:	e3a01020 	mov	r1, #32
     370:	e1a09004 	mov	r9, r4
     374:	e4441001 	strb	r1, [r4], #-1
     378:	e0478004 	sub	r8, r7, r4
     37c:	e1580002 	cmp	r8, r2
     380:	a3a03000 	movge	r3, #0
     384:	b3a03001 	movlt	r3, #1
     388:	e1540006 	cmp	r4, r6
     38c:	93a03000 	movls	r3, #0
     390:	e3530000 	cmp	r3, #0
     394:	1afffff5 	bne	370 <_format_int+0x114>
     398:	e28d3040 	add	r3, sp, #64	; 0x40
     39c:	e1590003 	cmp	r9, r3
     3a0:	3a000021 	bcc	42c <_format_int+0x1d0>
     3a4:	e5951008 	ldr	r1, [r5, #8]
     3a8:	e1510008 	cmp	r1, r8
     3ac:	c3006000 	movwgt	r6, #0
     3b0:	c3a07020 	movgt	r7, #32
     3b4:	c3406000 	movtgt	r6, #0
     3b8:	ca000009 	bgt	3e4 <_format_int+0x188>
     3bc:	ea000014 	b	414 <_format_int+0x1b8>
     3c0:	e5950010 	ldr	r0, [r5, #16]
     3c4:	e282c001 	add	ip, r2, #1
     3c8:	e1530000 	cmp	r3, r0
     3cc:	b5c27000 	strblt	r7, [r2]
     3d0:	b5951008 	ldrlt	r1, [r5, #8]
     3d4:	b586c000 	strlt	ip, [r6]
     3d8:	e2888001 	add	r8, r8, #1
     3dc:	e1510008 	cmp	r1, r8
     3e0:	da00000b 	ble	414 <_format_int+0x1b8>
     3e4:	e5962000 	ldr	r2, [r6]
     3e8:	e595300c 	ldr	r3, [r5, #12]
     3ec:	e3520000 	cmp	r2, #0
     3f0:	e2833001 	add	r3, r3, #1
     3f4:	e585300c 	str	r3, [r5, #12]
     3f8:	1afffff0 	bne	3c0 <_format_int+0x164>
     3fc:	e3a00020 	mov	r0, #32
     400:	e2888001 	add	r8, r8, #1
     404:	ebfffffe 	bl	0 <console_putc>
     408:	e5951008 	ldr	r1, [r5, #8]
     40c:	e1510008 	cmp	r1, r8
     410:	cafffff3 	bgt	3e4 <_format_int+0x188>
     414:	e28dd044 	add	sp, sp, #68	; 0x44
     418:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
     41c:	e2849001 	add	r9, r4, #1
     420:	e28d3040 	add	r3, sp, #64	; 0x40
     424:	e1590003 	cmp	r9, r3
     428:	2affffdd 	bcs	3a4 <_format_int+0x148>
     42c:	e3006000 	movw	r6, #0
     430:	e3406000 	movt	r6, #0
     434:	ea000007 	b	458 <_format_int+0x1fc>
     438:	e5951010 	ldr	r1, [r5, #16]
     43c:	e282c001 	add	ip, r2, #1
     440:	e1530001 	cmp	r3, r1
     444:	b586c000 	strlt	ip, [r6]
     448:	b5c20000 	strblt	r0, [r2]
     44c:	e28d3040 	add	r3, sp, #64	; 0x40
     450:	e1590003 	cmp	r9, r3
     454:	0affffd2 	beq	3a4 <_format_int+0x148>
     458:	e5962000 	ldr	r2, [r6]
     45c:	e595300c 	ldr	r3, [r5, #12]
     460:	e4d90001 	ldrb	r0, [r9], #1
     464:	e3520000 	cmp	r2, #0
     468:	e2833001 	add	r3, r3, #1
     46c:	e585300c 	str	r3, [r5, #12]
     470:	1afffff0 	bne	438 <_format_int+0x1dc>
     474:	ebfffffe 	bl	0 <console_putc>
     478:	eafffff3 	b	44c <_format_int+0x1f0>
     47c:	e28d703f 	add	r7, sp, #63	; 0x3f
     480:	e1a09002 	mov	r9, r2
     484:	e1a04007 	mov	r4, r7
     488:	e1a0600d 	mov	r6, sp
     48c:	e1a00009 	mov	r0, r9
     490:	e1a01008 	mov	r1, r8
     494:	e3a0200a 	mov	r2, #10
     498:	e3a03000 	mov	r3, #0
     49c:	ebfffffe 	bl	0 <__aeabi_uldivmod>
     4a0:	e2822030 	add	r2, r2, #48	; 0x30
     4a4:	e1a00009 	mov	r0, r9
     4a8:	e4442001 	strb	r2, [r4], #-1
     4ac:	e1a01008 	mov	r1, r8
     4b0:	e3a0200a 	mov	r2, #10
     4b4:	e3a03000 	mov	r3, #0
     4b8:	ebfffffe 	bl	0 <__aeabi_uldivmod>
     4bc:	e359000a 	cmp	r9, #10
     4c0:	e1a09000 	mov	r9, r0
     4c4:	e2d83000 	sbcs	r3, r8, #0
     4c8:	e1a08001 	mov	r8, r1
     4cc:	23a02001 	movcs	r2, #1
     4d0:	33a02000 	movcc	r2, #0
     4d4:	e1540006 	cmp	r4, r6
     4d8:	93a02000 	movls	r2, #0
     4dc:	82022001 	andhi	r2, r2, #1
     4e0:	e3520000 	cmp	r2, #0
     4e4:	1affffe8 	bne	48c <_format_int+0x230>
     4e8:	eaffff66 	b	288 <_format_int+0x2c>

000004ec <_format_hex>:
     4ec:	e3510000 	cmp	r1, #0
     4f0:	e92d40f0 	push	{r4, r5, r6, r7, lr}
     4f4:	e1a04000 	mov	r4, r0
     4f8:	e5906000 	ldr	r6, [r0]
     4fc:	e24dd044 	sub	sp, sp, #68	; 0x44
     500:	1a000067 	bne	6a4 <_format_hex+0x1b8>
     504:	e3a03030 	mov	r3, #48	; 0x30
     508:	e3a05001 	mov	r5, #1
     50c:	e5cd303f 	strb	r3, [sp, #63]	; 0x3f
     510:	e28d303e 	add	r3, sp, #62	; 0x3e
     514:	e3160001 	tst	r6, #1
     518:	0a000013 	beq	56c <_format_hex+0x80>
     51c:	e5941004 	ldr	r1, [r4, #4]
     520:	e1a0000d 	mov	r0, sp
     524:	e1530000 	cmp	r3, r0
     528:	93a02000 	movls	r2, #0
     52c:	83a02001 	movhi	r2, #1
     530:	e1510005 	cmp	r1, r5
     534:	d3a02000 	movle	r2, #0
     538:	e3520000 	cmp	r2, #0
     53c:	0a00000a 	beq	56c <_format_hex+0x80>
     540:	e28de03f 	add	lr, sp, #63	; 0x3f
     544:	e3a0c030 	mov	ip, #48	; 0x30
     548:	e443c001 	strb	ip, [r3], #-1
     54c:	e04e5003 	sub	r5, lr, r3
     550:	e1550001 	cmp	r5, r1
     554:	a3a02000 	movge	r2, #0
     558:	b3a02001 	movlt	r2, #1
     55c:	e1530000 	cmp	r3, r0
     560:	93a02000 	movls	r2, #0
     564:	e3520000 	cmp	r2, #0
     568:	1afffff6 	bne	548 <_format_hex+0x5c>
     56c:	e3160020 	tst	r6, #32
     570:	0a000060 	beq	6f8 <_format_hex+0x20c>
     574:	e5941008 	ldr	r1, [r4, #8]
     578:	e1a0000d 	mov	r0, sp
     57c:	e1530000 	cmp	r3, r0
     580:	93a02000 	movls	r2, #0
     584:	83a02001 	movhi	r2, #1
     588:	e1510005 	cmp	r1, r5
     58c:	d3a02000 	movle	r2, #0
     590:	e3520000 	cmp	r2, #0
     594:	0a00006f 	beq	758 <_format_hex+0x26c>
     598:	e28de03f 	add	lr, sp, #63	; 0x3f
     59c:	e3a0c030 	mov	ip, #48	; 0x30
     5a0:	e1a06003 	mov	r6, r3
     5a4:	e443c001 	strb	ip, [r3], #-1
     5a8:	e1530000 	cmp	r3, r0
     5ac:	e04e5003 	sub	r5, lr, r3
     5b0:	93a02000 	movls	r2, #0
     5b4:	83a02001 	movhi	r2, #1
     5b8:	e1550001 	cmp	r5, r1
     5bc:	a3a02000 	movge	r2, #0
     5c0:	e3520000 	cmp	r2, #0
     5c4:	1afffff5 	bne	5a0 <_format_hex+0xb4>
     5c8:	e28d3040 	add	r3, sp, #64	; 0x40
     5cc:	e1560003 	cmp	r6, r3
     5d0:	2a000015 	bcs	62c <_format_hex+0x140>
     5d4:	e3007000 	movw	r7, #0
     5d8:	e3407000 	movt	r7, #0
     5dc:	ea000007 	b	600 <_format_hex+0x114>
     5e0:	e5941010 	ldr	r1, [r4, #16]
     5e4:	e282c001 	add	ip, r2, #1
     5e8:	e1530001 	cmp	r3, r1
     5ec:	e28d3040 	add	r3, sp, #64	; 0x40
     5f0:	b587c000 	strlt	ip, [r7]
     5f4:	b5c20000 	strblt	r0, [r2]
     5f8:	e1560003 	cmp	r6, r3
     5fc:	0a00000a 	beq	62c <_format_hex+0x140>
     600:	e5972000 	ldr	r2, [r7]
     604:	e594300c 	ldr	r3, [r4, #12]
     608:	e4d60001 	ldrb	r0, [r6], #1
     60c:	e3520000 	cmp	r2, #0
     610:	e2833001 	add	r3, r3, #1
     614:	e584300c 	str	r3, [r4, #12]
     618:	1afffff0 	bne	5e0 <_format_hex+0xf4>
     61c:	ebfffffe 	bl	0 <console_putc>
     620:	e28d3040 	add	r3, sp, #64	; 0x40
     624:	e1560003 	cmp	r6, r3
     628:	1afffff4 	bne	600 <_format_hex+0x114>
     62c:	e5941008 	ldr	r1, [r4, #8]
     630:	e1510005 	cmp	r1, r5
     634:	c3007000 	movwgt	r7, #0
     638:	c3a06020 	movgt	r6, #32
     63c:	c3407000 	movtgt	r7, #0
     640:	ca000009 	bgt	66c <_format_hex+0x180>
     644:	ea000014 	b	69c <_format_hex+0x1b0>
     648:	e5940010 	ldr	r0, [r4, #16]
     64c:	e282c001 	add	ip, r2, #1
     650:	e1530000 	cmp	r3, r0
     654:	b5c26000 	strblt	r6, [r2]
     658:	b5941008 	ldrlt	r1, [r4, #8]
     65c:	b587c000 	strlt	ip, [r7]
     660:	e2855001 	add	r5, r5, #1
     664:	e1510005 	cmp	r1, r5
     668:	da00000b 	ble	69c <_format_hex+0x1b0>
     66c:	e5972000 	ldr	r2, [r7]
     670:	e594300c 	ldr	r3, [r4, #12]
     674:	e3520000 	cmp	r2, #0
     678:	e2833001 	add	r3, r3, #1
     67c:	e584300c 	str	r3, [r4, #12]
     680:	1afffff0 	bne	648 <_format_hex+0x15c>
     684:	e3a00020 	mov	r0, #32
     688:	e2855001 	add	r5, r5, #1
     68c:	ebfffffe 	bl	0 <console_putc>
     690:	e5941008 	ldr	r1, [r4, #8]
     694:	e1510005 	cmp	r1, r5
     698:	cafffff3 	bgt	66c <_format_hex+0x180>
     69c:	e28dd044 	add	sp, sp, #68	; 0x44
     6a0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
     6a4:	e3160002 	tst	r6, #2
     6a8:	e28de03f 	add	lr, sp, #63	; 0x3f
     6ac:	e1a0300e 	mov	r3, lr
     6b0:	03a05057 	moveq	r5, #87	; 0x57
     6b4:	13a05037 	movne	r5, #55	; 0x37
     6b8:	e1a0000d 	mov	r0, sp
     6bc:	e201200f 	and	r2, r1, #15
     6c0:	e085c002 	add	ip, r5, r2
     6c4:	e3520009 	cmp	r2, #9
     6c8:	9282c030 	addls	ip, r2, #48	; 0x30
     6cc:	e1b01221 	lsrs	r1, r1, #4
     6d0:	e443c001 	strb	ip, [r3], #-1
     6d4:	13a02001 	movne	r2, #1
     6d8:	03a02000 	moveq	r2, #0
     6dc:	e1530000 	cmp	r3, r0
     6e0:	93a02000 	movls	r2, #0
     6e4:	82022001 	andhi	r2, r2, #1
     6e8:	e3520000 	cmp	r2, #0
     6ec:	1afffff2 	bne	6bc <_format_hex+0x1d0>
     6f0:	e04e5003 	sub	r5, lr, r3
     6f4:	eaffff86 	b	514 <_format_hex+0x28>
     6f8:	e3160040 	tst	r6, #64	; 0x40
     6fc:	1a000015 	bne	758 <_format_hex+0x26c>
     700:	e5941008 	ldr	r1, [r4, #8]
     704:	e1a0000d 	mov	r0, sp
     708:	e1510005 	cmp	r1, r5
     70c:	d3a02000 	movle	r2, #0
     710:	c3a02001 	movgt	r2, #1
     714:	e1530000 	cmp	r3, r0
     718:	93a02000 	movls	r2, #0
     71c:	e3520000 	cmp	r2, #0
     720:	0a00000c 	beq	758 <_format_hex+0x26c>
     724:	e28de03f 	add	lr, sp, #63	; 0x3f
     728:	e3a0c020 	mov	ip, #32
     72c:	e1a06003 	mov	r6, r3
     730:	e443c001 	strb	ip, [r3], #-1
     734:	e1530000 	cmp	r3, r0
     738:	e04e5003 	sub	r5, lr, r3
     73c:	93a02000 	movls	r2, #0
     740:	83a02001 	movhi	r2, #1
     744:	e1550001 	cmp	r5, r1
     748:	a3a02000 	movge	r2, #0
     74c:	e3520000 	cmp	r2, #0
     750:	1afffff5 	bne	72c <_format_hex+0x240>
     754:	eaffff9b 	b	5c8 <_format_hex+0xdc>
     758:	e2836001 	add	r6, r3, #1
     75c:	eaffff99 	b	5c8 <_format_hex+0xdc>

00000760 <_vprintf>:
     760:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
     764:	e24dd05c 	sub	sp, sp, #92	; 0x5c
     768:	e3a03000 	mov	r3, #0
     76c:	e58d0014 	str	r0, [sp, #20]
     770:	e5d10000 	ldrb	r0, [r1]
     774:	e58d3010 	str	r3, [sp, #16]
     778:	e1500003 	cmp	r0, r3
     77c:	0a00006b 	beq	930 <_vprintf+0x1d0>
     780:	e3005000 	movw	r5, #0
     784:	e1a08001 	mov	r8, r1
     788:	e3405000 	movt	r5, #0
     78c:	e1a06002 	mov	r6, r2
     790:	ea00000f 	b	7d4 <_vprintf+0x74>
     794:	e5952000 	ldr	r2, [r5]
     798:	e59d3010 	ldr	r3, [sp, #16]
     79c:	e3520000 	cmp	r2, #0
     7a0:	e2833001 	add	r3, r3, #1
     7a4:	e58d3010 	str	r3, [sp, #16]
     7a8:	0a000062 	beq	938 <_vprintf+0x1d8>
     7ac:	e59d1014 	ldr	r1, [sp, #20]
     7b0:	e1530001 	cmp	r3, r1
     7b4:	aa000060 	bge	93c <_vprintf+0x1dc>
     7b8:	e5c20000 	strb	r0, [r2]
     7bc:	e2822001 	add	r2, r2, #1
     7c0:	e5d80001 	ldrb	r0, [r8, #1]
     7c4:	e1a08004 	mov	r8, r4
     7c8:	e5852000 	str	r2, [r5]
     7cc:	e3500000 	cmp	r0, #0
     7d0:	0a000055 	beq	92c <_vprintf+0x1cc>
     7d4:	e3500025 	cmp	r0, #37	; 0x25
     7d8:	e2884001 	add	r4, r8, #1
     7dc:	1affffec 	bne	794 <_vprintf+0x34>
     7e0:	e5d80001 	ldrb	r0, [r8, #1]
     7e4:	e3a03000 	mov	r3, #0
     7e8:	e58d3004 	str	r3, [sp, #4]
     7ec:	e58d3008 	str	r3, [sp, #8]
     7f0:	e3500030 	cmp	r0, #48	; 0x30
     7f4:	e58d300c 	str	r3, [sp, #12]
     7f8:	0a000060 	beq	980 <_vprintf+0x220>
     7fc:	e350002d 	cmp	r0, #45	; 0x2d
     800:	02884002 	addeq	r4, r8, #2
     804:	03a03040 	moveq	r3, #64	; 0x40
     808:	05d80002 	ldrbeq	r0, [r8, #2]
     80c:	058d3004 	streq	r3, [sp, #4]
     810:	e2403030 	sub	r3, r0, #48	; 0x30
     814:	e3530009 	cmp	r3, #9
     818:	8a00000b 	bhi	84c <_vprintf+0xec>
     81c:	e3a01000 	mov	r1, #0
     820:	e3a0200a 	mov	r2, #10
     824:	e5f40001 	ldrb	r0, [r4, #1]!
     828:	e0213192 	mla	r1, r2, r1, r3
     82c:	e2403030 	sub	r3, r0, #48	; 0x30
     830:	e3530009 	cmp	r3, #9
     834:	9afffffa 	bls	824 <_vprintf+0xc4>
     838:	e58d100c 	str	r1, [sp, #12]
     83c:	e3510000 	cmp	r1, #0
     840:	159d3004 	ldrne	r3, [sp, #4]
     844:	13833010 	orrne	r3, r3, #16
     848:	158d3004 	strne	r3, [sp, #4]
     84c:	e350002e 	cmp	r0, #46	; 0x2e
     850:	0a00003c 	beq	948 <_vprintf+0x1e8>
     854:	e5d40000 	ldrb	r0, [r4]
     858:	e350006c 	cmp	r0, #108	; 0x6c
     85c:	059d3004 	ldreq	r3, [sp, #4]
     860:	05d40001 	ldrbeq	r0, [r4, #1]
     864:	02844001 	addeq	r4, r4, #1
     868:	03833004 	orreq	r3, r3, #4
     86c:	058d3004 	streq	r3, [sp, #4]
     870:	e2403058 	sub	r3, r0, #88	; 0x58
     874:	e3530020 	cmp	r3, #32
     878:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     87c:	ea000051 	b	9c8 <_vprintf+0x268>
     880:	00000904 	andeq	r0, r0, r4, lsl #18
     884:	000009c8 	andeq	r0, r0, r8, asr #19
     888:	000009c8 	andeq	r0, r0, r8, asr #19
     88c:	000009c8 	andeq	r0, r0, r8, asr #19
     890:	000009c8 	andeq	r0, r0, r8, asr #19
     894:	000009c8 	andeq	r0, r0, r8, asr #19
     898:	000009c8 	andeq	r0, r0, r8, asr #19
     89c:	000009c8 	andeq	r0, r0, r8, asr #19
     8a0:	000009c8 	andeq	r0, r0, r8, asr #19
     8a4:	000009c8 	andeq	r0, r0, r8, asr #19
     8a8:	000009c8 	andeq	r0, r0, r8, asr #19
     8ac:	00000bec 	andeq	r0, r0, ip, ror #23
     8b0:	00000a08 	andeq	r0, r0, r8, lsl #20
     8b4:	000009c8 	andeq	r0, r0, r8, asr #19
     8b8:	00000c20 	andeq	r0, r0, r0, lsr #24
     8bc:	000009c8 	andeq	r0, r0, r8, asr #19
     8c0:	000009c8 	andeq	r0, r0, r8, asr #19
     8c4:	00000a08 	andeq	r0, r0, r8, lsl #20
     8c8:	000009c8 	andeq	r0, r0, r8, asr #19
     8cc:	000009c8 	andeq	r0, r0, r8, asr #19
     8d0:	000009c8 	andeq	r0, r0, r8, asr #19
     8d4:	000009c8 	andeq	r0, r0, r8, asr #19
     8d8:	000009c8 	andeq	r0, r0, r8, asr #19
     8dc:	000009c8 	andeq	r0, r0, r8, asr #19
     8e0:	00000b60 	andeq	r0, r0, r0, ror #22
     8e4:	000009c8 	andeq	r0, r0, r8, asr #19
     8e8:	000009c8 	andeq	r0, r0, r8, asr #19
     8ec:	00000a44 	andeq	r0, r0, r4, asr #20
     8f0:	000009c8 	andeq	r0, r0, r8, asr #19
     8f4:	00000bc4 	andeq	r0, r0, r4, asr #23
     8f8:	000009c8 	andeq	r0, r0, r8, asr #19
     8fc:	000009c8 	andeq	r0, r0, r8, asr #19
     900:	00000910 	andeq	r0, r0, r0, lsl r9
     904:	e59d3004 	ldr	r3, [sp, #4]
     908:	e3833002 	orr	r3, r3, #2
     90c:	e58d3004 	str	r3, [sp, #4]
     910:	e4961004 	ldr	r1, [r6], #4
     914:	e28d0004 	add	r0, sp, #4
     918:	ebfffef3 	bl	4ec <_format_hex>
     91c:	e5d40001 	ldrb	r0, [r4, #1]
     920:	e2848001 	add	r8, r4, #1
     924:	e3500000 	cmp	r0, #0
     928:	1affffa9 	bne	7d4 <_vprintf+0x74>
     92c:	e59d0010 	ldr	r0, [sp, #16]
     930:	e28dd05c 	add	sp, sp, #92	; 0x5c
     934:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
     938:	ebfffffe 	bl	0 <console_putc>
     93c:	e5d80001 	ldrb	r0, [r8, #1]
     940:	e1a08004 	mov	r8, r4
     944:	eaffffa0 	b	7cc <_vprintf+0x6c>
     948:	e5d40001 	ldrb	r0, [r4, #1]
     94c:	e350002a 	cmp	r0, #42	; 0x2a
     950:	1a00000f 	bne	994 <_vprintf+0x234>
     954:	e4963004 	ldr	r3, [r6], #4
     958:	e2844002 	add	r4, r4, #2
     95c:	e5d40000 	ldrb	r0, [r4]
     960:	e58d3008 	str	r3, [sp, #8]
     964:	e3530000 	cmp	r3, #0
     968:	b2633000 	rsblt	r3, r3, #0
     96c:	b58d3008 	strlt	r3, [sp, #8]
     970:	e59d3004 	ldr	r3, [sp, #4]
     974:	e3833001 	orr	r3, r3, #1
     978:	e58d3004 	str	r3, [sp, #4]
     97c:	eaffffb5 	b	858 <_vprintf+0xf8>
     980:	e5d80002 	ldrb	r0, [r8, #2]
     984:	e3a03020 	mov	r3, #32
     988:	e58d3004 	str	r3, [sp, #4]
     98c:	e2884002 	add	r4, r8, #2
     990:	eaffff9e 	b	810 <_vprintf+0xb0>
     994:	e2403030 	sub	r3, r0, #48	; 0x30
     998:	e2844001 	add	r4, r4, #1
     99c:	e3530009 	cmp	r3, #9
     9a0:	93a02000 	movls	r2, #0
     9a4:	93a0100a 	movls	r1, #10
     9a8:	8afffff0 	bhi	970 <_vprintf+0x210>
     9ac:	e5f40001 	ldrb	r0, [r4, #1]!
     9b0:	e0223291 	mla	r2, r1, r2, r3
     9b4:	e2403030 	sub	r3, r0, #48	; 0x30
     9b8:	e3530009 	cmp	r3, #9
     9bc:	9afffffa 	bls	9ac <_vprintf+0x24c>
     9c0:	e58d2008 	str	r2, [sp, #8]
     9c4:	eaffffe9 	b	970 <_vprintf+0x210>
     9c8:	e5952000 	ldr	r2, [r5]
     9cc:	e59d3010 	ldr	r3, [sp, #16]
     9d0:	e3520000 	cmp	r2, #0
     9d4:	e2833001 	add	r3, r3, #1
     9d8:	e58d3010 	str	r3, [sp, #16]
     9dc:	0a000170 	beq	fa4 <_vprintf+0x844>
     9e0:	e59d1014 	ldr	r1, [sp, #20]
     9e4:	e1530001 	cmp	r3, r1
     9e8:	a1a08004 	movge	r8, r4
     9ec:	aaffff76 	bge	7cc <_vprintf+0x6c>
     9f0:	e5c20000 	strb	r0, [r2]
     9f4:	e2822001 	add	r2, r2, #1
     9f8:	e5d40000 	ldrb	r0, [r4]
     9fc:	e1a08004 	mov	r8, r4
     a00:	e5852000 	str	r2, [r5]
     a04:	eaffff70 	b	7cc <_vprintf+0x6c>
     a08:	e59d1004 	ldr	r1, [sp, #4]
     a0c:	e3110004 	tst	r1, #4
     a10:	12866007 	addne	r6, r6, #7
     a14:	13c66007 	bicne	r6, r6, #7
     a18:	04962004 	ldreq	r2, [r6], #4
     a1c:	15963004 	ldrne	r3, [r6, #4]
     a20:	01a03fc2 	asreq	r3, r2, #31
     a24:	14962008 	ldrne	r2, [r6], #8
     a28:	e3530000 	cmp	r3, #0
     a2c:	aa00006b 	bge	be0 <_vprintf+0x480>
     a30:	e2722000 	rsbs	r2, r2, #0
     a34:	e3811008 	orr	r1, r1, #8
     a38:	e2e33000 	rsc	r3, r3, #0
     a3c:	e58d1004 	str	r1, [sp, #4]
     a40:	ea000066 	b	be0 <_vprintf+0x480>
     a44:	e4969004 	ldr	r9, [r6], #4
     a48:	e5d98000 	ldrb	r8, [r9]
     a4c:	e3580000 	cmp	r8, #0
     a50:	0a000005 	beq	a6c <_vprintf+0x30c>
     a54:	e1a03009 	mov	r3, r9
     a58:	e2691001 	rsb	r1, r9, #1
     a5c:	e0818003 	add	r8, r1, r3
     a60:	e5f32001 	ldrb	r2, [r3, #1]!
     a64:	e3520000 	cmp	r2, #0
     a68:	1afffffb 	bne	a5c <_vprintf+0x2fc>
     a6c:	e59d1004 	ldr	r1, [sp, #4]
     a70:	e2112001 	ands	r2, r1, #1
     a74:	1a00010b 	bne	ea8 <_vprintf+0x748>
     a78:	e3110040 	tst	r1, #64	; 0x40
     a7c:	1a000019 	bne	ae8 <_vprintf+0x388>
     a80:	e3a0a020 	mov	sl, #32
     a84:	ea000007 	b	aa8 <_vprintf+0x348>
     a88:	e59d0014 	ldr	r0, [sp, #20]
     a8c:	e282c001 	add	ip, r2, #1
     a90:	e1530000 	cmp	r3, r0
     a94:	b5c2a000 	strblt	sl, [r2]
     a98:	b59d1004 	ldrlt	r1, [sp, #4]
     a9c:	b585c000 	strlt	ip, [r5]
     aa0:	e3110040 	tst	r1, #64	; 0x40
     aa4:	1a00000e 	bne	ae4 <_vprintf+0x384>
     aa8:	e59d200c 	ldr	r2, [sp, #12]
     aac:	e1520008 	cmp	r2, r8
     ab0:	e2888001 	add	r8, r8, #1
     ab4:	da00000a 	ble	ae4 <_vprintf+0x384>
     ab8:	e5952000 	ldr	r2, [r5]
     abc:	e59d3010 	ldr	r3, [sp, #16]
     ac0:	e3520000 	cmp	r2, #0
     ac4:	e2833001 	add	r3, r3, #1
     ac8:	e58d3010 	str	r3, [sp, #16]
     acc:	1affffed 	bne	a88 <_vprintf+0x328>
     ad0:	e3a00020 	mov	r0, #32
     ad4:	ebfffffe 	bl	0 <console_putc>
     ad8:	e59d1004 	ldr	r1, [sp, #4]
     adc:	e3110040 	tst	r1, #64	; 0x40
     ae0:	0afffff0 	beq	aa8 <_vprintf+0x348>
     ae4:	e2012001 	and	r2, r1, #1
     ae8:	e2499001 	sub	r9, r9, #1
     aec:	ea000009 	b	b18 <_vprintf+0x3b8>
     af0:	e59dc014 	ldr	ip, [sp, #20]
     af4:	e281e001 	add	lr, r1, #1
     af8:	e153000c 	cmp	r3, ip
     afc:	b5c10000 	strblt	r0, [r1]
     b00:	b59d2004 	ldrlt	r2, [sp, #4]
     b04:	b585e000 	strlt	lr, [r5]
     b08:	b2022001 	andlt	r2, r2, #1
     b0c:	e59d3008 	ldr	r3, [sp, #8]
     b10:	e2433001 	sub	r3, r3, #1
     b14:	e58d3008 	str	r3, [sp, #8]
     b18:	e3520000 	cmp	r2, #0
     b1c:	0a000002 	beq	b2c <_vprintf+0x3cc>
     b20:	e59d3008 	ldr	r3, [sp, #8]
     b24:	e3530000 	cmp	r3, #0
     b28:	0a0000b0 	beq	df0 <_vprintf+0x690>
     b2c:	e5f90001 	ldrb	r0, [r9, #1]!
     b30:	e3500000 	cmp	r0, #0
     b34:	0a0000ad 	beq	df0 <_vprintf+0x690>
     b38:	e5951000 	ldr	r1, [r5]
     b3c:	e59d3010 	ldr	r3, [sp, #16]
     b40:	e3510000 	cmp	r1, #0
     b44:	e2833001 	add	r3, r3, #1
     b48:	e58d3010 	str	r3, [sp, #16]
     b4c:	1affffe7 	bne	af0 <_vprintf+0x390>
     b50:	ebfffffe 	bl	0 <console_putc>
     b54:	e59d2004 	ldr	r2, [sp, #4]
     b58:	e2022001 	and	r2, r2, #1
     b5c:	eaffffea 	b	b0c <_vprintf+0x3ac>
     b60:	e5950000 	ldr	r0, [r5]
     b64:	e3a02008 	mov	r2, #8
     b68:	e59d3010 	ldr	r3, [sp, #16]
     b6c:	e58d200c 	str	r2, [sp, #12]
     b70:	e3500000 	cmp	r0, #0
     b74:	e4968004 	ldr	r8, [r6], #4
     b78:	e2833001 	add	r3, r3, #1
     b7c:	e58d3010 	str	r3, [sp, #16]
     b80:	e3a02020 	mov	r2, #32
     b84:	e58d2004 	str	r2, [sp, #4]
     b88:	0a0000f7 	beq	f6c <_vprintf+0x80c>
     b8c:	e59d2014 	ldr	r2, [sp, #20]
     b90:	e1530002 	cmp	r3, r2
     b94:	ba0000c7 	blt	eb8 <_vprintf+0x758>
     b98:	e2833001 	add	r3, r3, #1
     b9c:	e58d3010 	str	r3, [sp, #16]
     ba0:	e1520003 	cmp	r2, r3
     ba4:	c2803001 	addgt	r3, r0, #1
     ba8:	c5853000 	strgt	r3, [r5]
     bac:	c3a03078 	movgt	r3, #120	; 0x78
     bb0:	c5c03000 	strbgt	r3, [r0]
     bb4:	e1a01008 	mov	r1, r8
     bb8:	e28d0004 	add	r0, sp, #4
     bbc:	ebfffe4a 	bl	4ec <_format_hex>
     bc0:	eaffff55 	b	91c <_vprintf+0x1bc>
     bc4:	e59d3004 	ldr	r3, [sp, #4]
     bc8:	e2133004 	ands	r3, r3, #4
     bcc:	12866007 	addne	r6, r6, #7
     bd0:	13c66007 	bicne	r6, r6, #7
     bd4:	04962004 	ldreq	r2, [r6], #4
     bd8:	15963004 	ldrne	r3, [r6, #4]
     bdc:	14962008 	ldrne	r2, [r6], #8
     be0:	e28d0004 	add	r0, sp, #4
     be4:	ebfffd9c 	bl	25c <_format_int>
     be8:	eaffff4b 	b	91c <_vprintf+0x1bc>
     bec:	e5952000 	ldr	r2, [r5]
     bf0:	e59d3010 	ldr	r3, [sp, #16]
     bf4:	e4960004 	ldr	r0, [r6], #4
     bf8:	e3520000 	cmp	r2, #0
     bfc:	e2833001 	add	r3, r3, #1
     c00:	e58d3010 	str	r3, [sp, #16]
     c04:	0a0000d6 	beq	f64 <_vprintf+0x804>
     c08:	e59d1014 	ldr	r1, [sp, #20]
     c0c:	e1530001 	cmp	r3, r1
     c10:	b5c20000 	strblt	r0, [r2]
     c14:	b2822001 	addlt	r2, r2, #1
     c18:	b5852000 	strlt	r2, [r5]
     c1c:	eaffff3e 	b	91c <_vprintf+0x1bc>
     c20:	e59d3004 	ldr	r3, [sp, #4]
     c24:	e2866007 	add	r6, r6, #7
     c28:	e3c66007 	bic	r6, r6, #7
     c2c:	e2132001 	ands	r2, r3, #1
     c30:	ecf60b02 	vldmia	r6!, {d16}
     c34:	eef77be0 	vcvt.f32.f64	s15, d16
     c38:	eef57ac0 	vcmpe.f32	s15, #0.0
     c3c:	1a000083 	bne	e50 <_vprintf+0x6f0>
     c40:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     c44:	4a0000bd 	bmi	f40 <_vprintf+0x7e0>
     c48:	eebd7ae7 	vcvt.s32.f32	s14, s15
     c4c:	e28d8018 	add	r8, sp, #24
     c50:	e1a01008 	mov	r1, r8
     c54:	e3a0a007 	mov	sl, #7
     c58:	e3a09005 	mov	r9, #5
     c5c:	ee170a10 	vmov	r0, s14
     c60:	ebfffce6 	bl	0 <_itostr>
     c64:	eeb87ac7 	vcvt.f32.s32	s14, s14
     c68:	e3a0302e 	mov	r3, #46	; 0x2e
     c6c:	e088b000 	add	fp, r8, r0
     c70:	e7c83000 	strb	r3, [r8, r0]
     c74:	e28bb001 	add	fp, fp, #1
     c78:	ee377ac7 	vsub.f32	s14, s15, s14
     c7c:	e3a0300a 	mov	r3, #10
     c80:	e1a01003 	mov	r1, r3
     c84:	e3590000 	cmp	r9, #0
     c88:	e2499001 	sub	r9, r9, #1
     c8c:	e0030391 	mul	r3, r1, r3
     c90:	cafffffb 	bgt	c84 <_vprintf+0x524>
     c94:	ee073a90 	vmov	s15, r3
     c98:	eef87ae7 	vcvt.f32.s32	s15, s15
     c9c:	ee677a27 	vmul.f32	s15, s14, s15
     ca0:	e1a0200a 	mov	r2, sl
     ca4:	e1a0100b 	mov	r1, fp
     ca8:	eefd7ae7 	vcvt.s32.f32	s15, s15
     cac:	ee170a90 	vmov	r0, s15
     cb0:	ebfffcd2 	bl	0 <_itostr>
     cb4:	e08ba000 	add	sl, fp, r0
     cb8:	e04aa008 	sub	sl, sl, r8
     cbc:	e24a7001 	sub	r7, sl, #1
     cc0:	e088e007 	add	lr, r8, r7
     cc4:	e1a0c007 	mov	ip, r7
     cc8:	e7d83007 	ldrb	r3, [r8, r7]
     ccc:	e3530034 	cmp	r3, #52	; 0x34
     cd0:	9a000098 	bls	f38 <_vprintf+0x7d8>
     cd4:	e55e2001 	ldrb	r2, [lr, #-1]
     cd8:	e24e3001 	sub	r3, lr, #1
     cdc:	e352002e 	cmp	r2, #46	; 0x2e
     ce0:	0a00007b 	beq	ed4 <_vprintf+0x774>
     ce4:	e3520039 	cmp	r2, #57	; 0x39
     ce8:	1a000006 	bne	d08 <_vprintf+0x5a8>
     cec:	e3a00030 	mov	r0, #48	; 0x30
     cf0:	e4430001 	strb	r0, [r3], #-1
     cf4:	e5d32000 	ldrb	r2, [r3]
     cf8:	e3520039 	cmp	r2, #57	; 0x39
     cfc:	0afffffb 	beq	cf0 <_vprintf+0x590>
     d00:	e352002e 	cmp	r2, #46	; 0x2e
     d04:	0a000072 	beq	ed4 <_vprintf+0x774>
     d08:	e24aa002 	sub	sl, sl, #2
     d0c:	e2822001 	add	r2, r2, #1
     d10:	e5c32000 	strb	r2, [r3]
     d14:	e59d200c 	ldr	r2, [sp, #12]
     d18:	e28d3058 	add	r3, sp, #88	; 0x58
     d1c:	e083c00c 	add	ip, r3, ip
     d20:	e55c3041 	ldrb	r3, [ip, #-65]	; 0xffffffbf
     d24:	e353002e 	cmp	r3, #46	; 0x2e
     d28:	01a0700a 	moveq	r7, sl
     d2c:	024aa001 	subeq	sl, sl, #1
     d30:	e1520007 	cmp	r2, r7
     d34:	c1a0b007 	movgt	fp, r7
     d38:	c3a09020 	movgt	r9, #32
     d3c:	ca000009 	bgt	d68 <_vprintf+0x608>
     d40:	ea000014 	b	d98 <_vprintf+0x638>
     d44:	e59dc014 	ldr	ip, [sp, #20]
     d48:	e280e001 	add	lr, r0, #1
     d4c:	e153000c 	cmp	r3, ip
     d50:	b5c09000 	strblt	r9, [r0]
     d54:	b59d200c 	ldrlt	r2, [sp, #12]
     d58:	b585e000 	strlt	lr, [r5]
     d5c:	e28bb001 	add	fp, fp, #1
     d60:	e152000b 	cmp	r2, fp
     d64:	da00000b 	ble	d98 <_vprintf+0x638>
     d68:	e5950000 	ldr	r0, [r5]
     d6c:	e59d3010 	ldr	r3, [sp, #16]
     d70:	e3500000 	cmp	r0, #0
     d74:	e2833001 	add	r3, r3, #1
     d78:	e58d3010 	str	r3, [sp, #16]
     d7c:	1afffff0 	bne	d44 <_vprintf+0x5e4>
     d80:	e3a00020 	mov	r0, #32
     d84:	e28bb001 	add	fp, fp, #1
     d88:	ebfffffe 	bl	0 <console_putc>
     d8c:	e59d200c 	ldr	r2, [sp, #12]
     d90:	e152000b 	cmp	r2, fp
     d94:	cafffff3 	bgt	d68 <_vprintf+0x608>
     d98:	e3570000 	cmp	r7, #0
     d9c:	c28d9019 	addgt	r9, sp, #25
     da0:	ca000009 	bgt	dcc <_vprintf+0x66c>
     da4:	eafffedc 	b	91c <_vprintf+0x1bc>
     da8:	e59d1014 	ldr	r1, [sp, #20]
     dac:	e282c001 	add	ip, r2, #1
     db0:	e1530001 	cmp	r3, r1
     db4:	b5c20000 	strblt	r0, [r2]
     db8:	b585c000 	strlt	ip, [r5]
     dbc:	e0493008 	sub	r3, r9, r8
     dc0:	e083300a 	add	r3, r3, sl
     dc4:	e3530000 	cmp	r3, #0
     dc8:	dafffed3 	ble	91c <_vprintf+0x1bc>
     dcc:	e5952000 	ldr	r2, [r5]
     dd0:	e59d3010 	ldr	r3, [sp, #16]
     dd4:	e4d80001 	ldrb	r0, [r8], #1
     dd8:	e3520000 	cmp	r2, #0
     ddc:	e2833001 	add	r3, r3, #1
     de0:	e58d3010 	str	r3, [sp, #16]
     de4:	1affffef 	bne	da8 <_vprintf+0x648>
     de8:	ebfffffe 	bl	0 <console_putc>
     dec:	eafffff2 	b	dbc <_vprintf+0x65c>
     df0:	e59d200c 	ldr	r2, [sp, #12]
     df4:	e1520008 	cmp	r2, r8
     df8:	c3a09020 	movgt	r9, #32
     dfc:	ca000009 	bgt	e28 <_vprintf+0x6c8>
     e00:	eafffec5 	b	91c <_vprintf+0x1bc>
     e04:	e59d0014 	ldr	r0, [sp, #20]
     e08:	e281c001 	add	ip, r1, #1
     e0c:	e1530000 	cmp	r3, r0
     e10:	b5c19000 	strblt	r9, [r1]
     e14:	b59d200c 	ldrlt	r2, [sp, #12]
     e18:	b585c000 	strlt	ip, [r5]
     e1c:	e2888001 	add	r8, r8, #1
     e20:	e1520008 	cmp	r2, r8
     e24:	dafffebc 	ble	91c <_vprintf+0x1bc>
     e28:	e5951000 	ldr	r1, [r5]
     e2c:	e59d3010 	ldr	r3, [sp, #16]
     e30:	e3510000 	cmp	r1, #0
     e34:	e2833001 	add	r3, r3, #1
     e38:	e58d3010 	str	r3, [sp, #16]
     e3c:	1afffff0 	bne	e04 <_vprintf+0x6a4>
     e40:	e3a00020 	mov	r0, #32
     e44:	ebfffffe 	bl	0 <console_putc>
     e48:	e59d200c 	ldr	r2, [sp, #12]
     e4c:	eafffff2 	b	e1c <_vprintf+0x6bc>
     e50:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     e54:	e59db008 	ldr	fp, [sp, #8]
     e58:	e24b9001 	sub	r9, fp, #1
     e5c:	e28ba001 	add	sl, fp, #1
     e60:	528d8018 	addpl	r8, sp, #24
     e64:	51a07008 	movpl	r7, r8
     e68:	4a000037 	bmi	f4c <_vprintf+0x7ec>
     e6c:	eebd7ae7 	vcvt.s32.f32	s14, s15
     e70:	e3a02000 	mov	r2, #0
     e74:	e1a01007 	mov	r1, r7
     e78:	ee170a10 	vmov	r0, s14
     e7c:	ebfffc5f 	bl	0 <_itostr>
     e80:	eeb87ac7 	vcvt.f32.s32	s14, s14
     e84:	e35b0000 	cmp	fp, #0
     e88:	e087b000 	add	fp, r7, r0
     e8c:	e3a0302e 	mov	r3, #46	; 0x2e
     e90:	e7c73000 	strb	r3, [r7, r0]
     e94:	e28bb001 	add	fp, fp, #1
     e98:	ee377ac7 	vsub.f32	s14, s15, s14
     e9c:	caffff76 	bgt	c7c <_vprintf+0x51c>
     ea0:	eef27a04 	vmov.f32	s15, #36	; 0x41200000  10.0
     ea4:	eaffff7c 	b	c9c <_vprintf+0x53c>
     ea8:	e59d3008 	ldr	r3, [sp, #8]
     eac:	e1580003 	cmp	r8, r3
     eb0:	a1a08003 	movge	r8, r3
     eb4:	eafffeef 	b	a78 <_vprintf+0x318>
     eb8:	e3a03030 	mov	r3, #48	; 0x30
     ebc:	e2800001 	add	r0, r0, #1
     ec0:	e5403001 	strb	r3, [r0, #-1]
     ec4:	e59d3010 	ldr	r3, [sp, #16]
     ec8:	e59d2014 	ldr	r2, [sp, #20]
     ecc:	e5850000 	str	r0, [r5]
     ed0:	eaffff30 	b	b98 <_vprintf+0x438>
     ed4:	e5530001 	ldrb	r0, [r3, #-1]
     ed8:	e2432001 	sub	r2, r3, #1
     edc:	e3500039 	cmp	r0, #57	; 0x39
     ee0:	1a00000b 	bne	f14 <_vprintf+0x7b4>
     ee4:	e1520008 	cmp	r2, r8
     ee8:	3a000031 	bcc	fb4 <_vprintf+0x854>
     eec:	e3a09030 	mov	r9, #48	; 0x30
     ef0:	e28db017 	add	fp, sp, #23
     ef4:	ea000001 	b	f00 <_vprintf+0x7a0>
     ef8:	e152000b 	cmp	r2, fp
     efc:	0a00002c 	beq	fb4 <_vprintf+0x854>
     f00:	e1a03002 	mov	r3, r2
     f04:	e4429001 	strb	r9, [r2], #-1
     f08:	e5d20000 	ldrb	r0, [r2]
     f0c:	e3500039 	cmp	r0, #57	; 0x39
     f10:	0afffff8 	beq	ef8 <_vprintf+0x798>
     f14:	e250302d 	subs	r3, r0, #45	; 0x2d
     f18:	13a03001 	movne	r3, #1
     f1c:	e1520008 	cmp	r2, r8
     f20:	33a03000 	movcc	r3, #0
     f24:	e3530000 	cmp	r3, #0
     f28:	02823001 	addeq	r3, r2, #1
     f2c:	0a000020 	beq	fb4 <_vprintf+0x854>
     f30:	e2800001 	add	r0, r0, #1
     f34:	e5c20000 	strb	r0, [r2]
     f38:	e24aa002 	sub	sl, sl, #2
     f3c:	eaffff74 	b	d14 <_vprintf+0x5b4>
     f40:	e3a0a007 	mov	sl, #7
     f44:	e3a09005 	mov	r9, #5
     f48:	e3a0b006 	mov	fp, #6
     f4c:	eef17a67 	vneg.f32	s15, s15
     f50:	e3a0302d 	mov	r3, #45	; 0x2d
     f54:	e5cd3018 	strb	r3, [sp, #24]
     f58:	e28d7019 	add	r7, sp, #25
     f5c:	e28d8018 	add	r8, sp, #24
     f60:	eaffffc1 	b	e6c <_vprintf+0x70c>
     f64:	ebfffffe 	bl	0 <console_putc>
     f68:	eafffe6b 	b	91c <_vprintf+0x1bc>
     f6c:	e3a00030 	mov	r0, #48	; 0x30
     f70:	ebfffffe 	bl	0 <console_putc>
     f74:	e5950000 	ldr	r0, [r5]
     f78:	e59d3010 	ldr	r3, [sp, #16]
     f7c:	e3500000 	cmp	r0, #0
     f80:	e2833001 	add	r3, r3, #1
     f84:	e58d3010 	str	r3, [sp, #16]
     f88:	1a000024 	bne	1020 <_vprintf+0x8c0>
     f8c:	e3a00078 	mov	r0, #120	; 0x78
     f90:	ebfffffe 	bl	0 <console_putc>
     f94:	e1a01008 	mov	r1, r8
     f98:	e28d0004 	add	r0, sp, #4
     f9c:	ebfffd52 	bl	4ec <_format_hex>
     fa0:	eafffe5d 	b	91c <_vprintf+0x1bc>
     fa4:	e1a08004 	mov	r8, r4
     fa8:	ebfffffe 	bl	0 <console_putc>
     fac:	e5d40000 	ldrb	r0, [r4]
     fb0:	eafffe05 	b	7cc <_vprintf+0x6c>
     fb4:	e282c002 	add	ip, r2, #2
     fb8:	e28e0001 	add	r0, lr, #1
     fbc:	e15c0003 	cmp	ip, r3
     fc0:	e040e003 	sub	lr, r0, r3
     fc4:	3a00000d 	bcc	1000 <_vprintf+0x8a0>
     fc8:	e08c300e 	add	r3, ip, lr
     fcc:	e35e0000 	cmp	lr, #0
     fd0:	0a000004 	beq	fe8 <_vprintf+0x888>
     fd4:	e040e00e 	sub	lr, r0, lr
     fd8:	e570c001 	ldrb	ip, [r0, #-1]!
     fdc:	e150000e 	cmp	r0, lr
     fe0:	e563c001 	strb	ip, [r3, #-1]!
     fe4:	1afffffb 	bne	fd8 <_vprintf+0x878>
     fe8:	e1a0c00a 	mov	ip, sl
     fec:	e3a03031 	mov	r3, #49	; 0x31
     ff0:	e5c23001 	strb	r3, [r2, #1]
     ff4:	e1a0a007 	mov	sl, r7
     ff8:	e1a0700c 	mov	r7, ip
     ffc:	eaffff44 	b	d14 <_vprintf+0x5b4>
    1000:	e35e0000 	cmp	lr, #0
    1004:	1282c001 	addne	ip, r2, #1
    1008:	0afffff6 	beq	fe8 <_vprintf+0x888>
    100c:	e4d3e001 	ldrb	lr, [r3], #1
    1010:	e1500003 	cmp	r0, r3
    1014:	e5ece001 	strb	lr, [ip, #1]!
    1018:	1afffffb 	bne	100c <_vprintf+0x8ac>
    101c:	eafffff1 	b	fe8 <_vprintf+0x888>
    1020:	e59d2014 	ldr	r2, [sp, #20]
    1024:	eafffedd 	b	ba0 <_vprintf+0x440>

00001028 <printf>:
    1028:	e92d000f 	push	{r0, r1, r2, r3}
    102c:	e3e00102 	mvn	r0, #-2147483648	; 0x80000000
    1030:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    1034:	e24dd00c 	sub	sp, sp, #12
    1038:	e28d2014 	add	r2, sp, #20
    103c:	e59d1010 	ldr	r1, [sp, #16]
    1040:	e58d2004 	str	r2, [sp, #4]
    1044:	ebfffdc5 	bl	760 <_vprintf>
    1048:	e28dd00c 	add	sp, sp, #12
    104c:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
    1050:	e28dd010 	add	sp, sp, #16
    1054:	e12fff1e 	bx	lr

00001058 <vprintf>:
    1058:	e1a02001 	mov	r2, r1
    105c:	e1a01000 	mov	r1, r0
    1060:	e3e00102 	mvn	r0, #-2147483648	; 0x80000000
    1064:	eafffdbd 	b	760 <_vprintf>

00001068 <sprintf>:
    1068:	e92d000e 	push	{r1, r2, r3}
    106c:	e92d4010 	push	{r4, lr}
    1070:	e3004000 	movw	r4, #0
    1074:	e3404000 	movt	r4, #0
    1078:	e24dd00c 	sub	sp, sp, #12
    107c:	e28d2018 	add	r2, sp, #24
    1080:	e5840000 	str	r0, [r4]
    1084:	e3e00102 	mvn	r0, #-2147483648	; 0x80000000
    1088:	e59d1014 	ldr	r1, [sp, #20]
    108c:	e58d2004 	str	r2, [sp, #4]
    1090:	ebfffdb2 	bl	760 <_vprintf>
    1094:	e5942000 	ldr	r2, [r4]
    1098:	e3a03000 	mov	r3, #0
    109c:	e5843000 	str	r3, [r4]
    10a0:	e5c23000 	strb	r3, [r2]
    10a4:	e28dd00c 	add	sp, sp, #12
    10a8:	e8bd4010 	pop	{r4, lr}
    10ac:	e28dd00c 	add	sp, sp, #12
    10b0:	e12fff1e 	bx	lr

000010b4 <vsprintf>:
    10b4:	e92d4010 	push	{r4, lr}
    10b8:	e3004000 	movw	r4, #0
    10bc:	e3404000 	movt	r4, #0
    10c0:	e1a03000 	mov	r3, r0
    10c4:	e3e00102 	mvn	r0, #-2147483648	; 0x80000000
    10c8:	e5843000 	str	r3, [r4]
    10cc:	ebfffda3 	bl	760 <_vprintf>
    10d0:	e5942000 	ldr	r2, [r4]
    10d4:	e3a03000 	mov	r3, #0
    10d8:	e5843000 	str	r3, [r4]
    10dc:	e5c23000 	strb	r3, [r2]
    10e0:	e8bd8010 	pop	{r4, pc}

000010e4 <snprintf>:
    10e4:	e92d000c 	push	{r2, r3}
    10e8:	e1a03001 	mov	r3, r1
    10ec:	e92d4010 	push	{r4, lr}
    10f0:	e3004000 	movw	r4, #0
    10f4:	e3404000 	movt	r4, #0
    10f8:	e24dd008 	sub	sp, sp, #8
    10fc:	e28d2014 	add	r2, sp, #20
    1100:	e5840000 	str	r0, [r4]
    1104:	e1a00003 	mov	r0, r3
    1108:	e59d1010 	ldr	r1, [sp, #16]
    110c:	e58d2004 	str	r2, [sp, #4]
    1110:	ebfffd92 	bl	760 <_vprintf>
    1114:	e5942000 	ldr	r2, [r4]
    1118:	e3a03000 	mov	r3, #0
    111c:	e5843000 	str	r3, [r4]
    1120:	e5c23000 	strb	r3, [r2]
    1124:	e28dd008 	add	sp, sp, #8
    1128:	e8bd4010 	pop	{r4, lr}
    112c:	e28dd008 	add	sp, sp, #8
    1130:	e12fff1e 	bx	lr

00001134 <vsnprintf>:
    1134:	e92d4010 	push	{r4, lr}
    1138:	e3004000 	movw	r4, #0
    113c:	e3404000 	movt	r4, #0
    1140:	e1a0c001 	mov	ip, r1
    1144:	e1a01002 	mov	r1, r2
    1148:	e1a02003 	mov	r2, r3
    114c:	e5840000 	str	r0, [r4]
    1150:	e1a0000c 	mov	r0, ip
    1154:	ebfffd81 	bl	760 <_vprintf>
    1158:	e5942000 	ldr	r2, [r4]
    115c:	e3a03000 	mov	r3, #0
    1160:	e5843000 	str	r3, [r4]
    1164:	e5c23000 	strb	r3, [r2]
    1168:	e8bd8010 	pop	{r4, pc}

Disassembly of section .bss:

00000000 <outptr>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


putchar.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <putchar>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <console_putc>
   8:	e3a00001 	mov	r0, #1
   c:	e8bd8010 	pop	{r4, pc}

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


puts.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <puts>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <console_puts>
   8:	e3a0000a 	mov	r0, #10
   c:	ebfffffe 	bl	0 <console_putc>
  10:	e3a00001 	mov	r0, #1
  14:	e8bd8010 	pop	{r4, pc}

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


random.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <srandom>:
   0:	e3003000 	movw	r3, #0
   4:	e3500000 	cmp	r0, #0
   8:	e3403000 	movt	r3, #0
   c:	16ff0070 	uxthne	r0, r0
  10:	030a0ce1 	movweq	r0, #44257	; 0xace1
  14:	e5830000 	str	r0, [r3]
  18:	e12fff1e 	bx	lr

0000001c <random>:
  1c:	e3002000 	movw	r2, #0
  20:	e3402000 	movt	r2, #0
  24:	e5923000 	ldr	r3, [r2]
  28:	e1a001c3 	asr	r0, r3, #3
  2c:	e0200143 	eor	r0, r0, r3, asr #2
  30:	e0200003 	eor	r0, r0, r3
  34:	e02002c3 	eor	r0, r0, r3, asr #5
  38:	e1a00780 	lsl	r0, r0, #15
  3c:	e6ff0070 	uxth	r0, r0
  40:	e18000c3 	orr	r0, r0, r3, asr #1
  44:	e5820000 	str	r0, [r2]
  48:	e12fff1e 	bx	lr

Disassembly of section .data:

00000000 <lfsr>:
   0:	0000ace1 	andeq	sl, r0, r1, ror #25

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


strlen.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strlen>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e3530000 	cmp	r3, #0
   8:	0a000005 	beq	24 <strlen+0x24>
   c:	e1a03000 	mov	r3, r0
  10:	e5f32001 	ldrb	r2, [r3, #1]!
  14:	e3520000 	cmp	r2, #0
  18:	1afffffc 	bne	10 <strlen+0x10>
  1c:	e0430000 	sub	r0, r3, r0
  20:	e12fff1e 	bx	lr
  24:	e1a00003 	mov	r0, r3
  28:	e12fff1e 	bx	lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


strtok.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strtok>:
   0:	e3500000 	cmp	r0, #0
   4:	e92d4010 	push	{r4, lr}
   8:	e3004000 	movw	r4, #0
   c:	e3404000 	movt	r4, #0
  10:	0a00001a 	beq	80 <strtok+0x80>
  14:	e1a0e000 	mov	lr, r0
  18:	e1a02001 	mov	r2, r1
  1c:	e4dec001 	ldrb	ip, [lr], #1
  20:	ea000001 	b	2c <strtok+0x2c>
  24:	e15c0003 	cmp	ip, r3
  28:	0a000012 	beq	78 <strtok+0x78>
  2c:	e4d23001 	ldrb	r3, [r2], #1
  30:	e3530000 	cmp	r3, #0
  34:	1afffffa 	bne	24 <strtok+0x24>
  38:	e35c0000 	cmp	ip, #0
  3c:	0a000013 	beq	90 <strtok+0x90>
  40:	e4dec001 	ldrb	ip, [lr], #1
  44:	e1a02001 	mov	r2, r1
  48:	ea000001 	b	54 <strtok+0x54>
  4c:	e3530000 	cmp	r3, #0
  50:	0afffffa 	beq	40 <strtok+0x40>
  54:	e4d23001 	ldrb	r3, [r2], #1
  58:	e15c0003 	cmp	ip, r3
  5c:	1afffffa 	bne	4c <strtok+0x4c>
  60:	e35c0000 	cmp	ip, #0
  64:	13a03000 	movne	r3, #0
  68:	01a0e00c 	moveq	lr, ip
  6c:	154e3001 	strbne	r3, [lr, #-1]
  70:	e584e000 	str	lr, [r4]
  74:	e8bd8010 	pop	{r4, pc}
  78:	e1a0000e 	mov	r0, lr
  7c:	eaffffe4 	b	14 <strtok+0x14>
  80:	e5940000 	ldr	r0, [r4]
  84:	e3500000 	cmp	r0, #0
  88:	1affffe1 	bne	14 <strtok+0x14>
  8c:	e8bd8010 	pop	{r4, pc}
  90:	e584c000 	str	ip, [r4]
  94:	e1a0000c 	mov	r0, ip
  98:	e8bd8010 	pop	{r4, pc}

Disassembly of section .bss:

00000000 <last.0>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


time.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <localtime>:
   0:	e3500000 	cmp	r0, #0
   4:	012fff1e 	bxeq	lr
   8:	e5901000 	ldr	r1, [r0]
   c:	e3082889 	movw	r2, #34953	; 0x8889
  10:	e3482888 	movt	r2, #34952	; 0x8888
  14:	e3a0c03c 	mov	ip, #60	; 0x3c
  18:	e0c03192 	smull	r3, r0, r2, r1
  1c:	e1a03fc1 	asr	r3, r1, #31
  20:	e0800001 	add	r0, r0, r1
  24:	e92d4070 	push	{r4, r5, r6, lr}
  28:	e300e000 	movw	lr, #0
  2c:	e06332c0 	rsb	r3, r3, r0, asr #5
  30:	e3054c29 	movw	r4, #23593	; 0x5c29
  34:	e0c20392 	smull	r0, r2, r2, r3
  38:	e060139c 	mls	r0, ip, r3, r1
  3c:	e0821003 	add	r1, r2, r3
  40:	e30d670a 	movw	r6, #55050	; 0xd70a
  44:	e1a02fc3 	asr	r2, r3, #31
  48:	e300516d 	movw	r5, #365	; 0x16d
  4c:	e06222c1 	rsb	r2, r2, r1, asr #5
  50:	e30a1aab 	movw	r1, #43691	; 0xaaab
  54:	e340e000 	movt	lr, #0
  58:	e3421aaa 	movt	r1, #10922	; 0x2aaa
  5c:	e58e0000 	str	r0, [lr]
  60:	e0c01291 	smull	r1, r0, r1, r2
  64:	e1a01fc2 	asr	r1, r2, #31
  68:	e063329c 	mls	r3, ip, r2, r3
  6c:	e0611140 	rsb	r1, r1, r0, asr #2
  70:	e3a00018 	mov	r0, #24
  74:	e0622190 	mls	r2, r0, r1, r2
  78:	e58e3004 	str	r3, [lr, #4]
  7c:	e1a03001 	mov	r3, r1
  80:	e58e2008 	str	r2, [lr, #8]
  84:	e3021493 	movw	r1, #9363	; 0x2493
  88:	e3491249 	movt	r1, #37449	; 0x9249
  8c:	e2832004 	add	r2, r3, #4
  90:	e0c10291 	smull	r0, r1, r1, r2
  94:	e1a00fc2 	asr	r0, r2, #31
  98:	e305cc28 	movw	ip, #23592	; 0x5c28
  9c:	e0811002 	add	r1, r1, r2
  a0:	e34c428f 	movt	r4, #49807	; 0xc28f
  a4:	e0601141 	rsb	r1, r0, r1, asr #2
  a8:	e3a00007 	mov	r0, #7
  ac:	e0612190 	mls	r1, r0, r1, r2
  b0:	e340c28f 	movt	ip, #655	; 0x28f
  b4:	e30027b2 	movw	r2, #1970	; 0x7b2
  b8:	e34060a3 	movt	r6, #163	; 0xa3
  bc:	e58e1018 	str	r1, [lr, #24]
  c0:	ea000007 	b	e4 <localtime+0xe4>
  c4:	e3120003 	tst	r2, #3
  c8:	03a01001 	moveq	r1, #1
  cc:	13a01000 	movne	r1, #0
  d0:	e0810005 	add	r0, r1, r5
  d4:	e1530000 	cmp	r3, r0
  d8:	ba00000a 	blt	108 <localtime+0x108>
  dc:	e0433000 	sub	r3, r3, r0
  e0:	e2822001 	add	r2, r2, #1
  e4:	e0010294 	mul	r1, r4, r2
  e8:	e15c0161 	cmp	ip, r1, ror #2
  ec:	3afffff4 	bcc	c4 <localtime+0xc4>
  f0:	e1560261 	cmp	r6, r1, ror #4
  f4:	23a01001 	movcs	r1, #1
  f8:	33a01000 	movcc	r1, #0
  fc:	e0810005 	add	r0, r1, r5
 100:	e1530000 	cmp	r3, r0
 104:	aafffff4 	bge	dc <localtime+0xdc>
 108:	e58e301c 	str	r3, [lr, #28]
 10c:	e2422e76 	sub	r2, r2, #1888	; 0x760
 110:	e300c000 	movw	ip, #0
 114:	e242200c 	sub	r2, r2, #12
 118:	e340c000 	movt	ip, #0
 11c:	e1a00001 	mov	r0, r1
 120:	e58e2014 	str	r2, [lr, #20]
 124:	e3a01000 	mov	r1, #0
 128:	ea000001 	b	134 <localtime+0x134>
 12c:	e0433002 	sub	r3, r3, r2
 130:	e2811001 	add	r1, r1, #1
 134:	e3510001 	cmp	r1, #1
 138:	13a02000 	movne	r2, #0
 13c:	02002001 	andeq	r2, r0, #1
 140:	e3520000 	cmp	r2, #0
 144:	13a0201d 	movne	r2, #29
 148:	079c2101 	ldreq	r2, [ip, r1, lsl #2]
 14c:	e1530002 	cmp	r3, r2
 150:	aafffff5 	bge	12c <localtime+0x12c>
 154:	e58e1010 	str	r1, [lr, #16]
 158:	e2833001 	add	r3, r3, #1
 15c:	e58e300c 	str	r3, [lr, #12]
 160:	e3000000 	movw	r0, #0
 164:	e3400000 	movt	r0, #0
 168:	e8bd8070 	pop	{r4, r5, r6, pc}

0000016c <mktime>:
 16c:	e3500000 	cmp	r0, #0
 170:	0a000070 	beq	338 <mktime+0x1cc>
 174:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 178:	e5905014 	ldr	r5, [r0, #20]
 17c:	e2453046 	sub	r3, r5, #70	; 0x46
 180:	e3530045 	cmp	r3, #69	; 0x45
 184:	8a000069 	bhi	330 <mktime+0x1c4>
 188:	e3550046 	cmp	r5, #70	; 0x46
 18c:	0a00001a 	beq	1fc <mktime+0x90>
 190:	e285ce76 	add	ip, r5, #1888	; 0x760
 194:	e3054c29 	movw	r4, #23593	; 0x5c29
 198:	e34c428f 	movt	r4, #49807	; 0xc28f
 19c:	e305ec28 	movw	lr, #23592	; 0x5c28
 1a0:	e340e28f 	movt	lr, #655	; 0x28f
 1a4:	e30d770a 	movw	r7, #55050	; 0xd70a
 1a8:	e34070a3 	movt	r7, #163	; 0xa3
 1ac:	e3a02000 	mov	r2, #0
 1b0:	e28cc00c 	add	ip, ip, #12
 1b4:	e30037b2 	movw	r3, #1970	; 0x7b2
 1b8:	e300616d 	movw	r6, #365	; 0x16d
 1bc:	ea000007 	b	1e0 <mktime+0x74>
 1c0:	e3130003 	tst	r3, #3
 1c4:	03a01001 	moveq	r1, #1
 1c8:	13a01000 	movne	r1, #0
 1cc:	e0811006 	add	r1, r1, r6
 1d0:	e2833001 	add	r3, r3, #1
 1d4:	e153000c 	cmp	r3, ip
 1d8:	e0822001 	add	r2, r2, r1
 1dc:	0a000007 	beq	200 <mktime+0x94>
 1e0:	e0010394 	mul	r1, r4, r3
 1e4:	e15e0161 	cmp	lr, r1, ror #2
 1e8:	3afffff4 	bcc	1c0 <mktime+0x54>
 1ec:	e1570261 	cmp	r7, r1, ror #4
 1f0:	23a01001 	movcs	r1, #1
 1f4:	33a01000 	movcc	r1, #0
 1f8:	eafffff3 	b	1cc <mktime+0x60>
 1fc:	e3a02000 	mov	r2, #0
 200:	e590c010 	ldr	ip, [r0, #16]
 204:	e35c000b 	cmp	ip, #11
 208:	8a000048 	bhi	330 <mktime+0x1c4>
 20c:	e35c0000 	cmp	ip, #0
 210:	0a00001b 	beq	284 <mktime+0x118>
 214:	e308451f 	movw	r4, #34079	; 0x851f
 218:	e300e000 	movw	lr, #0
 21c:	e34541eb 	movt	r4, #20971	; 0x51eb
 220:	e2056003 	and	r6, r5, #3
 224:	e0c31594 	smull	r1, r3, r4, r5
 228:	e1a04fc5 	asr	r4, r5, #31
 22c:	e06442c3 	rsb	r4, r4, r3, asr #5
 230:	e3a03064 	mov	r3, #100	; 0x64
 234:	e0645493 	mls	r4, r3, r4, r5
 238:	e340e000 	movt	lr, #0
 23c:	e3a03000 	mov	r3, #0
 240:	ea000004 	b	258 <mktime+0xec>
 244:	e79e1103 	ldr	r1, [lr, r3, lsl #2]
 248:	e2833001 	add	r3, r3, #1
 24c:	e15c0003 	cmp	ip, r3
 250:	e0822001 	add	r2, r2, r1
 254:	0a00000a 	beq	284 <mktime+0x118>
 258:	e3530001 	cmp	r3, #1
 25c:	1afffff8 	bne	244 <mktime+0xd8>
 260:	e3540000 	cmp	r4, #0
 264:	0afffff6 	beq	244 <mktime+0xd8>
 268:	e3560000 	cmp	r6, #0
 26c:	03a0101d 	moveq	r1, #29
 270:	1afffff3 	bne	244 <mktime+0xd8>
 274:	e0822001 	add	r2, r2, r1
 278:	e2833001 	add	r3, r3, #1
 27c:	e15c0003 	cmp	ip, r3
 280:	1afffff4 	bne	258 <mktime+0xec>
 284:	e590300c 	ldr	r3, [r0, #12]
 288:	e3530000 	cmp	r3, #0
 28c:	da000027 	ble	330 <mktime+0x1c4>
 290:	e35c0001 	cmp	ip, #1
 294:	0a000018 	beq	2fc <mktime+0x190>
 298:	e3001000 	movw	r1, #0
 29c:	e3401000 	movt	r1, #0
 2a0:	e791110c 	ldr	r1, [r1, ip, lsl #2]
 2a4:	e1530001 	cmp	r3, r1
 2a8:	ca000020 	bgt	330 <mktime+0x1c4>
 2ac:	e5901008 	ldr	r1, [r0, #8]
 2b0:	e2433001 	sub	r3, r3, #1
 2b4:	e0832002 	add	r2, r3, r2
 2b8:	e3a03018 	mov	r3, #24
 2bc:	e3510017 	cmp	r1, #23
 2c0:	e0020293 	mul	r2, r3, r2
 2c4:	8a000019 	bhi	330 <mktime+0x1c4>
 2c8:	e5903004 	ldr	r3, [r0, #4]
 2cc:	e0812002 	add	r2, r1, r2
 2d0:	e3a0103c 	mov	r1, #60	; 0x3c
 2d4:	e353003b 	cmp	r3, #59	; 0x3b
 2d8:	e0020291 	mul	r2, r1, r2
 2dc:	8a000013 	bhi	330 <mktime+0x1c4>
 2e0:	e5900000 	ldr	r0, [r0]
 2e4:	e0832002 	add	r2, r3, r2
 2e8:	e350003b 	cmp	r0, #59	; 0x3b
 2ec:	e0020291 	mul	r2, r1, r2
 2f0:	8a00000e 	bhi	330 <mktime+0x1c4>
 2f4:	e0800002 	add	r0, r0, r2
 2f8:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 2fc:	e305ec29 	movw	lr, #23593	; 0x5c29
 300:	e30b1850 	movw	r1, #47184	; 0xb850
 304:	e34ce28f 	movt	lr, #49807	; 0xc28f
 308:	e340151e 	movt	r1, #1310	; 0x51e
 30c:	e021159e 	mla	r1, lr, r5, r1
 310:	e305ec28 	movw	lr, #23592	; 0x5c28
 314:	e340e28f 	movt	lr, #655	; 0x28f
 318:	e15e0161 	cmp	lr, r1, ror #2
 31c:	2affffdd 	bcs	298 <mktime+0x12c>
 320:	e3150003 	tst	r5, #3
 324:	03a0101d 	moveq	r1, #29
 328:	1affffda 	bne	298 <mktime+0x12c>
 32c:	eaffffdc 	b	2a4 <mktime+0x138>
 330:	e3e00000 	mvn	r0, #0
 334:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 338:	e3e00000 	mvn	r0, #0
 33c:	e12fff1e 	bx	lr

Disassembly of section .bss:

00000000 <Tm>:
	...

Disassembly of section .rodata:

00000000 <days_of_month>:
   0:	0000001f 	andeq	r0, r0, pc, lsl r0
   4:	0000001c 	andeq	r0, r0, ip, lsl r0
   8:	0000001f 	andeq	r0, r0, pc, lsl r0
   c:	0000001e 	andeq	r0, r0, lr, lsl r0
  10:	0000001f 	andeq	r0, r0, pc, lsl r0
  14:	0000001e 	andeq	r0, r0, lr, lsl r0
  18:	0000001f 	andeq	r0, r0, pc, lsl r0
  1c:	0000001f 	andeq	r0, r0, pc, lsl r0
  20:	0000001e 	andeq	r0, r0, lr, lsl r0
  24:	0000001f 	andeq	r0, r0, pc, lsl r0
  28:	0000001e 	andeq	r0, r0, lr, lsl r0
  2c:	0000001f 	andeq	r0, r0, pc, lsl r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.

