;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	MOV -7, <-20
	SLT 102, 620
	SLT 502, 620
	MOV -17, <-20
	DJN -1, @-20
	MOV @127, -109
	MOV -17, <-20
	SUB @0, @2
	SUB @0, @2
	DJN 1, @20
	DJN <1, @-20
	SUB #10, <462
	DJN 1, @20
	SUB @21, 3
	MOV @127, -109
	MOV @127, -109
	MOV @127, -109
	SUB @21, 3
	ADD 130, 9
	SPL 0, #2
	ADD 270, 60
	SUB @127, 106
	SUB @127, @106
	JMZ <21, 3
	ADD @20, @10
	SUB @21, 3
	SUB @127, 106
	ADD 210, 30
	ADD @20, @10
	ADD @20, @10
	SUB @2, -1
	CMP -7, <-220
	SLT 502, 620
	SLT 102, 620
	ADD @20, @10
	SUB @127, 106
	SUB #10, <462
	SUB #50, <462
	MOV -7, <-20
	ADD @20, @10
	MOV -7, <-20
	ADD @20, @10
	ADD @20, @10
	MOV -0, 902
	MOV -17, <-20
	MOV -0, 900
	MOV -0, 900
	SLT 102, 620
	SLT 502, 620
