#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 25 10:52:48 2022
# Process ID: 20376
# Current directory: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16300 D:\ComputerScience\cs_COD_Spring_2022\Lab5\lab5\lab5.xpr
# Log file: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/vivado.log
# Journal file: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 792.113 ; gain = 138.234
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.BTB_default
Compiling module xil_defaultlib.BHT_default
Compiling module xil_defaultlib.BranchPredict
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem_quick
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_for_sort_behav -key {Behavioral:sim_1:Functional:test_for_sort} -tclbatch {test_for_sort.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg
source test_for_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 10 us : File "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_for_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 852.859 ; gain = 21.980
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.BTB_default
Compiling module xil_defaultlib.BHT_default
Compiling module xil_defaultlib.BranchPredict
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem_quick
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 100 us : File "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 889.516 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {5ms} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.BTB_default
Compiling module xil_defaultlib.BHT_default
Compiling module xil_defaultlib.BranchPredict
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem_quick
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 889.516 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {5000us} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.BTB_default
Compiling module xil_defaultlib.BHT_default
Compiling module xil_defaultlib.BranchPredict
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem_quick
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 899.898 ; gain = 0.488
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.BTB_default
Compiling module xil_defaultlib.BHT_default
Compiling module xil_defaultlib.BranchPredict
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem_quick
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 900.406 ; gain = 0.508
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.BTB_default
Compiling module xil_defaultlib.BHT_default
Compiling module xil_defaultlib.BranchPredict
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem_quick
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 964.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_for_sort_behav -key {Behavioral:sim_1:Functional:test_for_sort} -tclbatch {test_for_sort.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg
source test_for_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:52 . Memory (MB): peak = 975.773 ; gain = 0.000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:55 . Memory (MB): peak = 975.773 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_for_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000us
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 975.773 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/bubble_sort_text.coe}] [get_ips Instr_Mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/bubble_sort_text.coe' provided. It will be converted relative to IP Instance files '../../../bubble_sort_text.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/Instr_Mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Instr_Mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Instr_Mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Instr_Mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Instr_Mem'...
catch { config_ip_cache -export [get_ips -all Instr_Mem] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/Instr_Mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/Instr_Mem.xci]
launch_runs -jobs 8 Instr_Mem_synth_1
[Wed May 25 11:10:14 2022] Launched Instr_Mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.runs/Instr_Mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/Instr_Mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/bubble_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.BTB_default
Compiling module xil_defaultlib.BHT_default
Compiling module xil_defaultlib.BranchPredict
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:27 ; elapsed = 00:01:12 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:28 ; elapsed = 00:01:14 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1638.098 ; gain = 0.000
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg}
set_property -name {xsim.simulate.runtime} -value {1000us} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/bubble_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.BTB_default
Compiling module xil_defaultlib.BHT_default
Compiling module xil_defaultlib.BranchPredict
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_for_sort_behav -key {Behavioral:sim_1:Functional:test_for_sort} -tclbatch {test_for_sort.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg
source test_for_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1638.098 ; gain = 0.000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1638.098 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_for_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1638.098 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/quick_sort_text.coe}] [get_ips Instr_Mem_quick]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/quick_sort_text.coe' provided. It will be converted relative to IP Instance files '../../../quick_sort_text.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Instr_Mem_quick'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Instr_Mem_quick'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Instr_Mem_quick'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Instr_Mem_quick'...
catch { config_ip_cache -export [get_ips -all Instr_Mem_quick] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci] -no_script -sync -force -quiet
reset_run Instr_Mem_quick_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.runs/Instr_Mem_quick_synth_1

launch_runs -jobs 8 Instr_Mem_quick_synth_1
[Wed May 25 11:18:47 2022] Launched Instr_Mem_quick_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.runs/Instr_Mem_quick_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/bubble_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/bubble_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.BTB_default
Compiling module xil_defaultlib.BHT_default
Compiling module xil_defaultlib.BranchPredict
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem_quick
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/bubble_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1638.098 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/bubble_sort_text.coe}] [get_ips Instr_Mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/bubble_sort_text.coe' provided. It will be converted relative to IP Instance files '../../../bubble_sort_text.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/Instr_Mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Instr_Mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Instr_Mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Instr_Mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Instr_Mem'...
catch { config_ip_cache -export [get_ips -all Instr_Mem] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/Instr_Mem.xci] -no_script -sync -force -quiet
reset_run Instr_Mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.runs/Instr_Mem_synth_1

launch_runs -jobs 8 Instr_Mem_synth_1
[Wed May 25 11:35:20 2022] Launched Instr_Mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.runs/Instr_Mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/Instr_Mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/bubble_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/bubble_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/bubble_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Data_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/bubble_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/Instr_Mem_quick.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/quick_sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/testIns_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/nh_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_text_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/h_data_sim.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim/no_hazard_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_for_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/sim/Instr_Mem_quick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem_quick
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/imports/Lab5/pdu-v1.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/IF_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_1
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/cpu_1.v:408]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/WB_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/control1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/main.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BranchPredict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchPredict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/hazard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Data_Mem/sim/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/ID_reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_sort
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 74e3188a75c1486d923af539ec70095a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_unit
Compiling module xil_defaultlib.IF_reg
Compiling module xil_defaultlib.NPC_Generator
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.ID_reg
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.EX_reg
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ME_reg
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.WB_reg
Compiling module xil_defaultlib.cpu_s
Compiling module xil_defaultlib.test_for_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1638.098 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1638.098 ; gain = 0.000
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg}
