{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 03 10:53:49 2019 " "Info: Processing started: Thu Jan 03 10:53:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalExam -c FinalExam " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalExam -c FinalExam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "autoPlay.v(36) " "Warning (10268): Verilog HDL information at autoPlay.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autoPlay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file autoPlay.v" { { "Info" "ISGN_ENTITY_NAME" "1 autoPlay " "Info: Found entity 1: autoPlay" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toneOut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file toneOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 toneOut " "Info: Found entity 1: toneOut" {  } { { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file table.v" { { "Info" "ISGN_ENTITY_NAME" "1 toneTable " "Info: Found entity 1: toneTable" {  } { { "table.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/table.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FinalExam.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FinalExam.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalExam " "Info: Found entity 1: FinalExam" {  } { { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(67) " "Warning (10268): Verilog HDL information at game.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(285) " "Warning (10268): Verilog HDL information at game.v(285): always construct contains both blocking and non-blocking assignments" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(398) " "Warning (10268): Verilog HDL information at game.v(398): always construct contains both blocking and non-blocking assignments" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Info: Found entity 1: game" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalExam " "Info: Elaborating entity \"FinalExam\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:G " "Info: Elaborating entity \"game\" for hierarchy \"game:G\"" {  } { { "FinalExam.v" "G" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk2 game.v(19) " "Warning (10036): Verilog HDL or VHDL warning at game.v(19): object \"clk2\" assigned a value but never read" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game.v(58) " "Warning (10230): Verilog HDL assignment warning at game.v(58): truncated value with size 32 to match size of target (26)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game.v(124) " "Warning (10230): Verilog HDL assignment warning at game.v(124): truncated value with size 32 to match size of target (3)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game.v(206) " "Warning (10230): Verilog HDL assignment warning at game.v(206): truncated value with size 32 to match size of target (5)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game.v(215) " "Warning (10230): Verilog HDL assignment warning at game.v(215): truncated value with size 32 to match size of target (5)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game.v(224) " "Warning (10230): Verilog HDL assignment warning at game.v(224): truncated value with size 32 to match size of target (5)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game.v(233) " "Warning (10230): Verilog HDL assignment warning at game.v(233): truncated value with size 32 to match size of target (5)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game.v(269) " "Warning (10230): Verilog HDL assignment warning at game.v(269): truncated value with size 32 to match size of target (2)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game.v(294) " "Warning (10230): Verilog HDL assignment warning at game.v(294): truncated value with size 32 to match size of target (4)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game.v(314) " "Warning (10230): Verilog HDL assignment warning at game.v(314): truncated value with size 32 to match size of target (5)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game.v(320) " "Warning (10230): Verilog HDL assignment warning at game.v(320): truncated value with size 32 to match size of target (5)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led game.v(351) " "Warning (10240): Verilog HDL Always Construct warning at game.v(351): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 351 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keyBuf game.v(435) " "Warning (10240): Verilog HDL Always Construct warning at game.v(435): inferring latch(es) for variable \"keyBuf\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 435 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q0 game.v(444) " "Warning (10235): Verilog HDL Always Construct warning at game.v(444): variable \"q0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 444 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q1 game.v(446) " "Warning (10235): Verilog HDL Always Construct warning at game.v(446): variable \"q1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 446 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q2 game.v(448) " "Warning (10235): Verilog HDL Always Construct warning at game.v(448): variable \"q2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 448 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q3 game.v(450) " "Warning (10235): Verilog HDL Always Construct warning at game.v(450): variable \"q3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 450 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q4 game.v(452) " "Warning (10235): Verilog HDL Always Construct warning at game.v(452): variable \"q4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 452 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q5 game.v(454) " "Warning (10235): Verilog HDL Always Construct warning at game.v(454): variable \"q5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q6 game.v(456) " "Warning (10235): Verilog HDL Always Construct warning at game.v(456): variable \"q6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q7 game.v(458) " "Warning (10235): Verilog HDL Always Construct warning at game.v(458): variable \"q7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 458 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyBuf\[0\] game.v(435) " "Info (10041): Inferred latch for \"keyBuf\[0\]\" at game.v(435)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyBuf\[1\] game.v(435) " "Info (10041): Inferred latch for \"keyBuf\[1\]\" at game.v(435)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyBuf\[2\] game.v(435) " "Info (10041): Inferred latch for \"keyBuf\[2\]\" at game.v(435)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyBuf\[3\] game.v(435) " "Info (10041): Inferred latch for \"keyBuf\[3\]\" at game.v(435)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyBuf\[4\] game.v(435) " "Info (10041): Inferred latch for \"keyBuf\[4\]\" at game.v(435)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyBuf\[5\] game.v(435) " "Info (10041): Inferred latch for \"keyBuf\[5\]\" at game.v(435)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] game.v(351) " "Info (10041): Inferred latch for \"led\[0\]\" at game.v(351)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] game.v(351) " "Info (10041): Inferred latch for \"led\[1\]\" at game.v(351)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] game.v(351) " "Info (10041): Inferred latch for \"led\[2\]\" at game.v(351)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] game.v(351) " "Info (10041): Inferred latch for \"led\[3\]\" at game.v(351)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] game.v(351) " "Info (10041): Inferred latch for \"led\[4\]\" at game.v(351)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] game.v(351) " "Info (10041): Inferred latch for \"led\[5\]\" at game.v(351)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[3\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[3\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[3\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[3\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[3\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[3\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[3\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[3\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[3\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[3\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[2\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[2\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[2\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[2\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[2\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[2\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[2\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[2\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[2\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[2\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[1\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[1\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[1\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[1\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[1\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[1\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[1\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[1\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[1\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[1\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[0\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[0\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[0\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[0\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[0\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[0\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[0\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[0\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer5\[0\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer5\[0\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[3\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[3\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[3\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[3\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[3\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[3\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[3\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[3\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[3\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[3\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[2\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[2\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[2\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[2\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[2\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[2\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[2\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[2\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[2\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[2\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[1\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[1\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[1\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[1\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[1\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[1\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[1\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[1\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[1\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[1\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[0\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[0\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[0\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[0\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[0\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[0\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[0\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[0\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer4\[0\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer4\[0\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[3\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[3\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[3\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[3\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[3\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[3\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[3\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[3\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[3\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[3\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[2\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[2\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[2\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[2\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[2\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[2\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[2\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[2\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[2\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[2\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[1\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[1\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[1\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[1\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[1\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[1\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[1\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[1\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[1\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[1\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[0\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[0\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[0\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[0\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[0\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[0\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[0\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[0\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer3\[0\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer3\[0\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[3\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[3\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[3\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[3\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[3\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[3\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[3\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[3\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[3\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[3\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[2\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[2\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[2\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[2\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[2\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[2\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[2\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[2\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[2\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[2\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[1\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[1\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[1\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[1\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[1\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[1\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[1\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[1\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[1\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[1\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[0\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[0\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[0\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[0\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[0\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[0\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[0\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[0\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer2\[0\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer2\[0\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[3\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[3\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[3\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[3\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[3\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[3\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[3\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[3\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[3\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[3\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[2\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[2\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[2\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[2\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[2\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[2\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[2\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[2\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[2\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[2\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[1\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[1\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[1\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[1\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[1\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[1\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[1\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[1\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[1\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[1\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[0\]\[0\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[0\]\[0\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[0\]\[1\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[0\]\[1\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[0\]\[2\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[0\]\[2\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[0\]\[3\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[0\]\[3\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer1\[0\]\[4\] game.v(279) " "Info (10041): Inferred latch for \"answer1\[0\]\[4\]\" at game.v(279)" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autoPlay autoPlay:P " "Info: Elaborating entity \"autoPlay\" for hierarchy \"autoPlay:P\"" {  } { { "FinalExam.v" "P" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 autoPlay.v(22) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(22): truncated value with size 32 to match size of target (17)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 autoPlay.v(33) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(33): truncated value with size 32 to match size of target (5)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoPlay.v(53) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(53): truncated value with size 32 to match size of target (8)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoPlay.v(63) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(63): truncated value with size 32 to match size of target (8)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoPlay.v(73) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(73): truncated value with size 32 to match size of target (8)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoPlay.v(83) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(83): truncated value with size 32 to match size of target (8)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoPlay.v(93) " "Warning (10230): Verilog HDL assignment warning at autoPlay.v(93): truncated value with size 32 to match size of target (8)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(106) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(106): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(120) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(120): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(134) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(134): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(148) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(148): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(162) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(162): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(176) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(176): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(190) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(190): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(204) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(204): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(218) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(218): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(232) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(232): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(254) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(254): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(416) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(416): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 416 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "autoPlay.v(418) " "Warning (10270): Verilog HDL Case Statement warning at autoPlay.v(418): incomplete case statement has no default case item" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 418 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound autoPlay.v(465) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(465): variable \"sound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 465 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "level autoPlay.v(467) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(467): variable \"level\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 467 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "level autoPlay.v(505) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(505): variable \"level\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 505 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "level autoPlay.v(543) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(543): variable \"level\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 543 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "level autoPlay.v(581) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(581): variable \"level\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 581 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "level autoPlay.v(619) " "Warning (10235): Verilog HDL Always Construct warning at autoPlay.v(619): variable \"level\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 619 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "autoPlayIndex autoPlay.v(104) " "Warning (10240): Verilog HDL Always Construct warning at autoPlay.v(104): inferring latch(es) for variable \"autoPlayIndex\", which holds its previous value in one or more paths through the always construct" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "autoPlayIndex\[0\] autoPlay.v(104) " "Info (10041): Inferred latch for \"autoPlayIndex\[0\]\" at autoPlay.v(104)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "autoPlayIndex\[1\] autoPlay.v(104) " "Info (10041): Inferred latch for \"autoPlayIndex\[1\]\" at autoPlay.v(104)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "autoPlayIndex\[2\] autoPlay.v(104) " "Info (10041): Inferred latch for \"autoPlayIndex\[2\]\" at autoPlay.v(104)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "autoPlayIndex\[3\] autoPlay.v(104) " "Info (10041): Inferred latch for \"autoPlayIndex\[3\]\" at autoPlay.v(104)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "autoPlayIndex\[4\] autoPlay.v(104) " "Info (10041): Inferred latch for \"autoPlayIndex\[4\]\" at autoPlay.v(104)" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toneTable toneTable:toneOut " "Info: Elaborating entity \"toneTable\" for hierarchy \"toneTable:toneOut\"" {  } { { "FinalExam.v" "toneOut" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toneOut toneOut:speeker " "Info: Elaborating entity \"toneOut\" for hierarchy \"toneOut:speeker\"" {  } { { "FinalExam.v" "speeker" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 toneOut.v(14) " "Warning (10230): Verilog HDL assignment warning at toneOut.v(14): truncated value with size 32 to match size of target (5)" {  } { { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 toneOut.v(32) " "Warning (10230): Verilog HDL assignment warning at toneOut.v(32): truncated value with size 32 to match size of target (15)" {  } { { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "autoPlay:P\|autoPlayIndex\[0\] " "Warning: Latch autoPlay:P\|autoPlayIndex\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA game:G\|sound\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal game:G\|sound\[1\]" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "autoPlay:P\|autoPlayIndex\[2\] " "Warning: Latch autoPlay:P\|autoPlayIndex\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA game:G\|sound\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal game:G\|sound\[3\]" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR game:G\|sound\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal game:G\|sound\[0\]" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "autoPlay:P\|autoPlayIndex\[3\] " "Warning: Latch autoPlay:P\|autoPlayIndex\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA game:G\|sound\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal game:G\|sound\[1\]" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "autoPlay:P\|autoPlayIndex\[1\] " "Warning: Latch autoPlay:P\|autoPlayIndex\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA game:G\|sound\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal game:G\|sound\[3\]" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR game:G\|sound\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal game:G\|sound\[2\]" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "autoPlay:P\|autoPlayIndex\[4\] " "Warning: Latch autoPlay:P\|autoPlayIndex\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA game:G\|sound\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal game:G\|sound\[3\]" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR game:G\|sound\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal game:G\|sound\[0\]" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "keyBuf\[3\] VCC " "Warning (13410): Pin \"keyBuf\[3\]\" is stuck at VCC" {  } { { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "keyBuf\[4\] VCC " "Warning (13410): Pin \"keyBuf\[4\]\" is stuck at VCC" {  } { { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "keyBuf\[5\] VCC " "Warning (13410): Pin \"keyBuf\[5\]\" is stuck at VCC" {  } { { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 297 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "611 " "Info: Implemented 611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "584 " "Info: Implemented 584 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.map.smsg " "Info: Generated suppressed messages file D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 03 10:53:56 2019 " "Info: Processing ended: Thu Jan 03 10:53:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 03 10:53:56 2019 " "Info: Processing started: Thu Jan 03 10:53:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalExam -c FinalExam " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalExam -c FinalExam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalExam EPM570T144C5 " "Info: Selected device EPM570T144C5 for design \"FinalExam\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "toneOut:speeker\|clk1 Global clock " "Info: Automatically promoted some destinations of signal \"toneOut:speeker\|clk1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "toneOut:speeker\|clk1 " "Info: Destination \"toneOut:speeker\|clk1\" may be non-global or may not use global clock" {  } { { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 8 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 8 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "autoPlay:P\|jiepai Global clock " "Info: Automatically promoted some destinations of signal \"autoPlay:P\|jiepai\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "autoPlay:P\|jiepai " "Info: Destination \"autoPlay:P\|jiepai\" may be non-global or may not use global clock" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 9 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 9 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "autoPlay:P\|clk1 Global clock " "Info: Automatically promoted some destinations of signal \"autoPlay:P\|clk1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "autoPlay:P\|clk1 " "Info: Destination \"autoPlay:P\|clk1\" may be non-global or may not use global clock" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 9 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 9 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ok " "Warning: Node \"ok\" is assigned to location or region, but does not exist in design" {  } { { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "ok" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Info: Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 0 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area " "Info: Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ok " "Warning: Node \"ok\" is assigned to location or region, but does not exist in design" {  } { { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "ok" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.664 ns register register " "Info: Estimated most critical path is register to register delay of 10.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns autoPlay:P\|autoPlayIndex\[2\] 1 REG LAB_X4_Y7 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y7; Fanout = 19; REG Node = 'autoPlay:P\|autoPlayIndex\[2\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { autoPlay:P|autoPlayIndex[2] } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 1.183 ns toneTable:toneOut\|tone\[13\]~24 2 COMB LAB_X4_Y7 2 " "Info: 2: + IC(0.672 ns) + CELL(0.511 ns) = 1.183 ns; Loc. = LAB_X4_Y7; Fanout = 2; COMB Node = 'toneTable:toneOut\|tone\[13\]~24'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { autoPlay:P|autoPlayIndex[2] toneTable:toneOut|tone[13]~24 } "NODE_NAME" } } { "table.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/table.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 2.366 ns toneOut:speeker\|Equal1~1066 3 COMB LAB_X4_Y7 1 " "Info: 3: + IC(0.269 ns) + CELL(0.914 ns) = 2.366 ns; Loc. = LAB_X4_Y7; Fanout = 1; COMB Node = 'toneOut:speeker\|Equal1~1066'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { toneTable:toneOut|tone[13]~24 toneOut:speeker|Equal1~1066 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 3.549 ns toneOut:speeker\|Equal1~1067 4 COMB LAB_X4_Y7 1 " "Info: 4: + IC(0.269 ns) + CELL(0.914 ns) = 3.549 ns; Loc. = LAB_X4_Y7; Fanout = 1; COMB Node = 'toneOut:speeker\|Equal1~1067'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { toneOut:speeker|Equal1~1066 toneOut:speeker|Equal1~1067 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.914 ns) 5.836 ns toneOut:speeker\|Equal1~1071 5 COMB LAB_X4_Y6 1 " "Info: 5: + IC(1.373 ns) + CELL(0.914 ns) = 5.836 ns; Loc. = LAB_X4_Y6; Fanout = 1; COMB Node = 'toneOut:speeker\|Equal1~1071'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { toneOut:speeker|Equal1~1067 toneOut:speeker|Equal1~1071 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 7.019 ns toneOut:speeker\|Equal1~1072 6 COMB LAB_X4_Y6 16 " "Info: 6: + IC(0.983 ns) + CELL(0.200 ns) = 7.019 ns; Loc. = LAB_X4_Y6; Fanout = 16; COMB Node = 'toneOut:speeker\|Equal1~1072'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { toneOut:speeker|Equal1~1071 toneOut:speeker|Equal1~1072 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(1.760 ns) 10.664 ns toneOut:speeker\|i\[2\] 7 REG LAB_X3_Y5 4 " "Info: 7: + IC(1.885 ns) + CELL(1.760 ns) = 10.664 ns; Loc. = LAB_X3_Y5; Fanout = 4; REG Node = 'toneOut:speeker\|i\[2\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.645 ns" { toneOut:speeker|Equal1~1072 toneOut:speeker|i[2] } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.213 ns ( 48.88 % ) " "Info: Total cell delay = 5.213 ns ( 48.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.451 ns ( 51.12 % ) " "Info: Total interconnect delay = 5.451 ns ( 51.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "10.664 ns" { autoPlay:P|autoPlayIndex[2] toneTable:toneOut|tone[13]~24 toneOut:speeker|Equal1~1066 toneOut:speeker|Equal1~1067 toneOut:speeker|Equal1~1071 toneOut:speeker|Equal1~1072 toneOut:speeker|i[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 1849 " "Info: 2 (of 1849) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "30 " "Info: Average interconnect usage is 30% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 30% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "keyBuf\[3\] VCC " "Info: Pin keyBuf\[3\] has VCC driving its datain port" {  } { { "d:/coding tool/quartus8/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/coding tool/quartus8/quartus/bin/pin_planner.ppl" { keyBuf[3] } } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyBuf\[3\]" } } } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 6 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyBuf[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "keyBuf\[4\] VCC " "Info: Pin keyBuf\[4\] has VCC driving its datain port" {  } { { "d:/coding tool/quartus8/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/coding tool/quartus8/quartus/bin/pin_planner.ppl" { keyBuf[4] } } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyBuf\[4\]" } } } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 6 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyBuf[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "keyBuf\[5\] VCC " "Info: Pin keyBuf\[5\] has VCC driving its datain port" {  } { { "d:/coding tool/quartus8/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/coding tool/quartus8/quartus/bin/pin_planner.ppl" { keyBuf[5] } } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyBuf\[5\]" } } } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 6 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyBuf[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 03 10:54:00 2019 " "Info: Processing ended: Thu Jan 03 10:54:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 03 10:54:01 2019 " "Info: Processing started: Thu Jan 03 10:54:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalExam -c FinalExam " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalExam -c FinalExam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 03 10:54:01 2019 " "Info: Processing ended: Thu Jan 03 10:54:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 03 10:54:02 2019 " "Info: Processing started: Thu Jan 03 10:54:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FinalExam -c FinalExam " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FinalExam -c FinalExam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "autoPlay:P\|autoPlayIndex\[3\] " "Warning: Node \"autoPlay:P\|autoPlayIndex\[3\]\" is a latch" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "autoPlay:P\|autoPlayIndex\[4\] " "Warning: Node \"autoPlay:P\|autoPlayIndex\[4\]\" is a latch" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "autoPlay:P\|autoPlayIndex\[0\] " "Warning: Node \"autoPlay:P\|autoPlayIndex\[0\]\" is a latch" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "autoPlay:P\|autoPlayIndex\[2\] " "Warning: Node \"autoPlay:P\|autoPlayIndex\[2\]\" is a latch" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "autoPlay:P\|autoPlayIndex\[1\] " "Warning: Node \"autoPlay:P\|autoPlayIndex\[1\]\" is a latch" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 2 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "autoPlay:P\|autoPlayIndex\[2\]~9343 " "Info: Detected gated clock \"autoPlay:P\|autoPlayIndex\[2\]~9343\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|autoPlayIndex\[2\]~9343" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|WideOr11~82 " "Info: Detected gated clock \"autoPlay:P\|WideOr11~82\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 418 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|WideOr11~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|autoPlayIndex\[4\]~9284 " "Info: Detected gated clock \"autoPlay:P\|autoPlayIndex\[4\]~9284\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|autoPlayIndex\[4\]~9284" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|Equal9~89 " "Info: Detected gated clock \"autoPlay:P\|Equal9~89\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 77 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|Equal9~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "autoPlay:P\|count\[7\] " "Info: Detected ripple clock \"autoPlay:P\|count\[7\]\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 101 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|count\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "autoPlay:P\|count\[6\] " "Info: Detected ripple clock \"autoPlay:P\|count\[6\]\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 101 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|count\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "autoPlay:P\|count\[5\] " "Info: Detected ripple clock \"autoPlay:P\|count\[5\]\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 101 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|count\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "autoPlay:P\|count\[3\] " "Info: Detected ripple clock \"autoPlay:P\|count\[3\]\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 101 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "autoPlay:P\|count\[4\] " "Info: Detected ripple clock \"autoPlay:P\|count\[4\]\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 101 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|count\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "autoPlay:P\|clk1 " "Info: Detected ripple clock \"autoPlay:P\|clk1\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 9 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "autoPlay:P\|count\[2\] " "Info: Detected ripple clock \"autoPlay:P\|count\[2\]\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 101 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|Equal2~231 " "Info: Detected gated clock \"autoPlay:P\|Equal2~231\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 45 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|Equal2~231" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|Equal2~230 " "Info: Detected gated clock \"autoPlay:P\|Equal2~230\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 45 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|Equal2~230" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|Equal2~229 " "Info: Detected gated clock \"autoPlay:P\|Equal2~229\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 45 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|Equal2~229" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|Equal2~228 " "Info: Detected gated clock \"autoPlay:P\|Equal2~228\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 45 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|Equal2~228" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "game:G\|sound\[3\] " "Info: Detected ripple clock \"game:G\|sound\[3\]\" as buffer" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "game:G\|sound\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "game:G\|sound\[2\] " "Info: Detected ripple clock \"game:G\|sound\[2\]\" as buffer" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "game:G\|sound\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "game:G\|sound\[1\] " "Info: Detected ripple clock \"game:G\|sound\[1\]\" as buffer" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "game:G\|sound\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "game:G\|sound\[0\] " "Info: Detected ripple clock \"game:G\|sound\[0\]\" as buffer" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "game:G\|sound\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|autoPlayIndex\[1\]~54 " "Info: Detected gated clock \"autoPlay:P\|autoPlayIndex\[1\]~54\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|autoPlayIndex\[1\]~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|autoPlayIndex\[0\]~9286 " "Info: Detected gated clock \"autoPlay:P\|autoPlayIndex\[0\]~9286\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|autoPlayIndex\[0\]~9286" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|autoPlayIndex\[0\]~9287 " "Info: Detected gated clock \"autoPlay:P\|autoPlayIndex\[0\]~9287\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|autoPlayIndex\[0\]~9287" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|autoPlayIndex\[2\]~9345 " "Info: Detected gated clock \"autoPlay:P\|autoPlayIndex\[2\]~9345\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|autoPlayIndex\[2\]~9345" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|autoPlayIndex\[2\]~9344 " "Info: Detected gated clock \"autoPlay:P\|autoPlayIndex\[2\]~9344\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|autoPlayIndex\[2\]~9344" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "autoPlay:P\|jiepai " "Info: Detected ripple clock \"autoPlay:P\|jiepai\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 9 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|jiepai" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "game:G\|level\[4\] " "Info: Detected ripple clock \"game:G\|level\[4\]\" as buffer" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "game:G\|level\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "game:G\|level\[3\] " "Info: Detected ripple clock \"game:G\|level\[3\]\" as buffer" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "game:G\|level\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "autoPlay:P\|Equal21~45 " "Info: Detected gated clock \"autoPlay:P\|Equal21~45\" as buffer" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 505 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoPlay:P\|Equal21~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "toneOut:speeker\|clk1 " "Info: Detected ripple clock \"toneOut:speeker\|clk1\" as buffer" {  } { { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 8 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "toneOut:speeker\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "game:G\|level\[0\] " "Info: Detected ripple clock \"game:G\|level\[0\]\" as buffer" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "game:G\|level\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "game:G\|level\[1\] " "Info: Detected ripple clock \"game:G\|level\[1\]\" as buffer" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "game:G\|level\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "game:G\|level\[2\] " "Info: Detected ripple clock \"game:G\|level\[2\]\" as buffer" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "game:G\|level\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "game:G\|cnt_scan\[10\] " "Info: Detected ripple clock \"game:G\|cnt_scan\[10\]\" as buffer" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 64 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "game:G\|cnt_scan\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "game:G\|dnc_rslt " "Info: Detected ripple clock \"game:G\|dnc_rslt\" as buffer" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 43 -1 0 } } { "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/coding tool/quartus8/quartus/bin/Assignment Editor.qase" 1 { { 0 "game:G\|dnc_rslt" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register autoPlay:P\|autoPlayIndex\[2\] register toneOut:speeker\|i\[2\] 16.63 MHz 60.14 ns Internal " "Info: Clock \"clk\" has Internal fmax of 16.63 MHz between source register \"autoPlay:P\|autoPlayIndex\[2\]\" and destination register \"toneOut:speeker\|i\[2\]\" (period= 60.14 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.516 ns + Longest register register " "Info: + Longest register to register delay is 11.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns autoPlay:P\|autoPlayIndex\[2\] 1 REG LC_X4_Y7_N2 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N2; Fanout = 19; REG Node = 'autoPlay:P\|autoPlayIndex\[2\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { autoPlay:P|autoPlayIndex[2] } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.162 ns) + CELL(0.200 ns) 2.362 ns toneTable:toneOut\|WideOr6~41 2 COMB LC_X5_Y6_N6 1 " "Info: 2: + IC(2.162 ns) + CELL(0.200 ns) = 2.362 ns; Loc. = LC_X5_Y6_N6; Fanout = 1; COMB Node = 'toneTable:toneOut\|WideOr6~41'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { autoPlay:P|autoPlayIndex[2] toneTable:toneOut|WideOr6~41 } "NODE_NAME" } } { "table.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/table.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 3.643 ns toneOut:speeker\|Equal1~1061 3 COMB LC_X5_Y6_N3 1 " "Info: 3: + IC(0.770 ns) + CELL(0.511 ns) = 3.643 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'toneOut:speeker\|Equal1~1061'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { toneTable:toneOut|WideOr6~41 toneOut:speeker|Equal1~1061 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.914 ns) 5.714 ns toneOut:speeker\|Equal1~1065 4 COMB LC_X4_Y6_N5 1 " "Info: 4: + IC(1.157 ns) + CELL(0.914 ns) = 5.714 ns; Loc. = LC_X4_Y6_N5; Fanout = 1; COMB Node = 'toneOut:speeker\|Equal1~1065'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { toneOut:speeker|Equal1~1061 toneOut:speeker|Equal1~1065 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.914 ns) 7.345 ns toneOut:speeker\|Equal1~1072 5 COMB LC_X4_Y6_N0 16 " "Info: 5: + IC(0.717 ns) + CELL(0.914 ns) = 7.345 ns; Loc. = LC_X4_Y6_N0; Fanout = 16; COMB Node = 'toneOut:speeker\|Equal1~1072'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { toneOut:speeker|Equal1~1065 toneOut:speeker|Equal1~1072 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(1.760 ns) 11.516 ns toneOut:speeker\|i\[2\] 6 REG LC_X3_Y5_N5 4 " "Info: 6: + IC(2.411 ns) + CELL(1.760 ns) = 11.516 ns; Loc. = LC_X3_Y5_N5; Fanout = 4; REG Node = 'toneOut:speeker\|i\[2\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "4.171 ns" { toneOut:speeker|Equal1~1072 toneOut:speeker|i[2] } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.299 ns ( 37.33 % ) " "Info: Total cell delay = 4.299 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.217 ns ( 62.67 % ) " "Info: Total interconnect delay = 7.217 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "11.516 ns" { autoPlay:P|autoPlayIndex[2] toneTable:toneOut|WideOr6~41 toneOut:speeker|Equal1~1061 toneOut:speeker|Equal1~1065 toneOut:speeker|Equal1~1072 toneOut:speeker|i[2] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "11.516 ns" { autoPlay:P|autoPlayIndex[2] {} toneTable:toneOut|WideOr6~41 {} toneOut:speeker|Equal1~1061 {} toneOut:speeker|Equal1~1065 {} toneOut:speeker|Equal1~1072 {} toneOut:speeker|i[2] {} } { 0.000ns 2.162ns 0.770ns 1.157ns 0.717ns 2.411ns } { 0.000ns 0.200ns 0.511ns 0.914ns 0.914ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-18.221 ns - Smallest " "Info: - Smallest clock skew is -18.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.695 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 106 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 106; CLK Node = 'clk'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns toneOut:speeker\|clk1 2 REG LC_X10_Y1_N4 17 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y1_N4; Fanout = 17; REG Node = 'toneOut:speeker\|clk1'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk toneOut:speeker|clk1 } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.720 ns) + CELL(0.918 ns) 8.695 ns toneOut:speeker\|i\[2\] 3 REG LC_X3_Y5_N5 4 " "Info: 3: + IC(3.720 ns) + CELL(0.918 ns) = 8.695 ns; Loc. = LC_X3_Y5_N5; Fanout = 4; REG Node = 'toneOut:speeker\|i\[2\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { toneOut:speeker|clk1 toneOut:speeker|i[2] } "NODE_NAME" } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.82 % ) " "Info: Total cell delay = 3.375 ns ( 38.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.320 ns ( 61.18 % ) " "Info: Total interconnect delay = 5.320 ns ( 61.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "8.695 ns" { clk toneOut:speeker|clk1 toneOut:speeker|i[2] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "8.695 ns" { clk {} clk~combout {} toneOut:speeker|clk1 {} toneOut:speeker|i[2] {} } { 0.000ns 0.000ns 1.600ns 3.720ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 26.916 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 26.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 106 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 106; CLK Node = 'clk'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns autoPlay:P\|clk1 2 REG LC_X3_Y6_N1 7 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X3_Y6_N1; Fanout = 7; REG Node = 'autoPlay:P\|clk1'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk autoPlay:P|clk1 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.839 ns) + CELL(1.294 ns) 10.190 ns autoPlay:P\|jiepai 3 REG LC_X1_Y7_N9 10 " "Info: 3: + IC(4.839 ns) + CELL(1.294 ns) = 10.190 ns; Loc. = LC_X1_Y7_N9; Fanout = 10; REG Node = 'autoPlay:P\|jiepai'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "6.133 ns" { autoPlay:P|clk1 autoPlay:P|jiepai } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.825 ns) + CELL(1.294 ns) 16.309 ns autoPlay:P\|count\[3\] 4 REG LC_X11_Y6_N3 38 " "Info: 4: + IC(4.825 ns) + CELL(1.294 ns) = 16.309 ns; Loc. = LC_X11_Y6_N3; Fanout = 38; REG Node = 'autoPlay:P\|count\[3\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "6.119 ns" { autoPlay:P|jiepai autoPlay:P|count[3] } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.914 ns) 18.769 ns autoPlay:P\|WideOr11~82 5 COMB LC_X10_Y6_N2 1 " "Info: 5: + IC(1.546 ns) + CELL(0.914 ns) = 18.769 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'autoPlay:P\|WideOr11~82'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { autoPlay:P|count[3] autoPlay:P|WideOr11~82 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(0.740 ns) 21.806 ns autoPlay:P\|autoPlayIndex\[0\]~9286 6 COMB LC_X8_Y7_N2 3 " "Info: 6: + IC(2.297 ns) + CELL(0.740 ns) = 21.806 ns; Loc. = LC_X8_Y7_N2; Fanout = 3; COMB Node = 'autoPlay:P\|autoPlayIndex\[0\]~9286'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { autoPlay:P|WideOr11~82 autoPlay:P|autoPlayIndex[0]~9286 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.914 ns) 24.605 ns autoPlay:P\|autoPlayIndex\[2\]~9344 7 COMB LC_X5_Y7_N1 2 " "Info: 7: + IC(1.885 ns) + CELL(0.914 ns) = 24.605 ns; Loc. = LC_X5_Y7_N1; Fanout = 2; COMB Node = 'autoPlay:P\|autoPlayIndex\[2\]~9344'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { autoPlay:P|autoPlayIndex[0]~9286 autoPlay:P|autoPlayIndex[2]~9344 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.200 ns) 25.550 ns autoPlay:P\|autoPlayIndex\[2\]~9345 8 COMB LC_X5_Y7_N8 1 " "Info: 8: + IC(0.745 ns) + CELL(0.200 ns) = 25.550 ns; Loc. = LC_X5_Y7_N8; Fanout = 1; COMB Node = 'autoPlay:P\|autoPlayIndex\[2\]~9345'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { autoPlay:P|autoPlayIndex[2]~9344 autoPlay:P|autoPlayIndex[2]~9345 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.200 ns) 26.916 ns autoPlay:P\|autoPlayIndex\[2\] 9 REG LC_X4_Y7_N2 19 " "Info: 9: + IC(1.166 ns) + CELL(0.200 ns) = 26.916 ns; Loc. = LC_X4_Y7_N2; Fanout = 19; REG Node = 'autoPlay:P\|autoPlayIndex\[2\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { autoPlay:P|autoPlayIndex[2]~9345 autoPlay:P|autoPlayIndex[2] } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.013 ns ( 29.77 % ) " "Info: Total cell delay = 8.013 ns ( 29.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.903 ns ( 70.23 % ) " "Info: Total interconnect delay = 18.903 ns ( 70.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "26.916 ns" { clk autoPlay:P|clk1 autoPlay:P|jiepai autoPlay:P|count[3] autoPlay:P|WideOr11~82 autoPlay:P|autoPlayIndex[0]~9286 autoPlay:P|autoPlayIndex[2]~9344 autoPlay:P|autoPlayIndex[2]~9345 autoPlay:P|autoPlayIndex[2] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "26.916 ns" { clk {} clk~combout {} autoPlay:P|clk1 {} autoPlay:P|jiepai {} autoPlay:P|count[3] {} autoPlay:P|WideOr11~82 {} autoPlay:P|autoPlayIndex[0]~9286 {} autoPlay:P|autoPlayIndex[2]~9344 {} autoPlay:P|autoPlayIndex[2]~9345 {} autoPlay:P|autoPlayIndex[2] {} } { 0.000ns 0.000ns 1.600ns 4.839ns 4.825ns 1.546ns 2.297ns 1.885ns 0.745ns 1.166ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 0.914ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "8.695 ns" { clk toneOut:speeker|clk1 toneOut:speeker|i[2] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "8.695 ns" { clk {} clk~combout {} toneOut:speeker|clk1 {} toneOut:speeker|i[2] {} } { 0.000ns 0.000ns 1.600ns 3.720ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "26.916 ns" { clk autoPlay:P|clk1 autoPlay:P|jiepai autoPlay:P|count[3] autoPlay:P|WideOr11~82 autoPlay:P|autoPlayIndex[0]~9286 autoPlay:P|autoPlayIndex[2]~9344 autoPlay:P|autoPlayIndex[2]~9345 autoPlay:P|autoPlayIndex[2] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "26.916 ns" { clk {} clk~combout {} autoPlay:P|clk1 {} autoPlay:P|jiepai {} autoPlay:P|count[3] {} autoPlay:P|WideOr11~82 {} autoPlay:P|autoPlayIndex[0]~9286 {} autoPlay:P|autoPlayIndex[2]~9344 {} autoPlay:P|autoPlayIndex[2]~9345 {} autoPlay:P|autoPlayIndex[2] {} } { 0.000ns 0.000ns 1.600ns 4.839ns 4.825ns 1.546ns 2.297ns 1.885ns 0.745ns 1.166ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 0.914ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } } { "toneOut.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/toneOut.v" 22 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "11.516 ns" { autoPlay:P|autoPlayIndex[2] toneTable:toneOut|WideOr6~41 toneOut:speeker|Equal1~1061 toneOut:speeker|Equal1~1065 toneOut:speeker|Equal1~1072 toneOut:speeker|i[2] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "11.516 ns" { autoPlay:P|autoPlayIndex[2] {} toneTable:toneOut|WideOr6~41 {} toneOut:speeker|Equal1~1061 {} toneOut:speeker|Equal1~1065 {} toneOut:speeker|Equal1~1072 {} toneOut:speeker|i[2] {} } { 0.000ns 2.162ns 0.770ns 1.157ns 0.717ns 2.411ns } { 0.000ns 0.200ns 0.511ns 0.914ns 0.914ns 1.760ns } "" } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "8.695 ns" { clk toneOut:speeker|clk1 toneOut:speeker|i[2] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "8.695 ns" { clk {} clk~combout {} toneOut:speeker|clk1 {} toneOut:speeker|i[2] {} } { 0.000ns 0.000ns 1.600ns 3.720ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "26.916 ns" { clk autoPlay:P|clk1 autoPlay:P|jiepai autoPlay:P|count[3] autoPlay:P|WideOr11~82 autoPlay:P|autoPlayIndex[0]~9286 autoPlay:P|autoPlayIndex[2]~9344 autoPlay:P|autoPlayIndex[2]~9345 autoPlay:P|autoPlayIndex[2] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "26.916 ns" { clk {} clk~combout {} autoPlay:P|clk1 {} autoPlay:P|jiepai {} autoPlay:P|count[3] {} autoPlay:P|WideOr11~82 {} autoPlay:P|autoPlayIndex[0]~9286 {} autoPlay:P|autoPlayIndex[2]~9344 {} autoPlay:P|autoPlayIndex[2]~9345 {} autoPlay:P|autoPlayIndex[2] {} } { 0.000ns 0.000ns 1.600ns 4.839ns 4.825ns 1.546ns 2.297ns 1.885ns 0.745ns 1.166ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 0.914ns 0.200ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 114 " "Warning: Circuit may not operate. Detected 114 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "game:G\|sound\[3\] autoPlay:P\|autoPlayIndex\[4\] clk 16.467 ns " "Info: Found hold time violation between source  pin or register \"game:G\|sound\[3\]\" and destination pin or register \"autoPlay:P\|autoPlayIndex\[4\]\" for clock \"clk\" (Hold time is 16.467 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "21.871 ns + Largest " "Info: + Largest clock skew is 21.871 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 25.552 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 25.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 106 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 106; CLK Node = 'clk'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns autoPlay:P\|clk1 2 REG LC_X3_Y6_N1 7 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X3_Y6_N1; Fanout = 7; REG Node = 'autoPlay:P\|clk1'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk autoPlay:P|clk1 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.839 ns) + CELL(1.294 ns) 10.190 ns autoPlay:P\|jiepai 3 REG LC_X1_Y7_N9 10 " "Info: 3: + IC(4.839 ns) + CELL(1.294 ns) = 10.190 ns; Loc. = LC_X1_Y7_N9; Fanout = 10; REG Node = 'autoPlay:P\|jiepai'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "6.133 ns" { autoPlay:P|clk1 autoPlay:P|jiepai } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.825 ns) + CELL(1.294 ns) 16.309 ns autoPlay:P\|count\[3\] 4 REG LC_X11_Y6_N3 38 " "Info: 4: + IC(4.825 ns) + CELL(1.294 ns) = 16.309 ns; Loc. = LC_X11_Y6_N3; Fanout = 38; REG Node = 'autoPlay:P\|count\[3\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "6.119 ns" { autoPlay:P|jiepai autoPlay:P|count[3] } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.914 ns) 18.769 ns autoPlay:P\|WideOr11~82 5 COMB LC_X10_Y6_N2 1 " "Info: 5: + IC(1.546 ns) + CELL(0.914 ns) = 18.769 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'autoPlay:P\|WideOr11~82'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { autoPlay:P|count[3] autoPlay:P|WideOr11~82 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 418 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(0.740 ns) 21.806 ns autoPlay:P\|autoPlayIndex\[0\]~9286 6 COMB LC_X8_Y7_N2 3 " "Info: 6: + IC(2.297 ns) + CELL(0.740 ns) = 21.806 ns; Loc. = LC_X8_Y7_N2; Fanout = 3; COMB Node = 'autoPlay:P\|autoPlayIndex\[0\]~9286'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { autoPlay:P|WideOr11~82 autoPlay:P|autoPlayIndex[0]~9286 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.914 ns) 24.605 ns autoPlay:P\|autoPlayIndex\[2\]~9344 7 COMB LC_X5_Y7_N1 2 " "Info: 7: + IC(1.885 ns) + CELL(0.914 ns) = 24.605 ns; Loc. = LC_X5_Y7_N1; Fanout = 2; COMB Node = 'autoPlay:P\|autoPlayIndex\[2\]~9344'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { autoPlay:P|autoPlayIndex[0]~9286 autoPlay:P|autoPlayIndex[2]~9344 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.200 ns) 25.552 ns autoPlay:P\|autoPlayIndex\[4\] 8 REG LC_X5_Y7_N6 17 " "Info: 8: + IC(0.747 ns) + CELL(0.200 ns) = 25.552 ns; Loc. = LC_X5_Y7_N6; Fanout = 17; REG Node = 'autoPlay:P\|autoPlayIndex\[4\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { autoPlay:P|autoPlayIndex[2]~9344 autoPlay:P|autoPlayIndex[4] } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.813 ns ( 30.58 % ) " "Info: Total cell delay = 7.813 ns ( 30.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.739 ns ( 69.42 % ) " "Info: Total interconnect delay = 17.739 ns ( 69.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "25.552 ns" { clk autoPlay:P|clk1 autoPlay:P|jiepai autoPlay:P|count[3] autoPlay:P|WideOr11~82 autoPlay:P|autoPlayIndex[0]~9286 autoPlay:P|autoPlayIndex[2]~9344 autoPlay:P|autoPlayIndex[4] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "25.552 ns" { clk {} clk~combout {} autoPlay:P|clk1 {} autoPlay:P|jiepai {} autoPlay:P|count[3] {} autoPlay:P|WideOr11~82 {} autoPlay:P|autoPlayIndex[0]~9286 {} autoPlay:P|autoPlayIndex[2]~9344 {} autoPlay:P|autoPlayIndex[4] {} } { 0.000ns 0.000ns 1.600ns 4.839ns 4.825ns 1.546ns 2.297ns 1.885ns 0.747ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 0.914ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 106 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 106; CLK Node = 'clk'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns game:G\|sound\[3\] 2 REG LC_X8_Y7_N9 19 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y7_N9; Fanout = 19; REG Node = 'game:G\|sound\[3\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk game:G|sound[3] } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk game:G|sound[3] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} game:G|sound[3] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "25.552 ns" { clk autoPlay:P|clk1 autoPlay:P|jiepai autoPlay:P|count[3] autoPlay:P|WideOr11~82 autoPlay:P|autoPlayIndex[0]~9286 autoPlay:P|autoPlayIndex[2]~9344 autoPlay:P|autoPlayIndex[4] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "25.552 ns" { clk {} clk~combout {} autoPlay:P|clk1 {} autoPlay:P|jiepai {} autoPlay:P|count[3] {} autoPlay:P|WideOr11~82 {} autoPlay:P|autoPlayIndex[0]~9286 {} autoPlay:P|autoPlayIndex[2]~9344 {} autoPlay:P|autoPlayIndex[4] {} } { 0.000ns 0.000ns 1.600ns 4.839ns 4.825ns 1.546ns 2.297ns 1.885ns 0.747ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 0.914ns 0.200ns } "" } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk game:G|sound[3] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} game:G|sound[3] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.028 ns - Shortest register register " "Info: - Shortest register to register delay is 5.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns game:G\|sound\[3\] 1 REG LC_X8_Y7_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N9; Fanout = 19; REG Node = 'game:G\|sound\[3\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { game:G|sound[3] } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.251 ns) + CELL(0.511 ns) 3.762 ns autoPlay:P\|autoPlayIndex\[4\]~9352 2 COMB LC_X5_Y7_N5 1 " "Info: 2: + IC(3.251 ns) + CELL(0.511 ns) = 3.762 ns; Loc. = LC_X5_Y7_N5; Fanout = 1; COMB Node = 'autoPlay:P\|autoPlayIndex\[4\]~9352'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.762 ns" { game:G|sound[3] autoPlay:P|autoPlayIndex[4]~9352 } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.511 ns) 5.028 ns autoPlay:P\|autoPlayIndex\[4\] 3 REG LC_X5_Y7_N6 17 " "Info: 3: + IC(0.755 ns) + CELL(0.511 ns) = 5.028 ns; Loc. = LC_X5_Y7_N6; Fanout = 17; REG Node = 'autoPlay:P\|autoPlayIndex\[4\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { autoPlay:P|autoPlayIndex[4]~9352 autoPlay:P|autoPlayIndex[4] } "NODE_NAME" } } { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.022 ns ( 20.33 % ) " "Info: Total cell delay = 1.022 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.006 ns ( 79.67 % ) " "Info: Total interconnect delay = 4.006 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { game:G|sound[3] autoPlay:P|autoPlayIndex[4]~9352 autoPlay:P|autoPlayIndex[4] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { game:G|sound[3] {} autoPlay:P|autoPlayIndex[4]~9352 {} autoPlay:P|autoPlayIndex[4] {} } { 0.000ns 3.251ns 0.755ns } { 0.000ns 0.511ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "autoPlay.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/autoPlay.v" 104 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "25.552 ns" { clk autoPlay:P|clk1 autoPlay:P|jiepai autoPlay:P|count[3] autoPlay:P|WideOr11~82 autoPlay:P|autoPlayIndex[0]~9286 autoPlay:P|autoPlayIndex[2]~9344 autoPlay:P|autoPlayIndex[4] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "25.552 ns" { clk {} clk~combout {} autoPlay:P|clk1 {} autoPlay:P|jiepai {} autoPlay:P|count[3] {} autoPlay:P|WideOr11~82 {} autoPlay:P|autoPlayIndex[0]~9286 {} autoPlay:P|autoPlayIndex[2]~9344 {} autoPlay:P|autoPlayIndex[4] {} } { 0.000ns 0.000ns 1.600ns 4.839ns 4.825ns 1.546ns 2.297ns 1.885ns 0.747ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 0.914ns 0.200ns } "" } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk game:G|sound[3] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} game:G|sound[3] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { game:G|sound[3] autoPlay:P|autoPlayIndex[4]~9352 autoPlay:P|autoPlayIndex[4] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { game:G|sound[3] {} autoPlay:P|autoPlayIndex[4]~9352 {} autoPlay:P|autoPlayIndex[4] {} } { 0.000ns 3.251ns 0.755ns } { 0.000ns 0.511ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "game:G\|user\[2\]\[0\] B2 clk 8.703 ns register " "Info: tsu for register \"game:G\|user\[2\]\[0\]\" (data pin = \"B2\", clock pin = \"clk\") is 8.703 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.051 ns + Longest pin register " "Info: + Longest pin to register delay is 12.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns B2 1 PIN PIN_77 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_77; Fanout = 9; PIN Node = 'B2'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.618 ns) + CELL(0.914 ns) 4.664 ns game:G\|WideOr0~260 2 COMB LC_X12_Y4_N4 1 " "Info: 2: + IC(2.618 ns) + CELL(0.914 ns) = 4.664 ns; Loc. = LC_X12_Y4_N4; Fanout = 1; COMB Node = 'game:G\|WideOr0~260'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.532 ns" { B2 game:G|WideOr0~260 } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 5.942 ns game:G\|WideOr0~263 3 COMB LC_X12_Y4_N9 5 " "Info: 3: + IC(0.767 ns) + CELL(0.511 ns) = 5.942 ns; Loc. = LC_X12_Y4_N9; Fanout = 5; COMB Node = 'game:G\|WideOr0~263'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { game:G|WideOr0~260 game:G|WideOr0~263 } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.511 ns) 7.667 ns game:G\|user~1921 4 COMB LC_X11_Y4_N6 4 " "Info: 4: + IC(1.214 ns) + CELL(0.511 ns) = 7.667 ns; Loc. = LC_X11_Y4_N6; Fanout = 4; COMB Node = 'game:G\|user~1921'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { game:G|WideOr0~263 game:G|user~1921 } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.511 ns) 8.969 ns game:G\|user\[2\]\[3\]~1924 5 COMB LC_X11_Y4_N3 4 " "Info: 5: + IC(0.791 ns) + CELL(0.511 ns) = 8.969 ns; Loc. = LC_X11_Y4_N3; Fanout = 4; COMB Node = 'game:G\|user\[2\]\[3\]~1924'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { game:G|user~1921 game:G|user[2][3]~1924 } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(1.243 ns) 12.051 ns game:G\|user\[2\]\[0\] 6 REG LC_X8_Y4_N6 4 " "Info: 6: + IC(1.839 ns) + CELL(1.243 ns) = 12.051 ns; Loc. = LC_X8_Y4_N6; Fanout = 4; REG Node = 'game:G\|user\[2\]\[0\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.082 ns" { game:G|user[2][3]~1924 game:G|user[2][0] } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.822 ns ( 40.01 % ) " "Info: Total cell delay = 4.822 ns ( 40.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.229 ns ( 59.99 % ) " "Info: Total interconnect delay = 7.229 ns ( 59.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "12.051 ns" { B2 game:G|WideOr0~260 game:G|WideOr0~263 game:G|user~1921 game:G|user[2][3]~1924 game:G|user[2][0] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "12.051 ns" { B2 {} B2~combout {} game:G|WideOr0~260 {} game:G|WideOr0~263 {} game:G|user~1921 {} game:G|user[2][3]~1924 {} game:G|user[2][0] {} } { 0.000ns 0.000ns 2.618ns 0.767ns 1.214ns 0.791ns 1.839ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.511ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 106 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 106; CLK Node = 'clk'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns game:G\|user\[2\]\[0\] 2 REG LC_X8_Y4_N6 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y4_N6; Fanout = 4; REG Node = 'game:G\|user\[2\]\[0\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk game:G|user[2][0] } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk game:G|user[2][0] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} game:G|user[2][0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "12.051 ns" { B2 game:G|WideOr0~260 game:G|WideOr0~263 game:G|user~1921 game:G|user[2][3]~1924 game:G|user[2][0] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "12.051 ns" { B2 {} B2~combout {} game:G|WideOr0~260 {} game:G|WideOr0~263 {} game:G|user~1921 {} game:G|user[2][3]~1924 {} game:G|user[2][0] {} } { 0.000ns 0.000ns 2.618ns 0.767ns 1.214ns 0.791ns 1.839ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.511ns 0.511ns 1.243ns } "" } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk game:G|user[2][0] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} game:G|user[2][0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segout\[5\] game:G\|cnt_scan\[13\] 16.538 ns register " "Info: tco from clock \"clk\" to destination pin \"segout\[5\]\" through register \"game:G\|cnt_scan\[13\]\" is 16.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 106 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 106; CLK Node = 'clk'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns game:G\|cnt_scan\[13\] 2 REG LC_X6_Y4_N8 28 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y4_N8; Fanout = 28; REG Node = 'game:G\|cnt_scan\[13\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk game:G|cnt_scan[13] } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk game:G|cnt_scan[13] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} game:G|cnt_scan[13] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.481 ns + Longest register pin " "Info: + Longest register to pin delay is 12.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns game:G\|cnt_scan\[13\] 1 REG LC_X6_Y4_N8 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N8; Fanout = 28; REG Node = 'game:G\|cnt_scan\[13\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { game:G|cnt_scan[13] } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.740 ns) 2.167 ns game:G\|Mux3~65 2 COMB LC_X5_Y4_N3 1 " "Info: 2: + IC(1.427 ns) + CELL(0.740 ns) = 2.167 ns; Loc. = LC_X5_Y4_N3; Fanout = 1; COMB Node = 'game:G\|Mux3~65'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { game:G|cnt_scan[13] game:G|Mux3~65 } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 442 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.200 ns) 3.098 ns game:G\|Mux3~66 3 COMB LC_X5_Y4_N9 1 " "Info: 3: + IC(0.731 ns) + CELL(0.200 ns) = 3.098 ns; Loc. = LC_X5_Y4_N9; Fanout = 1; COMB Node = 'game:G\|Mux3~66'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { game:G|Mux3~65 game:G|Mux3~66 } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 442 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.740 ns) 4.559 ns game:G\|Mux3~64 4 COMB LC_X5_Y4_N1 10 " "Info: 4: + IC(0.721 ns) + CELL(0.740 ns) = 4.559 ns; Loc. = LC_X5_Y4_N1; Fanout = 10; COMB Node = 'game:G\|Mux3~64'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { game:G|Mux3~66 game:G|Mux3~64 } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 442 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.201 ns) + CELL(0.511 ns) 8.271 ns game:G\|WideOr5~42 5 COMB LC_X7_Y7_N7 1 " "Info: 5: + IC(3.201 ns) + CELL(0.511 ns) = 8.271 ns; Loc. = LC_X7_Y7_N7; Fanout = 1; COMB Node = 'game:G\|WideOr5~42'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.712 ns" { game:G|Mux3~64 game:G|WideOr5~42 } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.511 ns) 9.553 ns game:G\|WideOr5~43 6 COMB LC_X7_Y7_N2 1 " "Info: 6: + IC(0.771 ns) + CELL(0.511 ns) = 9.553 ns; Loc. = LC_X7_Y7_N2; Fanout = 1; COMB Node = 'game:G\|WideOr5~43'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { game:G|WideOr5~42 game:G|WideOr5~43 } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(2.322 ns) 12.481 ns segout\[5\] 7 PIN PIN_127 0 " "Info: 7: + IC(0.606 ns) + CELL(2.322 ns) = 12.481 ns; Loc. = PIN_127; Fanout = 0; PIN Node = 'segout\[5\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { game:G|WideOr5~43 segout[5] } "NODE_NAME" } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.024 ns ( 40.25 % ) " "Info: Total cell delay = 5.024 ns ( 40.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.457 ns ( 59.75 % ) " "Info: Total interconnect delay = 7.457 ns ( 59.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "12.481 ns" { game:G|cnt_scan[13] game:G|Mux3~65 game:G|Mux3~66 game:G|Mux3~64 game:G|WideOr5~42 game:G|WideOr5~43 segout[5] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "12.481 ns" { game:G|cnt_scan[13] {} game:G|Mux3~65 {} game:G|Mux3~66 {} game:G|Mux3~64 {} game:G|WideOr5~42 {} game:G|WideOr5~43 {} segout[5] {} } { 0.000ns 1.427ns 0.731ns 0.721ns 3.201ns 0.771ns 0.606ns } { 0.000ns 0.740ns 0.200ns 0.740ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk game:G|cnt_scan[13] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} game:G|cnt_scan[13] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "12.481 ns" { game:G|cnt_scan[13] game:G|Mux3~65 game:G|Mux3~66 game:G|Mux3~64 game:G|WideOr5~42 game:G|WideOr5~43 segout[5] } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "12.481 ns" { game:G|cnt_scan[13] {} game:G|Mux3~65 {} game:G|Mux3~66 {} game:G|Mux3~64 {} game:G|WideOr5~42 {} game:G|WideOr5~43 {} segout[5] {} } { 0.000ns 1.427ns 0.731ns 0.721ns 3.201ns 0.771ns 0.606ns } { 0.000ns 0.740ns 0.200ns 0.740ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "game:G\|dnc_rslt B2 clk 1.602 ns register " "Info: th for register \"game:G\|dnc_rslt\" (data pin = \"B2\", clock pin = \"clk\") is 1.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.921 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 106 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 106; CLK Node = 'clk'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns game:G\|cnt_scan\[10\] 2 REG LC_X11_Y2_N1 10 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y2_N1; Fanout = 10; REG Node = 'game:G\|cnt_scan\[10\]'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk game:G|cnt_scan[10] } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.918 ns) 6.921 ns game:G\|dnc_rslt 3 REG LC_X11_Y1_N6 16 " "Info: 3: + IC(1.946 ns) + CELL(0.918 ns) = 6.921 ns; Loc. = LC_X11_Y1_N6; Fanout = 16; REG Node = 'game:G\|dnc_rslt'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { game:G|cnt_scan[10] game:G|dnc_rslt } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 48.76 % ) " "Info: Total cell delay = 3.375 ns ( 48.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.546 ns ( 51.24 % ) " "Info: Total interconnect delay = 3.546 ns ( 51.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "6.921 ns" { clk game:G|cnt_scan[10] game:G|dnc_rslt } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "6.921 ns" { clk {} clk~combout {} game:G|cnt_scan[10] {} game:G|dnc_rslt {} } { 0.000ns 0.000ns 1.600ns 1.946ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.540 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns B2 1 PIN PIN_77 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_77; Fanout = 9; PIN Node = 'B2'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "FinalExam.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/FinalExam.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.200 ns) 2.804 ns game:G\|din 2 COMB LC_X12_Y2_N9 6 " "Info: 2: + IC(1.472 ns) + CELL(0.200 ns) = 2.804 ns; Loc. = LC_X12_Y2_N9; Fanout = 6; COMB Node = 'game:G\|din'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { B2 game:G|din } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(1.061 ns) 5.540 ns game:G\|dnc_rslt 3 REG LC_X11_Y1_N6 16 " "Info: 3: + IC(1.675 ns) + CELL(1.061 ns) = 5.540 ns; Loc. = LC_X11_Y1_N6; Fanout = 16; REG Node = 'game:G\|dnc_rslt'" {  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { game:G|din game:G|dnc_rslt } "NODE_NAME" } } { "game.v" "" { Text "D:/Coding Tool/Quartus8/quartus/FinalExam/game.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.393 ns ( 43.19 % ) " "Info: Total cell delay = 2.393 ns ( 43.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.147 ns ( 56.81 % ) " "Info: Total interconnect delay = 3.147 ns ( 56.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "5.540 ns" { B2 game:G|din game:G|dnc_rslt } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "5.540 ns" { B2 {} B2~combout {} game:G|din {} game:G|dnc_rslt {} } { 0.000ns 0.000ns 1.472ns 1.675ns } { 0.000ns 1.132ns 0.200ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "6.921 ns" { clk game:G|cnt_scan[10] game:G|dnc_rslt } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "6.921 ns" { clk {} clk~combout {} game:G|cnt_scan[10] {} game:G|dnc_rslt {} } { 0.000ns 0.000ns 1.600ns 1.946ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/coding tool/quartus8/quartus/bin/TimingClosureFloorplan.fld" "" "5.540 ns" { B2 game:G|din game:G|dnc_rslt } "NODE_NAME" } } { "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/coding tool/quartus8/quartus/bin/Technology_Viewer.qrui" "5.540 ns" { B2 {} B2~combout {} game:G|din {} game:G|dnc_rslt {} } { 0.000ns 0.000ns 1.472ns 1.675ns } { 0.000ns 1.132ns 0.200ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 03 10:54:03 2019 " "Info: Processing ended: Thu Jan 03 10:54:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Info: Quartus II Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
