$comment
	File created using the following command:
		vcd file Add_Sub_Mul_Div_Accum_Lab4.msim.vcd -direction
$end
$date
	Tue Apr 30 21:30:01 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Arena_32bitAccumulator_vlg_vec_tst $end
$var reg 32 ! Arena_A_32bit [31:0] $end
$var reg 1 " Arena_Bin_32bit $end
$var reg 1 # Arena_Cin_32bit $end
$var reg 1 $ Arena_clk $end
$var reg 1 % Arena_reset $end
$var reg 1 & Arena_sub_add $end
$var wire 1 ' Arena_AccumOut_32bit [31] $end
$var wire 1 ( Arena_AccumOut_32bit [30] $end
$var wire 1 ) Arena_AccumOut_32bit [29] $end
$var wire 1 * Arena_AccumOut_32bit [28] $end
$var wire 1 + Arena_AccumOut_32bit [27] $end
$var wire 1 , Arena_AccumOut_32bit [26] $end
$var wire 1 - Arena_AccumOut_32bit [25] $end
$var wire 1 . Arena_AccumOut_32bit [24] $end
$var wire 1 / Arena_AccumOut_32bit [23] $end
$var wire 1 0 Arena_AccumOut_32bit [22] $end
$var wire 1 1 Arena_AccumOut_32bit [21] $end
$var wire 1 2 Arena_AccumOut_32bit [20] $end
$var wire 1 3 Arena_AccumOut_32bit [19] $end
$var wire 1 4 Arena_AccumOut_32bit [18] $end
$var wire 1 5 Arena_AccumOut_32bit [17] $end
$var wire 1 6 Arena_AccumOut_32bit [16] $end
$var wire 1 7 Arena_AccumOut_32bit [15] $end
$var wire 1 8 Arena_AccumOut_32bit [14] $end
$var wire 1 9 Arena_AccumOut_32bit [13] $end
$var wire 1 : Arena_AccumOut_32bit [12] $end
$var wire 1 ; Arena_AccumOut_32bit [11] $end
$var wire 1 < Arena_AccumOut_32bit [10] $end
$var wire 1 = Arena_AccumOut_32bit [9] $end
$var wire 1 > Arena_AccumOut_32bit [8] $end
$var wire 1 ? Arena_AccumOut_32bit [7] $end
$var wire 1 @ Arena_AccumOut_32bit [6] $end
$var wire 1 A Arena_AccumOut_32bit [5] $end
$var wire 1 B Arena_AccumOut_32bit [4] $end
$var wire 1 C Arena_AccumOut_32bit [3] $end
$var wire 1 D Arena_AccumOut_32bit [2] $end
$var wire 1 E Arena_AccumOut_32bit [1] $end
$var wire 1 F Arena_AccumOut_32bit [0] $end
$var wire 1 G Arena_Bout_32bit $end
$var wire 1 H Arena_Cout_32bit $end
$var wire 1 I sampler $end
$scope module i1 $end
$var wire 1 J gnd $end
$var wire 1 K vcc $end
$var wire 1 L unknown $end
$var tri1 1 M devclrn $end
$var tri1 1 N devpor $end
$var tri1 1 O devoe $end
$var wire 1 P inst|Arena_Cout_32bit_vars~3_combout $end
$var wire 1 Q inst|Arena_Cout_32bit_vars~15_combout $end
$var wire 1 R inst|Arena_Bout_32bit_vars~2_combout $end
$var wire 1 S inst|Arena_Bout_32bit_vars~3_combout $end
$var wire 1 T inst|Arena_AccumOut_32bit~4_combout $end
$var wire 1 U inst|Arena_Difference_32bit~7_combout $end
$var wire 1 V inst|Arena_Difference_32bit~12_combout $end
$var wire 1 W inst|Arena_AccumOut_32bit~20_combout $end
$var wire 1 X inst|Arena_Difference_32bit~19_combout $end
$var wire 1 Y inst|Arena_AccumOut_32bit~21_combout $end
$var wire 1 Z inst|Arena_AccumOut_32bit~22_combout $end
$var wire 1 [ inst|Arena_Difference_32bit~21_combout $end
$var wire 1 \ inst|Arena_Difference_32bit~23_combout $end
$var wire 1 ] inst|Arena_AccumOut_32bit~25_combout $end
$var wire 1 ^ inst|Arena_AccumOut_32bit~26_combout $end
$var wire 1 _ inst|Arena_AccumOut_32bit~27_combout $end
$var wire 1 ` inst|Arena_AccumOut_32bit~28_combout $end
$var wire 1 a inst|Arena_Difference_32bit~27_combout $end
$var wire 1 b inst|Arena_AccumOut_32bit~29_combout $end
$var wire 1 c inst|Arena_Difference_32bit~28_combout $end
$var wire 1 d inst|Arena_AccumOut_32bit~31_combout $end
$var wire 1 e inst|Arena_Difference_32bit~29_combout $end
$var wire 1 f inst|Arena_AccumOut_32bit~32_combout $end
$var wire 1 g inst|Arena_Difference_32bit~31_combout $end
$var wire 1 h inst|Arena_AccumOut_32bit~34_combout $end
$var wire 1 i inst|Arena_AccumOut_32bit~35_combout $end
$var wire 1 j inst|Arena_Difference_32bit~32_combout $end
$var wire 1 k inst|Arena_AccumOut_32bit~36_combout $end
$var wire 1 l inst|Arena_Difference_32bit~34_combout $end
$var wire 1 m inst|Arena_AccumOut_32bit~39_combout $end
$var wire 1 n Arena_Cin_32bit~combout $end
$var wire 1 o Arena_Bin_32bit~combout $end
$var wire 1 p Arena_clk~combout $end
$var wire 1 q Arena_clk~clkctrl_outclk $end
$var wire 1 r Arena_sub_add~combout $end
$var wire 1 s Arena_sub_add~clkctrl_outclk $end
$var wire 1 t Arena_reset~combout $end
$var wire 1 u inst2[24]~feeder_combout $end
$var wire 1 v inst2[23]~feeder_combout $end
$var wire 1 w inst2[20]~feeder_combout $end
$var wire 1 x inst7|$00000|auto_generated|result_node[15]~16_combout $end
$var wire 1 y inst7|$00000|auto_generated|result_node[11]~20_combout $end
$var wire 1 z inst7|$00000|auto_generated|result_node[7]~24_combout $end
$var wire 1 { inst7|$00000|auto_generated|result_node[5]~26_combout $end
$var wire 1 | inst7|$00000|auto_generated|result_node[2]~29_combout $end
$var wire 1 } inst|Arena_Bout_32bit_vars~4_combout $end
$var wire 1 ~ inst|Arena_AccumOut_32bit~37_combout $end
$var wire 1 !! inst7|$00000|auto_generated|result_node[0]~31_combout $end
$var wire 1 "! inst|Arena_Bout_32bit_vars~6_combout $end
$var wire 1 #! inst|Arena_Bout_32bit_vars~5_combout $end
$var wire 1 $! inst|Arena_Bout_32bit_vars~7_combout $end
$var wire 1 %! inst|Arena_Bout_32bit_vars~8_combout $end
$var wire 1 &! inst|Arena_Difference_32bit~30_combout $end
$var wire 1 '! inst|Arena_Cout_32bit_vars~2_combout $end
$var wire 1 (! inst|Arena_Difference_32bit~33_combout $end
$var wire 1 )! inst7|$00000|auto_generated|result_node[1]~30_combout $end
$var wire 1 *! inst|Arena_Cout_32bit_vars~4_combout $end
$var wire 1 +! inst|Arena_Cout_32bit_vars~6_combout $end
$var wire 1 ,! inst|Arena_Cout_32bit_vars~5_combout $end
$var wire 1 -! inst|Arena_Cout_32bit_vars~45_combout $end
$var wire 1 .! inst|Arena_AccumOut_32bit~33_combout $end
$var wire 1 /! inst7|$00000|auto_generated|result_node[4]~27_combout $end
$var wire 1 0! inst|Arena_Cout_32bit_vars~7_combout $end
$var wire 1 1! inst|Arena_Cout_32bit_vars~8_combout $end
$var wire 1 2! inst|Arena_Cout_32bit_vars~9_combout $end
$var wire 1 3! inst|Arena_AccumOut_32bit~30_combout $end
$var wire 1 4! inst7|$00000|auto_generated|result_node[6]~25_combout $end
$var wire 1 5! inst|Arena_Bout_32bit_vars~9_combout $end
$var wire 1 6! inst|Arena_Bout_32bit_vars~10_combout $end
$var wire 1 7! inst|Arena_Bout_32bit_vars~11_combout $end
$var wire 1 8! inst|Arena_Difference_32bit~26_combout $end
$var wire 1 9! inst7|$00000|auto_generated|result_node[8]~23_combout $end
$var wire 1 :! inst|Arena_Bout_32bit_vars~12_combout $end
$var wire 1 ;! inst|Arena_Difference_32bit~25_combout $end
$var wire 1 <! inst7|$00000|auto_generated|result_node[9]~22_combout $end
$var wire 1 =! inst|Arena_Bout_32bit_vars~13_combout $end
$var wire 1 >! inst|Arena_Difference_32bit~24_combout $end
$var wire 1 ?! inst7|$00000|auto_generated|result_node[10]~21_combout $end
$var wire 1 @! inst|Arena_Cout_32bit_vars~46_combout $end
$var wire 1 A! inst|Arena_Cout_32bit_vars~10_combout $end
$var wire 1 B! inst|Arena_Cout_32bit_vars~11_combout $end
$var wire 1 C! inst|Arena_Cout_32bit_vars~12_combout $end
$var wire 1 D! inst|Arena_Cout_32bit_vars~13_combout $end
$var wire 1 E! inst|Arena_Cout_32bit_vars~14_combout $end
$var wire 1 F! inst|Arena_Cout_32bit_vars~16_combout $end
$var wire 1 G! inst|Arena_Cout_32bit_vars~17_combout $end
$var wire 1 H! inst|Arena_Cout_32bit_vars~19_combout $end
$var wire 1 I! inst|Arena_Cout_32bit_vars~18_combout $end
$var wire 1 J! inst|Arena_AccumOut_32bit~23_combout $end
$var wire 1 K! inst7|$00000|auto_generated|result_node[13]~18_combout $end
$var wire 1 L! inst|Arena_Bout_32bit_vars~14_combout $end
$var wire 1 M! inst|Arena_Bout_32bit_vars~15_combout $end
$var wire 1 N! inst|Arena_Difference_32bit~22_combout $end
$var wire 1 O! inst|Arena_AccumOut_32bit~24_combout $end
$var wire 1 P! inst7|$00000|auto_generated|result_node[12]~19_combout $end
$var wire 1 Q! inst|Arena_Bout_32bit_vars~16_combout $end
$var wire 1 R! inst|Arena_Bout_32bit_vars~17_combout $end
$var wire 1 S! inst|Arena_Difference_32bit~20_combout $end
$var wire 1 T! inst7|$00000|auto_generated|result_node[14]~17_combout $end
$var wire 1 U! inst|Arena_Bout_32bit_vars~18_combout $end
$var wire 1 V! inst|Arena_Bout_32bit_vars~19_combout $end
$var wire 1 W! inst|Arena_Bout_32bit_vars~20_combout $end
$var wire 1 X! inst|Arena_Difference_32bit~17_combout $end
$var wire 1 Y! inst|Arena_Cout_32bit_vars~20_combout $end
$var wire 1 Z! inst|Arena_Cout_32bit_vars~21_combout $end
$var wire 1 [! inst|Arena_Cout_32bit_vars~22_combout $end
$var wire 1 \! inst|Arena_Cout_32bit_vars~23_combout $end
$var wire 1 ]! inst|Arena_Cout_32bit_vars~24_combout $end
$var wire 1 ^! inst|Arena_AccumOut_32bit~19_combout $end
$var wire 1 _! inst7|$00000|auto_generated|result_node[17]~14_combout $end
$var wire 1 `! inst|Arena_Bout_32bit_vars~21_combout $end
$var wire 1 a! inst|Arena_Bout_32bit_vars~22_combout $end
$var wire 1 b! inst|Arena_Bout_32bit_vars~23_combout $end
$var wire 1 c! inst|Arena_Difference_32bit~14_combout $end
$var wire 1 d! inst|Arena_Difference_32bit~15_combout $end
$var wire 1 e! inst|Arena_Difference_32bit~16_combout $end
$var wire 1 f! inst|Arena_Cout_32bit_vars~25_combout $end
$var wire 1 g! inst|Arena_Cout_32bit_vars~26_combout $end
$var wire 1 h! inst|Arena_AccumOut_32bit~18_combout $end
$var wire 1 i! inst7|$00000|auto_generated|result_node[18]~13_combout $end
$var wire 1 j! inst|Arena_Cout_32bit_vars~28_combout $end
$var wire 1 k! inst|Arena_AccumOut_32bit~17_combout $end
$var wire 1 l! inst7|$00000|auto_generated|result_node[19]~12_combout $end
$var wire 1 m! inst|Arena_Cout_32bit_vars~27_combout $end
$var wire 1 n! inst|Arena_Cout_32bit_vars~29_combout $end
$var wire 1 o! inst|Arena_AccumOut_32bit~16_combout $end
$var wire 1 p! inst7|$00000|auto_generated|result_node[20]~11_combout $end
$var wire 1 q! inst|Arena_Bout_32bit_vars~24_combout $end
$var wire 1 r! inst|Arena_Difference_32bit~13_combout $end
$var wire 1 s! inst|Arena_Cout_32bit_vars~30_combout $end
$var wire 1 t! inst|Arena_Cout_32bit_vars~31_combout $end
$var wire 1 u! inst|Arena_AccumOut_32bit~15_combout $end
$var wire 1 v! inst7|$00000|auto_generated|result_node[21]~10_combout $end
$var wire 1 w! inst|Arena_Cout_32bit_vars~32_combout $end
$var wire 1 x! inst|Arena_AccumOut_32bit~14_combout $end
$var wire 1 y! inst7|$00000|auto_generated|result_node[22]~9_combout $end
$var wire 1 z! inst|Arena_Bout_32bit_vars~25_combout $end
$var wire 1 {! inst|Arena_Bout_32bit_vars~26_combout $end
$var wire 1 |! inst|Arena_Bout_32bit_vars~27_combout $end
$var wire 1 }! inst|Arena_Bout_32bit_vars~28_combout $end
$var wire 1 ~! inst|Arena_Difference_32bit~9_combout $end
$var wire 1 !" inst|Arena_Difference_32bit~10_combout $end
$var wire 1 "" inst|Arena_Difference_32bit~11_combout $end
$var wire 1 #" inst|Arena_Cout_32bit_vars~33_combout $end
$var wire 1 $" inst|Arena_Cout_32bit_vars~34_combout $end
$var wire 1 %" inst|Arena_AccumOut_32bit~13_combout $end
$var wire 1 &" inst7|$00000|auto_generated|result_node[23]~8_combout $end
$var wire 1 '" inst|Arena_Cout_32bit_vars~35_combout $end
$var wire 1 (" inst|Arena_AccumOut_32bit~12_combout $end
$var wire 1 )" inst7|$00000|auto_generated|result_node[24]~7_combout $end
$var wire 1 *" inst|Arena_Cout_32bit_vars~36_combout $end
$var wire 1 +" inst2[25]~feeder_combout $end
$var wire 1 ," inst|Arena_Cout_32bit_vars~37_combout $end
$var wire 1 -" inst|Arena_AccumOut_32bit~11_combout $end
$var wire 1 ." inst7|$00000|auto_generated|result_node[25]~6_combout $end
$var wire 1 /" inst|Arena_Bout_32bit_vars~29_combout $end
$var wire 1 0" inst|Arena_Difference_32bit~8_combout $end
$var wire 1 1" inst|Arena_Cout_32bit_vars~38_combout $end
$var wire 1 2" inst|Arena_AccumOut_32bit~10_combout $end
$var wire 1 3" inst7|$00000|auto_generated|result_node[26]~5_combout $end
$var wire 1 4" inst|Arena_Cout_32bit_vars~40_combout $end
$var wire 1 5" inst|Arena_Cout_32bit_vars~39_combout $end
$var wire 1 6" inst|Arena_AccumOut_32bit~9_combout $end
$var wire 1 7" inst7|$00000|auto_generated|result_node[27]~4_combout $end
$var wire 1 8" inst|Arena_Bout_32bit_vars~30_combout $end
$var wire 1 9" inst|Arena_Bout_32bit_vars~31_combout $end
$var wire 1 :" inst|Arena_Difference_32bit~6_combout $end
$var wire 1 ;" inst|Arena_Cout_32bit_vars~41_combout $end
$var wire 1 <" inst|Arena_AccumOut_32bit~8_combout $end
$var wire 1 =" inst7|$00000|auto_generated|result_node[28]~3_combout $end
$var wire 1 >" inst|Arena_Cout_32bit_vars~42_combout $end
$var wire 1 ?" inst|Arena_Cout_32bit_vars~43_combout $end
$var wire 1 @" inst|Arena_Cout_32bit_vars~44_combout $end
$var wire 1 A" inst|Arena_Cout_32bit~0_combout $end
$var wire 1 B" inst|Arena_Cout_32bit~1_combout $end
$var wire 1 C" inst|Arena_Cout_32bit~combout $end
$var wire 1 D" inst5|Arena_data~combout $end
$var wire 1 E" inst|Arena_AccumOut_32bit~6_combout $end
$var wire 1 F" inst|Arena_Bout_32bit_vars~32_combout $end
$var wire 1 G" inst|Arena_Difference_32bit~4_combout $end
$var wire 1 H" inst|Arena_AccumOut_32bit~38_combout $end
$var wire 1 I" inst7|$00000|auto_generated|result_node[30]~1_combout $end
$var wire 1 J" inst|Arena_Bout_32bit_vars~0_combout $end
$var wire 1 K" inst|Arena_Bout_32bit_vars~1_combout $end
$var wire 1 L" inst|Arena_Bout_32bit_vars~33_combout $end
$var wire 1 M" inst|Arena_Bout_32bit~0_combout $end
$var wire 1 N" inst|Arena_Bout_32bit~combout $end
$var wire 1 O" inst6|Arena_data~combout $end
$var wire 1 P" inst|Arena_AccumOut_32bit~5_combout $end
$var wire 1 Q" inst|Arena_Difference_32bit~35_combout $end
$var wire 1 R" inst7|$00000|auto_generated|result_node[31]~0_combout $end
$var wire 1 S" inst|Arena_Difference_32bit~5_combout $end
$var wire 1 T" inst|Arena_AccumOut_32bit~7_combout $end
$var wire 1 U" inst7|$00000|auto_generated|result_node[29]~2_combout $end
$var wire 1 V" inst|Arena_Difference_32bit~18_combout $end
$var wire 1 W" inst7|$00000|auto_generated|result_node[16]~15_combout $end
$var wire 1 X" inst7|$00000|auto_generated|result_node[3]~28_combout $end
$var wire 1 Y" inst|Arena_Difference_32bit [31] $end
$var wire 1 Z" inst|Arena_Difference_32bit [30] $end
$var wire 1 [" inst|Arena_Difference_32bit [29] $end
$var wire 1 \" inst|Arena_Difference_32bit [28] $end
$var wire 1 ]" inst|Arena_Difference_32bit [27] $end
$var wire 1 ^" inst|Arena_Difference_32bit [26] $end
$var wire 1 _" inst|Arena_Difference_32bit [25] $end
$var wire 1 `" inst|Arena_Difference_32bit [24] $end
$var wire 1 a" inst|Arena_Difference_32bit [23] $end
$var wire 1 b" inst|Arena_Difference_32bit [22] $end
$var wire 1 c" inst|Arena_Difference_32bit [21] $end
$var wire 1 d" inst|Arena_Difference_32bit [20] $end
$var wire 1 e" inst|Arena_Difference_32bit [19] $end
$var wire 1 f" inst|Arena_Difference_32bit [18] $end
$var wire 1 g" inst|Arena_Difference_32bit [17] $end
$var wire 1 h" inst|Arena_Difference_32bit [16] $end
$var wire 1 i" inst|Arena_Difference_32bit [15] $end
$var wire 1 j" inst|Arena_Difference_32bit [14] $end
$var wire 1 k" inst|Arena_Difference_32bit [13] $end
$var wire 1 l" inst|Arena_Difference_32bit [12] $end
$var wire 1 m" inst|Arena_Difference_32bit [11] $end
$var wire 1 n" inst|Arena_Difference_32bit [10] $end
$var wire 1 o" inst|Arena_Difference_32bit [9] $end
$var wire 1 p" inst|Arena_Difference_32bit [8] $end
$var wire 1 q" inst|Arena_Difference_32bit [7] $end
$var wire 1 r" inst|Arena_Difference_32bit [6] $end
$var wire 1 s" inst|Arena_Difference_32bit [5] $end
$var wire 1 t" inst|Arena_Difference_32bit [4] $end
$var wire 1 u" inst|Arena_Difference_32bit [3] $end
$var wire 1 v" inst|Arena_Difference_32bit [2] $end
$var wire 1 w" inst|Arena_Difference_32bit [1] $end
$var wire 1 x" inst|Arena_Difference_32bit [0] $end
$var wire 1 y" inst2 [31] $end
$var wire 1 z" inst2 [30] $end
$var wire 1 {" inst2 [29] $end
$var wire 1 |" inst2 [28] $end
$var wire 1 }" inst2 [27] $end
$var wire 1 ~" inst2 [26] $end
$var wire 1 !# inst2 [25] $end
$var wire 1 "# inst2 [24] $end
$var wire 1 ## inst2 [23] $end
$var wire 1 $# inst2 [22] $end
$var wire 1 %# inst2 [21] $end
$var wire 1 &# inst2 [20] $end
$var wire 1 '# inst2 [19] $end
$var wire 1 (# inst2 [18] $end
$var wire 1 )# inst2 [17] $end
$var wire 1 *# inst2 [16] $end
$var wire 1 +# inst2 [15] $end
$var wire 1 ,# inst2 [14] $end
$var wire 1 -# inst2 [13] $end
$var wire 1 .# inst2 [12] $end
$var wire 1 /# inst2 [11] $end
$var wire 1 0# inst2 [10] $end
$var wire 1 1# inst2 [9] $end
$var wire 1 2# inst2 [8] $end
$var wire 1 3# inst2 [7] $end
$var wire 1 4# inst2 [6] $end
$var wire 1 5# inst2 [5] $end
$var wire 1 6# inst2 [4] $end
$var wire 1 7# inst2 [3] $end
$var wire 1 8# inst2 [2] $end
$var wire 1 9# inst2 [1] $end
$var wire 1 :# inst2 [0] $end
$var wire 1 ;# inst3 [31] $end
$var wire 1 <# inst3 [30] $end
$var wire 1 =# inst3 [29] $end
$var wire 1 ># inst3 [28] $end
$var wire 1 ?# inst3 [27] $end
$var wire 1 @# inst3 [26] $end
$var wire 1 A# inst3 [25] $end
$var wire 1 B# inst3 [24] $end
$var wire 1 C# inst3 [23] $end
$var wire 1 D# inst3 [22] $end
$var wire 1 E# inst3 [21] $end
$var wire 1 F# inst3 [20] $end
$var wire 1 G# inst3 [19] $end
$var wire 1 H# inst3 [18] $end
$var wire 1 I# inst3 [17] $end
$var wire 1 J# inst3 [16] $end
$var wire 1 K# inst3 [15] $end
$var wire 1 L# inst3 [14] $end
$var wire 1 M# inst3 [13] $end
$var wire 1 N# inst3 [12] $end
$var wire 1 O# inst3 [11] $end
$var wire 1 P# inst3 [10] $end
$var wire 1 Q# inst3 [9] $end
$var wire 1 R# inst3 [8] $end
$var wire 1 S# inst3 [7] $end
$var wire 1 T# inst3 [6] $end
$var wire 1 U# inst3 [5] $end
$var wire 1 V# inst3 [4] $end
$var wire 1 W# inst3 [3] $end
$var wire 1 X# inst3 [2] $end
$var wire 1 Y# inst3 [1] $end
$var wire 1 Z# inst3 [0] $end
$var wire 1 [# inst|Arena_AccumOut_32bit [31] $end
$var wire 1 \# inst|Arena_AccumOut_32bit [30] $end
$var wire 1 ]# inst|Arena_AccumOut_32bit [29] $end
$var wire 1 ^# inst|Arena_AccumOut_32bit [28] $end
$var wire 1 _# inst|Arena_AccumOut_32bit [27] $end
$var wire 1 `# inst|Arena_AccumOut_32bit [26] $end
$var wire 1 a# inst|Arena_AccumOut_32bit [25] $end
$var wire 1 b# inst|Arena_AccumOut_32bit [24] $end
$var wire 1 c# inst|Arena_AccumOut_32bit [23] $end
$var wire 1 d# inst|Arena_AccumOut_32bit [22] $end
$var wire 1 e# inst|Arena_AccumOut_32bit [21] $end
$var wire 1 f# inst|Arena_AccumOut_32bit [20] $end
$var wire 1 g# inst|Arena_AccumOut_32bit [19] $end
$var wire 1 h# inst|Arena_AccumOut_32bit [18] $end
$var wire 1 i# inst|Arena_AccumOut_32bit [17] $end
$var wire 1 j# inst|Arena_AccumOut_32bit [16] $end
$var wire 1 k# inst|Arena_AccumOut_32bit [15] $end
$var wire 1 l# inst|Arena_AccumOut_32bit [14] $end
$var wire 1 m# inst|Arena_AccumOut_32bit [13] $end
$var wire 1 n# inst|Arena_AccumOut_32bit [12] $end
$var wire 1 o# inst|Arena_AccumOut_32bit [11] $end
$var wire 1 p# inst|Arena_AccumOut_32bit [10] $end
$var wire 1 q# inst|Arena_AccumOut_32bit [9] $end
$var wire 1 r# inst|Arena_AccumOut_32bit [8] $end
$var wire 1 s# inst|Arena_AccumOut_32bit [7] $end
$var wire 1 t# inst|Arena_AccumOut_32bit [6] $end
$var wire 1 u# inst|Arena_AccumOut_32bit [5] $end
$var wire 1 v# inst|Arena_AccumOut_32bit [4] $end
$var wire 1 w# inst|Arena_AccumOut_32bit [3] $end
$var wire 1 x# inst|Arena_AccumOut_32bit [2] $end
$var wire 1 y# inst|Arena_AccumOut_32bit [1] $end
$var wire 1 z# inst|Arena_AccumOut_32bit [0] $end
$var wire 1 {# Arena_A_32bit~combout [31] $end
$var wire 1 |# Arena_A_32bit~combout [30] $end
$var wire 1 }# Arena_A_32bit~combout [29] $end
$var wire 1 ~# Arena_A_32bit~combout [28] $end
$var wire 1 !$ Arena_A_32bit~combout [27] $end
$var wire 1 "$ Arena_A_32bit~combout [26] $end
$var wire 1 #$ Arena_A_32bit~combout [25] $end
$var wire 1 $$ Arena_A_32bit~combout [24] $end
$var wire 1 %$ Arena_A_32bit~combout [23] $end
$var wire 1 &$ Arena_A_32bit~combout [22] $end
$var wire 1 '$ Arena_A_32bit~combout [21] $end
$var wire 1 ($ Arena_A_32bit~combout [20] $end
$var wire 1 )$ Arena_A_32bit~combout [19] $end
$var wire 1 *$ Arena_A_32bit~combout [18] $end
$var wire 1 +$ Arena_A_32bit~combout [17] $end
$var wire 1 ,$ Arena_A_32bit~combout [16] $end
$var wire 1 -$ Arena_A_32bit~combout [15] $end
$var wire 1 .$ Arena_A_32bit~combout [14] $end
$var wire 1 /$ Arena_A_32bit~combout [13] $end
$var wire 1 0$ Arena_A_32bit~combout [12] $end
$var wire 1 1$ Arena_A_32bit~combout [11] $end
$var wire 1 2$ Arena_A_32bit~combout [10] $end
$var wire 1 3$ Arena_A_32bit~combout [9] $end
$var wire 1 4$ Arena_A_32bit~combout [8] $end
$var wire 1 5$ Arena_A_32bit~combout [7] $end
$var wire 1 6$ Arena_A_32bit~combout [6] $end
$var wire 1 7$ Arena_A_32bit~combout [5] $end
$var wire 1 8$ Arena_A_32bit~combout [4] $end
$var wire 1 9$ Arena_A_32bit~combout [3] $end
$var wire 1 :$ Arena_A_32bit~combout [2] $end
$var wire 1 ;$ Arena_A_32bit~combout [1] $end
$var wire 1 <$ Arena_A_32bit~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010101101001111011010101011100 !
0"
0#
0$
1%
0&
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0<$
0;$
1:$
19$
18$
07$
16$
05$
14$
03$
12$
01$
10$
1/$
0.$
1-$
1,$
1+$
1*$
0)$
0($
1'$
0&$
1%$
1$$
0#$
1"$
0!$
1~#
0}#
1|#
0{#
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
xG
0H
xI
0J
1K
xL
1M
1N
1O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
1t
1u
1v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
1K"
0L"
0M"
xN"
xO"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
$end
#22280
1$
1p
1q
0I
#42543
b11010101101001111011010101011100 !
b10010101101001111011010101011100 !
b10110101101001111011010101011100 !
b10100101101001111011010101011100 !
b10101101101001111011010101011100 !
b10101001101001111011010101011100 !
b10101001111001111011010101011100 !
b10101001111001011011010101011100 !
b10101001111001001011010101011100 !
b10101001111001000011010101011100 !
b10101001111001000001010101011100 !
b10101001111001000001011101011100 !
b10101001111001000001011001011100 !
b10101001111001000001011000011100 !
b10101001111001000001011000111100 !
b10101001111001000001011000101100 !
b10101001111001000001011000100100 !
b10101001111001000001011000100110 !
b10101001111001000001011000100111 !
1<$
1;$
09$
08$
17$
06$
04$
13$
0/$
0-$
0,$
0+$
1&$
0"$
1!$
0~#
1}#
0|#
1{#
1I
#44560
0$
0p
0q
0I
1y"
1{"
1}"
1"#
1##
1$#
1%#
1(#
1.#
10#
11#
15#
18#
19#
1:#
1T
1T"
1S"
16"
1U
1("
1!"
1%"
1""
1x!
1V
1u!
1r!
1h!
1e!
1O!
1N!
1>!
1^
1;!
1_
1d
0S
0#!
1m
1i
1(!
1k
1~
1l
1Q"
1P"
1]#
1_#
1b#
1c#
1d#
1e#
1h#
1n#
1p#
1q#
1f
1e
1x#
1j
1y#
1z#
1[#
1U"
17"
1)"
1&"
1y!
1v!
1i!
1P!
1?!
1<!
1u#
1|
1)!
1!!
1R"
1{
#66840
1$
1p
1q
1I
#85086
b10101011111001000001011000100111 !
b10101011011001000001011000100111 !
b10101011010001000001011000100111 !
b10101011010001000101011000100111 !
b10101011010001000101011000100011 !
b101011010001000101011000100011 !
b100011010001000101011000100011 !
b100011000001000101011000100011 !
b100011000001100101011000100011 !
b100011000001100101010000100011 !
b100011000001100101010100100011 !
b100011000001100101010101100011 !
b100011000001100101010101100010 !
0<$
0:$
16$
14$
03$
1.$
1+$
0'$
0&$
0%$
1#$
0!$
0{#
0I
0v
1+"
#89120
0$
0p
0q
1I
0y"
0}"
0##
0$#
0%#
01#
12#
1U#
1X#
08#
0:#
1Z#
1Y#
14#
1Q#
1P#
1N#
1,#
1)#
1H#
1E#
1D#
1C#
1B#
1!#
1?#
1;#
1=#
1M"
19"
1|!
1{!
1z!
1=!
18!
1`
12!
0d
1S
1#!
1}
1"!
1*!
0(!
0k
13!
1c
1F!
0>!
0^
0O!
0N!
1H!
1S!
1Z
1^!
1X!
1j!
0h!
0e!
1,"
0("
0!"
1-"
1~!
0T"
0S"
1@"
1A
1D
1F
1E
1=
1<
1:
14
11
10
1/
1.
1+
1'
1)
1F"
1:"
1!"
1}!
0""
0V
1L!
1>!
1r#
1A!
03!
0f
0e
1$!
1%!
1g
1(!
0j
1,!
0m
0y#
1t#
1]
0p#
0n#
1J!
1l#
1i#
1k!
0h#
11"
0-"
0b#
1a#
0]#
1H"
1S"
1L"
1G"
0~!
1M!
1\
19!
1b
0t#
0u#
15!
1&!
1e
1h
0x#
0)!
14!
1o#
0?!
0P!
1m#
1T!
1_!
1g#
0i!
12"
0a#
0)"
1."
0U"
1\#
0Q"
1Q!
1N!
1s#
04!
0{
0c
1w#
0|
1y
1K!
1l!
1`#
0."
1I"
1R!
1[
1z
1X"
13"
0S!
#111400
1$
1p
1q
0I
#127629
b100010000001100101010101100010 !
b100010000001100100010101100010 !
b100010000001100100010111100010 !
b1100010000001100100010111100010 !
b1100110000001100100010111100010 !
b1100110000001110100010111100010 !
b1100110000001110100010111000010 !
b1100110000001110100010111001010 !
b1100100000001110100010111001010 !
b1100100001001110100010111001010 !
b11100100001001110100010111001010 !
b11100100001001010100010111001010 !
19$
07$
15$
00$
1,$
0+$
1'$
0$$
0#$
1"$
1|#
1{#
1I
0u
0+"
#133680
0$
0p
0q
0I
1y"
1z"
1~"
0"#
1%#
1*#
0.#
1O#
1S#
13#
05#
0U#
0X#
17#
0Y#
1R#
0P#
1M#
0N#
1L#
0)#
1I#
0H#
1G#
0B#
0!#
1@#
1<#
0=#
1W#
1B"
0T
0P"
1A"
14"
0,"
0z!
1w!
0u!
0r!
1V"
1W
0H!
1G!
0]
0\
1B!
02!
0,!
0}
1m
0i
10!
1-!
0*!
0(!
0$!
1k
1j
1D!
08!
0`
0L!
0F!
0>!
1^
1Y!
0J!
0[
1[!
1U!
1S!
0Z
1`!
0j!
1h!
1e!
1n!
0k!
1d!
1b!
01"
1/"
1-"
1~!
15"
1T"
0S"
0L"
0G"
0@"
1;
1?
0A
0D
0E
1>
0<
19
0:
18
15
04
13
0.
1,
1(
0)
1C
1C"
1P"
0[#
1;"
06"
0-"
1V
1#"
0x!
0e#
1j#
0Y!
1J!
1O!
0o#
1C!
1`
0A!
13!
0h
0%!
0g
1x#
0j
1.!
0m
1y#
1E!
0_
0r#
1\
0G!
1]
1p#
1Z!
1Z
0m#
1Y
1V!
1X
0l#
0e!
0n!
1k!
1h#
1o!
0g#
1q!
1c!
05"
02"
18"
10"
1a#
1]#
0M"
0H"
1D"
1[#
0R"
1<"
0_#
0a#
1'"
0%"
0d#
0v!
1W"
0Z!
0Z
1m#
1n#
0y
1o#
1r#
0b
1t#
0w#
05!
0&!
0e
1|
0x#
1v#
1)!
1F!
0^
0q#
09!
0O!
1?!
1l#
0K!
1k#
0V"
0T!
0o!
1g#
1i!
1f#
0l!
1z!
1r!
0`#
0U
1."
1U"
0\#
1R"
1^#
07"
0."
1("
0c#
0y!
0l#
1K!
1P!
0n#
1y
19!
0s#
14!
0X"
1c
0|
1/!
1G!
0]
0p#
0<!
1T!
1x
0f#
1l!
1p!
0V
03"
0I"
1H
1="
1b#
0&"
0T!
0P!
0z
1O!
0o#
0?!
0p!
1)"
1n#
0y
1P!
#155960
1$
1p
1q
1I
#160000
