===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 18.7882 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8802 ( 17.3%)    3.8802 ( 20.7%)  FIR Parser
    7.3008 ( 32.5%)    5.3726 ( 28.6%)  'firrtl.circuit' Pipeline
    1.3471 (  6.0%)    0.6739 (  3.6%)    'firrtl.module' Pipeline
    1.1715 (  5.2%)    0.5909 (  3.1%)      CSE
    0.0010 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.1717 (  0.8%)    0.0902 (  0.5%)      LowerCHIRRTLPass
    0.1485 (  0.7%)    0.1485 (  0.8%)    InferWidths
    0.5142 (  2.3%)    0.5142 (  2.7%)    InferResets
    0.0503 (  0.2%)    0.0503 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0502 (  0.2%)    0.0502 (  0.3%)    PrefixModules
    0.3661 (  1.6%)    0.3661 (  1.9%)    LowerFIRRTLTypes
    1.7052 (  7.6%)    0.8533 (  4.5%)    'firrtl.module' Pipeline
    0.5682 (  2.5%)    0.2996 (  1.6%)      ExpandWhens
    0.0210 (  0.1%)    0.0126 (  0.1%)      RemoveResets
    1.1110 (  4.9%)    0.5703 (  3.0%)      Canonicalizer
    0.2225 (  1.0%)    0.2225 (  1.2%)    Inliner
    1.8216 (  8.1%)    1.8216 (  9.7%)    IMConstProp
    0.0482 (  0.2%)    0.0482 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.8065 (  3.6%)    0.4033 (  2.1%)    'firrtl.module' Pipeline
    0.8043 (  3.6%)    0.4022 (  2.1%)      Canonicalizer
    0.1757 (  0.8%)    0.1757 (  0.9%)    CreateSiFiveMetadata
    0.1379 (  0.6%)    0.1379 (  0.7%)    EmitOMIR
    0.0481 (  0.2%)    0.0481 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.1379 (  5.1%)    1.1379 (  6.1%)  LowerFIRRTLToHW
    0.2912 (  1.3%)    0.2912 (  1.6%)  HWMemSimImpl
    3.5319 ( 15.7%)    1.7669 (  9.4%)  'hw.module' Pipeline
    0.3632 (  1.6%)    0.1851 (  1.0%)    HWCleanup
    0.6988 (  3.1%)    0.3607 (  1.9%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    2.0616 (  9.2%)    1.0561 (  5.6%)    Canonicalizer
    0.0134 (  0.1%)    0.0069 (  0.0%)    HWLegalizeModules
    0.3854 (  1.7%)    0.2035 (  1.1%)    PrettifyVerilog
    6.3305 ( 28.2%)    6.3305 ( 33.7%)  ExportVerilog
    0.0053 (  0.0%)    0.0053 (  0.0%)  Rest
   22.4814 (100.0%)   18.7882 (100.0%)  Total

{
  totalTime: 18.825,
  maxMemory: 816812032
}
