
CountdownDisplay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004634  080002ac  080002ac  000012ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  080048e0  080048e0  000058e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004a10  08004a10  00005a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004a14  08004a14  00005a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  24000000  08004a18  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000f1fc  24000068  08004a80  00006068  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2400f264  08004a80  00006264  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000b09d  00000000  00000000  00006096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001ae6  00000000  00000000  00011133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000968  00000000  00000000  00012c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000708  00000000  00000000  00013588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0002ed29  00000000  00000000  00013c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000b849  00000000  00000000  000429b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0013013c  00000000  00000000  0004e202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0017e33e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000029a8  00000000  00000000  0017e384  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000068  00000000  00000000  00180d2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002ac <__do_global_dtors_aux>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	4c05      	ldr	r4, [pc, #20]	@ (80002c4 <__do_global_dtors_aux+0x18>)
 80002b0:	7823      	ldrb	r3, [r4, #0]
 80002b2:	b933      	cbnz	r3, 80002c2 <__do_global_dtors_aux+0x16>
 80002b4:	4b04      	ldr	r3, [pc, #16]	@ (80002c8 <__do_global_dtors_aux+0x1c>)
 80002b6:	b113      	cbz	r3, 80002be <__do_global_dtors_aux+0x12>
 80002b8:	4804      	ldr	r0, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x20>)
 80002ba:	f3af 8000 	nop.w
 80002be:	2301      	movs	r3, #1
 80002c0:	7023      	strb	r3, [r4, #0]
 80002c2:	bd10      	pop	{r4, pc}
 80002c4:	24000068 	.word	0x24000068
 80002c8:	00000000 	.word	0x00000000
 80002cc:	080048c8 	.word	0x080048c8

080002d0 <frame_dummy>:
 80002d0:	b508      	push	{r3, lr}
 80002d2:	4b03      	ldr	r3, [pc, #12]	@ (80002e0 <frame_dummy+0x10>)
 80002d4:	b11b      	cbz	r3, 80002de <frame_dummy+0xe>
 80002d6:	4903      	ldr	r1, [pc, #12]	@ (80002e4 <frame_dummy+0x14>)
 80002d8:	4803      	ldr	r0, [pc, #12]	@ (80002e8 <frame_dummy+0x18>)
 80002da:	f3af 8000 	nop.w
 80002de:	bd08      	pop	{r3, pc}
 80002e0:	00000000 	.word	0x00000000
 80002e4:	2400006c 	.word	0x2400006c
 80002e8:	080048c8 	.word	0x080048c8

080002ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002ec:	b5b0      	push	{r4, r5, r7, lr}
 80002ee:	b0ca      	sub	sp, #296	@ 0x128
 80002f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  textElements = malloc(sizeof(TextElement));
 80002f2:	200c      	movs	r0, #12
 80002f4:	f004 f958 	bl	80045a8 <malloc>
 80002f8:	4603      	mov	r3, r0
 80002fa:	461a      	mov	r2, r3
 80002fc:	4b71      	ldr	r3, [pc, #452]	@ (80004c4 <main+0x1d8>)
 80002fe:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000300:	f000 fece 	bl	80010a0 <HAL_Init>

  /* USER CODE BEGIN Init */
  uint8_t startupData[] = {
 8000304:	4b70      	ldr	r3, [pc, #448]	@ (80004c8 <main+0x1dc>)
 8000306:	f107 04d8 	add.w	r4, r7, #216	@ 0xd8
 800030a:	461d      	mov	r5, r3
 800030c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800030e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000310:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000312:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000318:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800031c:	c407      	stmia	r4!, {r0, r1, r2}
 800031e:	7023      	strb	r3, [r4, #0]
	0x00, 0x00, 0x00, 0x9F, // CASET
	0x02, 0x1C, 0x07, 0x12, 0x37, 0x32, 0x29, 0x2D, 0x29, 0x25, 0x2B, 0x39, 0x00, 0x01, 0x03, 0x10, // GAMCTRP1
	0x03, 0x1D, 0x07, 0x06, 0x2E, 0x2C, 0x29, 0x2D, 0x2E, 0x2E, 0x37, 0x3F, 0x00, 0x00, 0x02, 0x10, // GAMCTRN1
  };

  ST7735_JOB jobs[] = {
 8000320:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000324:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000328:	4a68      	ldr	r2, [pc, #416]	@ (80004cc <main+0x1e0>)
 800032a:	4618      	mov	r0, r3
 800032c:	4611      	mov	r1, r2
 800032e:	23b0      	movs	r3, #176	@ 0xb0
 8000330:	461a      	mov	r2, r3
 8000332:	f004 fa69 	bl	8004808 <memcpy>
		  {ST7735_TEOFF, 51, 0, 0},
  };
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000336:	f000 f8db 	bl	80004f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800033a:	f000 f9af 	bl	800069c <MX_GPIO_Init>
  MX_SPI1_Init();
 800033e:	f000 f957 	bl	80005f0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  uint32_t jobSize = sizeof(jobs) / sizeof(ST7735_JOB);
 8000342:	2316      	movs	r3, #22
 8000344:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  for(int i = 0; i < jobSize; i++) {
 8000348:	2300      	movs	r3, #0
 800034a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800034e:	e012      	b.n	8000376 <main+0x8a>
	  writeLCD(jobs[i], startupData);
 8000350:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 8000354:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000358:	f5a3 7180 	sub.w	r1, r3, #256	@ 0x100
 800035c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000360:	00db      	lsls	r3, r3, #3
 8000362:	440b      	add	r3, r1
 8000364:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000368:	f000 fb0c 	bl	8000984 <writeLCD>
  for(int i = 0; i < jobSize; i++) {
 800036c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000370:	3301      	adds	r3, #1
 8000372:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8000376:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800037a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800037e:	429a      	cmp	r2, r3
 8000380:	d8e6      	bhi.n	8000350 <main+0x64>
  }
  writeLCD((ST7735_JOB) {ST7735_DISPOFF, 0, 0, 100}, 0);
 8000382:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000386:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800038a:	4a51      	ldr	r2, [pc, #324]	@ (80004d0 <main+0x1e4>)
 800038c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000390:	e883 0003 	stmia.w	r3, {r0, r1}
 8000394:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000398:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800039c:	2200      	movs	r2, #0
 800039e:	e893 0003 	ldmia.w	r3, {r0, r1}
 80003a2:	f000 faef 	bl	8000984 <writeLCD>
  writeLCDColour(colourFromHex(0x35, 0x35, 0x35)); // Set background colour
 80003a6:	2235      	movs	r2, #53	@ 0x35
 80003a8:	2135      	movs	r1, #53	@ 0x35
 80003aa:	2035      	movs	r0, #53	@ 0x35
 80003ac:	f000 fb6e 	bl	8000a8c <colourFromHex>
 80003b0:	4603      	mov	r3, r0
 80003b2:	461a      	mov	r2, r3
 80003b4:	f887 2118 	strb.w	r2, [r7, #280]	@ 0x118
 80003b8:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80003bc:	f887 2119 	strb.w	r2, [r7, #281]	@ 0x119
 80003c0:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80003c4:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
 80003c8:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 80003cc:	f000 fb2c 	bl	8000a28 <writeLCDColour>
  addTextElement("ABC\n123", Magenta, (Rect) {50, 50, 0, 0});
 80003d0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80003d4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80003d8:	4a3e      	ldr	r2, [pc, #248]	@ (80004d4 <main+0x1e8>)
 80003da:	6812      	ldr	r2, [r2, #0]
 80003dc:	601a      	str	r2, [r3, #0]
 80003de:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80003e2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80003e6:	493c      	ldr	r1, [pc, #240]	@ (80004d8 <main+0x1ec>)
 80003e8:	681a      	ldr	r2, [r3, #0]
 80003ea:	6809      	ldr	r1, [r1, #0]
 80003ec:	483b      	ldr	r0, [pc, #236]	@ (80004dc <main+0x1f0>)
 80003ee:	f000 fc87 	bl	8000d00 <addTextElement>
  updateScreen(); // Push screen 2D array to memory
 80003f2:	f000 fb6b 	bl	8000acc <updateScreen>
  writeLCD((ST7735_JOB) {ST7735_DISPON, 0, 0, 100}, 0);
 80003f6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80003fa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80003fe:	4a38      	ldr	r2, [pc, #224]	@ (80004e0 <main+0x1f4>)
 8000400:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000404:	e883 0003 	stmia.w	r3, {r0, r1}
 8000408:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800040c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000410:	2200      	movs	r2, #0
 8000412:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000416:	f000 fab5 	bl	8000984 <writeLCD>
  addTextElement("AAA", Cyan, (Rect) {0, 0, 0, 0});
 800041a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800041e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000422:	2200      	movs	r2, #0
 8000424:	601a      	str	r2, [r3, #0]
 8000426:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800042a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800042e:	492d      	ldr	r1, [pc, #180]	@ (80004e4 <main+0x1f8>)
 8000430:	681a      	ldr	r2, [r3, #0]
 8000432:	6809      	ldr	r1, [r1, #0]
 8000434:	482c      	ldr	r0, [pc, #176]	@ (80004e8 <main+0x1fc>)
 8000436:	f000 fc63 	bl	8000d00 <addTextElement>
  writeLCD((ST7735_JOB) {ST7735_DISPOFF, 0, 0, 100}, 0);
 800043a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800043e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000442:	4a23      	ldr	r2, [pc, #140]	@ (80004d0 <main+0x1e4>)
 8000444:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000448:	e883 0003 	stmia.w	r3, {r0, r1}
 800044c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000450:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000454:	2200      	movs	r2, #0
 8000456:	e893 0003 	ldmia.w	r3, {r0, r1}
 800045a:	f000 fa93 	bl	8000984 <writeLCD>
  for(int i = 0; i < textElementsCount; i++) {
 800045e:	2300      	movs	r3, #0
 8000460:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000464:	e013      	b.n	800048e <main+0x1a2>
	updateRect(textElements[i].boundingRect);
 8000466:	4b17      	ldr	r3, [pc, #92]	@ (80004c4 <main+0x1d8>)
 8000468:	6819      	ldr	r1, [r3, #0]
 800046a:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 800046e:	4613      	mov	r3, r2
 8000470:	005b      	lsls	r3, r3, #1
 8000472:	4413      	add	r3, r2
 8000474:	009b      	lsls	r3, r3, #2
 8000476:	440b      	add	r3, r1
 8000478:	f8d3 2007 	ldr.w	r2, [r3, #7]
 800047c:	4613      	mov	r3, r2
 800047e:	4618      	mov	r0, r3
 8000480:	f000 fba0 	bl	8000bc4 <updateRect>
  for(int i = 0; i < textElementsCount; i++) {
 8000484:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000488:	3301      	adds	r3, #1
 800048a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800048e:	4b17      	ldr	r3, [pc, #92]	@ (80004ec <main+0x200>)
 8000490:	781b      	ldrb	r3, [r3, #0]
 8000492:	461a      	mov	r2, r3
 8000494:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000498:	4293      	cmp	r3, r2
 800049a:	dbe4      	blt.n	8000466 <main+0x17a>
  }
  writeLCD((ST7735_JOB) {ST7735_DISPON, 0, 0, 100}, 0);
 800049c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80004a0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80004a4:	4a0e      	ldr	r2, [pc, #56]	@ (80004e0 <main+0x1f4>)
 80004a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004aa:	e883 0003 	stmia.w	r3, {r0, r1}
 80004ae:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80004b2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80004b6:	2200      	movs	r2, #0
 80004b8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80004bc:	f000 fa62 	bl	8000984 <writeLCD>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004c0:	bf00      	nop
 80004c2:	e7fd      	b.n	80004c0 <main+0x1d4>
 80004c4:	2400f110 	.word	0x2400f110
 80004c8:	080048ec 	.word	0x080048ec
 80004cc:	0800492c 	.word	0x0800492c
 80004d0:	080049dc 	.word	0x080049dc
 80004d4:	080049e4 	.word	0x080049e4
 80004d8:	24000004 	.word	0x24000004
 80004dc:	080048e0 	.word	0x080048e0
 80004e0:	080049e8 	.word	0x080049e8
 80004e4:	24000000 	.word	0x24000000
 80004e8:	080048e8 	.word	0x080048e8
 80004ec:	2400f10c 	.word	0x2400f10c

080004f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b09c      	sub	sp, #112	@ 0x70
 80004f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004fa:	224c      	movs	r2, #76	@ 0x4c
 80004fc:	2100      	movs	r1, #0
 80004fe:	4618      	mov	r0, r3
 8000500:	f004 f93e 	bl	8004780 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000504:	1d3b      	adds	r3, r7, #4
 8000506:	2220      	movs	r2, #32
 8000508:	2100      	movs	r1, #0
 800050a:	4618      	mov	r0, r3
 800050c:	f004 f938 	bl	8004780 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000510:	4b35      	ldr	r3, [pc, #212]	@ (80005e8 <SystemClock_Config+0xf8>)
 8000512:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000516:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800051a:	2004      	movs	r0, #4
 800051c:	f001 f900 	bl	8001720 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000520:	2300      	movs	r3, #0
 8000522:	603b      	str	r3, [r7, #0]
 8000524:	4b31      	ldr	r3, [pc, #196]	@ (80005ec <SystemClock_Config+0xfc>)
 8000526:	699b      	ldr	r3, [r3, #24]
 8000528:	4a30      	ldr	r2, [pc, #192]	@ (80005ec <SystemClock_Config+0xfc>)
 800052a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800052e:	6193      	str	r3, [r2, #24]
 8000530:	4b2e      	ldr	r3, [pc, #184]	@ (80005ec <SystemClock_Config+0xfc>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000538:	603b      	str	r3, [r7, #0]
 800053a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800053c:	bf00      	nop
 800053e:	4b2b      	ldr	r3, [pc, #172]	@ (80005ec <SystemClock_Config+0xfc>)
 8000540:	699b      	ldr	r3, [r3, #24]
 8000542:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000546:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800054a:	d1f8      	bne.n	800053e <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800054c:	2302      	movs	r3, #2
 800054e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000550:	2301      	movs	r3, #1
 8000552:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000554:	2340      	movs	r3, #64	@ 0x40
 8000556:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000558:	2302      	movs	r3, #2
 800055a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800055c:	2300      	movs	r3, #0
 800055e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000560:	2304      	movs	r3, #4
 8000562:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000564:	2308      	movs	r3, #8
 8000566:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000568:	2302      	movs	r3, #2
 800056a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800056c:	2304      	movs	r3, #4
 800056e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000570:	2302      	movs	r3, #2
 8000572:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000574:	230c      	movs	r3, #12
 8000576:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000578:	2300      	movs	r3, #0
 800057a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000580:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000584:	4618      	mov	r0, r3
 8000586:	f001 f925 	bl	80017d4 <HAL_RCC_OscConfig>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000590:	f000 fbf6 	bl	8000d80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000594:	233f      	movs	r3, #63	@ 0x3f
 8000596:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000598:	2303      	movs	r3, #3
 800059a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800059c:	2300      	movs	r3, #0
 800059e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80005a0:	2300      	movs	r3, #0
 80005a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80005a4:	2300      	movs	r3, #0
 80005a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80005a8:	2300      	movs	r3, #0
 80005aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80005ac:	2300      	movs	r3, #0
 80005ae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80005b0:	2300      	movs	r3, #0
 80005b2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005b4:	1d3b      	adds	r3, r7, #4
 80005b6:	2101      	movs	r1, #1
 80005b8:	4618      	mov	r0, r3
 80005ba:	f001 fd3d 	bl	8002038 <HAL_RCC_ClockConfig>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d001      	beq.n	80005c8 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 80005c4:	f000 fbdc 	bl	8000d80 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 80005c8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80005cc:	2100      	movs	r1, #0
 80005ce:	2000      	movs	r0, #0
 80005d0:	f001 fee8 	bl	80023a4 <HAL_RCC_MCOConfig>
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_SYSCLK, RCC_MCODIV_1);
 80005d4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80005d8:	2100      	movs	r1, #0
 80005da:	2001      	movs	r0, #1
 80005dc:	f001 fee2 	bl	80023a4 <HAL_RCC_MCOConfig>
}
 80005e0:	bf00      	nop
 80005e2:	3770      	adds	r7, #112	@ 0x70
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	58024400 	.word	0x58024400
 80005ec:	58024800 	.word	0x58024800

080005f0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80005f4:	4b27      	ldr	r3, [pc, #156]	@ (8000694 <MX_SPI1_Init+0xa4>)
 80005f6:	4a28      	ldr	r2, [pc, #160]	@ (8000698 <MX_SPI1_Init+0xa8>)
 80005f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80005fa:	4b26      	ldr	r3, [pc, #152]	@ (8000694 <MX_SPI1_Init+0xa4>)
 80005fc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000600:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000602:	4b24      	ldr	r3, [pc, #144]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000604:	2200      	movs	r2, #0
 8000606:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000608:	4b22      	ldr	r3, [pc, #136]	@ (8000694 <MX_SPI1_Init+0xa4>)
 800060a:	2207      	movs	r2, #7
 800060c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800060e:	4b21      	ldr	r3, [pc, #132]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000610:	2200      	movs	r2, #0
 8000612:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000614:	4b1f      	ldr	r3, [pc, #124]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000616:	2200      	movs	r2, #0
 8000618:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800061a:	4b1e      	ldr	r3, [pc, #120]	@ (8000694 <MX_SPI1_Init+0xa4>)
 800061c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000620:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000622:	4b1c      	ldr	r3, [pc, #112]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000624:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000628:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800062a:	4b1a      	ldr	r3, [pc, #104]	@ (8000694 <MX_SPI1_Init+0xa4>)
 800062c:	2200      	movs	r2, #0
 800062e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000630:	4b18      	ldr	r3, [pc, #96]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000632:	2200      	movs	r2, #0
 8000634:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000636:	4b17      	ldr	r3, [pc, #92]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000638:	2200      	movs	r2, #0
 800063a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800063c:	4b15      	ldr	r3, [pc, #84]	@ (8000694 <MX_SPI1_Init+0xa4>)
 800063e:	2200      	movs	r2, #0
 8000640:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000642:	4b14      	ldr	r3, [pc, #80]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000644:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000648:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800064a:	4b12      	ldr	r3, [pc, #72]	@ (8000694 <MX_SPI1_Init+0xa4>)
 800064c:	2200      	movs	r2, #0
 800064e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000650:	4b10      	ldr	r3, [pc, #64]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000652:	2200      	movs	r2, #0
 8000654:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000656:	4b0f      	ldr	r3, [pc, #60]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000658:	2200      	movs	r2, #0
 800065a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800065c:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <MX_SPI1_Init+0xa4>)
 800065e:	2200      	movs	r2, #0
 8000660:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000662:	4b0c      	ldr	r3, [pc, #48]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000664:	2200      	movs	r2, #0
 8000666:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000668:	4b0a      	ldr	r3, [pc, #40]	@ (8000694 <MX_SPI1_Init+0xa4>)
 800066a:	2200      	movs	r2, #0
 800066c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000670:	2200      	movs	r2, #0
 8000672:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000674:	4b07      	ldr	r3, [pc, #28]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000676:	2200      	movs	r2, #0
 8000678:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800067a:	4b06      	ldr	r3, [pc, #24]	@ (8000694 <MX_SPI1_Init+0xa4>)
 800067c:	2200      	movs	r2, #0
 800067e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000680:	4804      	ldr	r0, [pc, #16]	@ (8000694 <MX_SPI1_Init+0xa4>)
 8000682:	f003 fb95 	bl	8003db0 <HAL_SPI_Init>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 800068c:	f000 fb78 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000690:	bf00      	nop
 8000692:	bd80      	pop	{r7, pc}
 8000694:	24000084 	.word	0x24000084
 8000698:	40013000 	.word	0x40013000

0800069c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b08e      	sub	sp, #56	@ 0x38
 80006a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]
 80006aa:	605a      	str	r2, [r3, #4]
 80006ac:	609a      	str	r2, [r3, #8]
 80006ae:	60da      	str	r2, [r3, #12]
 80006b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b2:	4bac      	ldr	r3, [pc, #688]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 80006b4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80006b8:	4aaa      	ldr	r2, [pc, #680]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 80006ba:	f043 0304 	orr.w	r3, r3, #4
 80006be:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80006c2:	4ba8      	ldr	r3, [pc, #672]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 80006c4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80006c8:	f003 0304 	and.w	r3, r3, #4
 80006cc:	623b      	str	r3, [r7, #32]
 80006ce:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006d0:	4ba4      	ldr	r3, [pc, #656]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 80006d2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80006d6:	4aa3      	ldr	r2, [pc, #652]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 80006d8:	f043 0320 	orr.w	r3, r3, #32
 80006dc:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80006e0:	4ba0      	ldr	r3, [pc, #640]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 80006e2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80006e6:	f003 0320 	and.w	r3, r3, #32
 80006ea:	61fb      	str	r3, [r7, #28]
 80006ec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ee:	4b9d      	ldr	r3, [pc, #628]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 80006f0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80006f4:	4a9b      	ldr	r2, [pc, #620]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 80006f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006fa:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80006fe:	4b99      	ldr	r3, [pc, #612]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 8000700:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000708:	61bb      	str	r3, [r7, #24]
 800070a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800070c:	4b95      	ldr	r3, [pc, #596]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 800070e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000712:	4a94      	ldr	r2, [pc, #592]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 8000714:	f043 0301 	orr.w	r3, r3, #1
 8000718:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800071c:	4b91      	ldr	r3, [pc, #580]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 800071e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000722:	f003 0301 	and.w	r3, r3, #1
 8000726:	617b      	str	r3, [r7, #20]
 8000728:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800072a:	4b8e      	ldr	r3, [pc, #568]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 800072c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000730:	4a8c      	ldr	r2, [pc, #560]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 8000732:	f043 0302 	orr.w	r3, r3, #2
 8000736:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800073a:	4b8a      	ldr	r3, [pc, #552]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 800073c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000740:	f003 0302 	and.w	r3, r3, #2
 8000744:	613b      	str	r3, [r7, #16]
 8000746:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000748:	4b86      	ldr	r3, [pc, #536]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 800074a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800074e:	4a85      	ldr	r2, [pc, #532]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 8000750:	f043 0308 	orr.w	r3, r3, #8
 8000754:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000758:	4b82      	ldr	r3, [pc, #520]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 800075a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800075e:	f003 0308 	and.w	r3, r3, #8
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000766:	4b7f      	ldr	r3, [pc, #508]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 8000768:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800076c:	4a7d      	ldr	r2, [pc, #500]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 800076e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000772:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000776:	4b7b      	ldr	r3, [pc, #492]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 8000778:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800077c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000780:	60bb      	str	r3, [r7, #8]
 8000782:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000784:	4b77      	ldr	r3, [pc, #476]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 8000786:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800078a:	4a76      	ldr	r2, [pc, #472]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 800078c:	f043 0310 	orr.w	r3, r3, #16
 8000790:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000794:	4b73      	ldr	r3, [pc, #460]	@ (8000964 <MX_GPIO_Init+0x2c8>)
 8000796:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800079a:	f003 0310 	and.w	r3, r3, #16
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007a8:	486f      	ldr	r0, [pc, #444]	@ (8000968 <MX_GPIO_Init+0x2cc>)
 80007aa:	f000 ff9f 	bl	80016ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 80007ae:	2201      	movs	r2, #1
 80007b0:	2110      	movs	r1, #16
 80007b2:	486e      	ldr	r0, [pc, #440]	@ (800096c <MX_GPIO_Init+0x2d0>)
 80007b4:	f000 ff9a 	bl	80016ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|SPI_DC_Pin, GPIO_PIN_RESET);
 80007b8:	2200      	movs	r2, #0
 80007ba:	f244 0111 	movw	r1, #16401	@ 0x4011
 80007be:	486c      	ldr	r0, [pc, #432]	@ (8000970 <MX_GPIO_Init+0x2d4>)
 80007c0:	f000 ff94 	bl	80016ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007c4:	2200      	movs	r2, #0
 80007c6:	2102      	movs	r1, #2
 80007c8:	486a      	ldr	r0, [pc, #424]	@ (8000974 <MX_GPIO_Init+0x2d8>)
 80007ca:	f000 ff8f 	bl	80016ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d4:	2300      	movs	r3, #0
 80007d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	2300      	movs	r3, #0
 80007da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007e0:	4619      	mov	r1, r3
 80007e2:	4865      	ldr	r0, [pc, #404]	@ (8000978 <MX_GPIO_Init+0x2dc>)
 80007e4:	f000 fdd2 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 80007e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ee:	2301      	movs	r3, #1
 80007f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	2300      	movs	r3, #0
 80007f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f6:	2300      	movs	r3, #0
 80007f8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80007fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007fe:	4619      	mov	r1, r3
 8000800:	4859      	ldr	r0, [pc, #356]	@ (8000968 <MX_GPIO_Init+0x2cc>)
 8000802:	f000 fdc3 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8000806:	2310      	movs	r3, #16
 8000808:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080a:	2301      	movs	r3, #1
 800080c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800080e:	2301      	movs	r3, #1
 8000810:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000812:	2301      	movs	r3, #1
 8000814:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000816:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800081a:	4619      	mov	r1, r3
 800081c:	4853      	ldr	r0, [pc, #332]	@ (800096c <MX_GPIO_Init+0x2d0>)
 800081e:	f000 fdb5 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000822:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000826:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000828:	2301      	movs	r3, #1
 800082a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000830:	2300      	movs	r3, #0
 8000832:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000834:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000838:	4619      	mov	r1, r3
 800083a:	484d      	ldr	r0, [pc, #308]	@ (8000970 <MX_GPIO_Init+0x2d4>)
 800083c:	f000 fda6 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000840:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000844:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000846:	2302      	movs	r3, #2
 8000848:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	2300      	movs	r3, #0
 800084c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084e:	2300      	movs	r3, #0
 8000850:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000852:	2305      	movs	r3, #5
 8000854:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000856:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800085a:	4619      	mov	r1, r3
 800085c:	4844      	ldr	r0, [pc, #272]	@ (8000970 <MX_GPIO_Init+0x2d4>)
 800085e:	f000 fd95 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000862:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000866:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000868:	2302      	movs	r3, #2
 800086a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000870:	2300      	movs	r3, #0
 8000872:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000874:	2307      	movs	r3, #7
 8000876:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000878:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800087c:	4619      	mov	r1, r3
 800087e:	483f      	ldr	r0, [pc, #252]	@ (800097c <MX_GPIO_Init+0x2e0>)
 8000880:	f000 fd84 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000884:	2380      	movs	r3, #128	@ 0x80
 8000886:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000888:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800088c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000892:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000896:	4619      	mov	r1, r3
 8000898:	4839      	ldr	r0, [pc, #228]	@ (8000980 <MX_GPIO_Init+0x2e4>)
 800089a:	f000 fd77 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800089e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a4:	2302      	movs	r3, #2
 80008a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	2300      	movs	r3, #0
 80008ae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80008b0:	2300      	movs	r3, #0
 80008b2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008b8:	4619      	mov	r1, r3
 80008ba:	482f      	ldr	r0, [pc, #188]	@ (8000978 <MX_GPIO_Init+0x2dc>)
 80008bc:	f000 fd66 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80008c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	2302      	movs	r3, #2
 80008c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80008d2:	2300      	movs	r3, #0
 80008d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008da:	4619      	mov	r1, r3
 80008dc:	4823      	ldr	r0, [pc, #140]	@ (800096c <MX_GPIO_Init+0x2d0>)
 80008de:	f000 fd55 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 80008e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e8:	2302      	movs	r3, #2
 80008ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 80008f4:	230a      	movs	r3, #10
 80008f6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 80008f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008fc:	4619      	mov	r1, r3
 80008fe:	481b      	ldr	r0, [pc, #108]	@ (800096c <MX_GPIO_Init+0x2d0>)
 8000900:	f000 fd44 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8000904:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090a:	2302      	movs	r3, #2
 800090c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000916:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800091a:	4619      	mov	r1, r3
 800091c:	4813      	ldr	r0, [pc, #76]	@ (800096c <MX_GPIO_Init+0x2d0>)
 800091e:	f000 fd35 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_DC_Pin */
  GPIO_InitStruct.Pin = SPI_DC_Pin;
 8000922:	2310      	movs	r3, #16
 8000924:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000926:	2301      	movs	r3, #1
 8000928:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800092e:	2301      	movs	r3, #1
 8000930:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI_DC_GPIO_Port, &GPIO_InitStruct);
 8000932:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000936:	4619      	mov	r1, r3
 8000938:	480d      	ldr	r0, [pc, #52]	@ (8000970 <MX_GPIO_Init+0x2d4>)
 800093a:	f000 fd27 	bl	800138c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800093e:	2302      	movs	r3, #2
 8000940:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	2301      	movs	r3, #1
 8000944:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000952:	4619      	mov	r1, r3
 8000954:	4807      	ldr	r0, [pc, #28]	@ (8000974 <MX_GPIO_Init+0x2d8>)
 8000956:	f000 fd19 	bl	800138c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800095a:	bf00      	nop
 800095c:	3738      	adds	r7, #56	@ 0x38
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	58024400 	.word	0x58024400
 8000968:	58021400 	.word	0x58021400
 800096c:	58020000 	.word	0x58020000
 8000970:	58020400 	.word	0x58020400
 8000974:	58021000 	.word	0x58021000
 8000978:	58020800 	.word	0x58020800
 800097c:	58020c00 	.word	0x58020c00
 8000980:	58021800 	.word	0x58021800

08000984 <writeLCD>:

/* USER CODE BEGIN 4 */
void writeLCD(ST7735_JOB job, uint8_t *data) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af00      	add	r7, sp, #0
 800098a:	f107 0308 	add.w	r3, r7, #8
 800098e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000992:	607a      	str	r2, [r7, #4]
	HAL_GPIO_WritePin(SPI_DC_GPIO_Port, SPI_DC_Pin, GPIO_PIN_RESET);
 8000994:	2200      	movs	r2, #0
 8000996:	2110      	movs	r1, #16
 8000998:	4820      	ldr	r0, [pc, #128]	@ (8000a1c <writeLCD+0x98>)
 800099a:	f000 fea7 	bl	80016ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	2110      	movs	r1, #16
 80009a2:	481f      	ldr	r0, [pc, #124]	@ (8000a20 <writeLCD+0x9c>)
 80009a4:	f000 fea2 	bl	80016ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &job.op, 1, HAL_MAX_DELAY);
 80009a8:	f107 0108 	add.w	r1, r7, #8
 80009ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009b0:	2201      	movs	r2, #1
 80009b2:	481c      	ldr	r0, [pc, #112]	@ (8000a24 <writeLCD+0xa0>)
 80009b4:	f003 fb20 	bl	8003ff8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 80009b8:	2201      	movs	r2, #1
 80009ba:	2110      	movs	r1, #16
 80009bc:	4818      	ldr	r0, [pc, #96]	@ (8000a20 <writeLCD+0x9c>)
 80009be:	f000 fe95 	bl	80016ec <HAL_GPIO_WritePin>
	if(job.dataLength != 0) {
 80009c2:	7abb      	ldrb	r3, [r7, #10]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d024      	beq.n	8000a12 <writeLCD+0x8e>
		HAL_GPIO_WritePin(SPI_DC_GPIO_Port, SPI_DC_Pin, GPIO_PIN_SET);
 80009c8:	2201      	movs	r2, #1
 80009ca:	2110      	movs	r1, #16
 80009cc:	4813      	ldr	r0, [pc, #76]	@ (8000a1c <writeLCD+0x98>)
 80009ce:	f000 fe8d 	bl	80016ec <HAL_GPIO_WritePin>
		for(int i = job.offset; i < job.offset + job.dataLength; i++) {
 80009d2:	7a7b      	ldrb	r3, [r7, #9]
 80009d4:	617b      	str	r3, [r7, #20]
 80009d6:	e015      	b.n	8000a04 <writeLCD+0x80>
			HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80009d8:	2200      	movs	r2, #0
 80009da:	2110      	movs	r1, #16
 80009dc:	4810      	ldr	r0, [pc, #64]	@ (8000a20 <writeLCD+0x9c>)
 80009de:	f000 fe85 	bl	80016ec <HAL_GPIO_WritePin>
			HAL_SPI_Transmit(&hspi1, data + i, 1, HAL_MAX_DELAY);
 80009e2:	697b      	ldr	r3, [r7, #20]
 80009e4:	687a      	ldr	r2, [r7, #4]
 80009e6:	18d1      	adds	r1, r2, r3
 80009e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009ec:	2201      	movs	r2, #1
 80009ee:	480d      	ldr	r0, [pc, #52]	@ (8000a24 <writeLCD+0xa0>)
 80009f0:	f003 fb02 	bl	8003ff8 <HAL_SPI_Transmit>
			HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 80009f4:	2201      	movs	r2, #1
 80009f6:	2110      	movs	r1, #16
 80009f8:	4809      	ldr	r0, [pc, #36]	@ (8000a20 <writeLCD+0x9c>)
 80009fa:	f000 fe77 	bl	80016ec <HAL_GPIO_WritePin>
		for(int i = job.offset; i < job.offset + job.dataLength; i++) {
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	3301      	adds	r3, #1
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	7a7b      	ldrb	r3, [r7, #9]
 8000a06:	461a      	mov	r2, r3
 8000a08:	7abb      	ldrb	r3, [r7, #10]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	697a      	ldr	r2, [r7, #20]
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	dbe2      	blt.n	80009d8 <writeLCD+0x54>
		}
	}
}
 8000a12:	bf00      	nop
 8000a14:	3718      	adds	r7, #24
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	58020400 	.word	0x58020400
 8000a20:	58020000 	.word	0x58020000
 8000a24:	24000084 	.word	0x24000084

08000a28 <writeLCDColour>:

void writeLCDColour(PixelData data) {
 8000a28:	b480      	push	{r7}
 8000a2a:	b085      	sub	sp, #20
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < 128; i++) {
 8000a30:	2300      	movs	r3, #0
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	e01d      	b.n	8000a72 <writeLCDColour+0x4a>
		for(int j = 0; j < 160; j++) {
 8000a36:	2300      	movs	r3, #0
 8000a38:	60bb      	str	r3, [r7, #8]
 8000a3a:	e014      	b.n	8000a66 <writeLCDColour+0x3e>
			screen[i][j] = data;
 8000a3c:	4812      	ldr	r0, [pc, #72]	@ (8000a88 <writeLCDColour+0x60>)
 8000a3e:	68bb      	ldr	r3, [r7, #8]
 8000a40:	68f9      	ldr	r1, [r7, #12]
 8000a42:	461a      	mov	r2, r3
 8000a44:	0052      	lsls	r2, r2, #1
 8000a46:	441a      	add	r2, r3
 8000a48:	460b      	mov	r3, r1
 8000a4a:	011b      	lsls	r3, r3, #4
 8000a4c:	1a5b      	subs	r3, r3, r1
 8000a4e:	015b      	lsls	r3, r3, #5
 8000a50:	4413      	add	r3, r2
 8000a52:	4403      	add	r3, r0
 8000a54:	461a      	mov	r2, r3
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	8819      	ldrh	r1, [r3, #0]
 8000a5a:	789b      	ldrb	r3, [r3, #2]
 8000a5c:	8011      	strh	r1, [r2, #0]
 8000a5e:	7093      	strb	r3, [r2, #2]
		for(int j = 0; j < 160; j++) {
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	3301      	adds	r3, #1
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	2b9f      	cmp	r3, #159	@ 0x9f
 8000a6a:	dde7      	ble.n	8000a3c <writeLCDColour+0x14>
	for(int i = 0; i < 128; i++) {
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a76:	ddde      	ble.n	8000a36 <writeLCDColour+0xe>
		}
	}
}
 8000a78:	bf00      	nop
 8000a7a:	bf00      	nop
 8000a7c:	3714      	adds	r7, #20
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	2400010c 	.word	0x2400010c

08000a8c <colourFromHex>:

PixelData colourFromHex(uint8_t r, uint8_t g, uint8_t b) {
 8000a8c:	b480      	push	{r7}
 8000a8e:	b085      	sub	sp, #20
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	71fb      	strb	r3, [r7, #7]
 8000a96:	460b      	mov	r3, r1
 8000a98:	71bb      	strb	r3, [r7, #6]
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	717b      	strb	r3, [r7, #5]
	return (PixelData) {{r, g, b}};
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	733b      	strb	r3, [r7, #12]
 8000aa2:	79bb      	ldrb	r3, [r7, #6]
 8000aa4:	737b      	strb	r3, [r7, #13]
 8000aa6:	797b      	ldrb	r3, [r7, #5]
 8000aa8:	73bb      	strb	r3, [r7, #14]
 8000aaa:	2300      	movs	r3, #0
 8000aac:	7b3a      	ldrb	r2, [r7, #12]
 8000aae:	f362 0307 	bfi	r3, r2, #0, #8
 8000ab2:	7b7a      	ldrb	r2, [r7, #13]
 8000ab4:	f362 230f 	bfi	r3, r2, #8, #8
 8000ab8:	7bba      	ldrb	r2, [r7, #14]
 8000aba:	f362 4317 	bfi	r3, r2, #16, #8
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3714      	adds	r7, #20
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
	...

08000acc <updateScreen>:
		dataPos += 3;
	}
	return (Rect) {x, y, 32, 45};
}

void updateScreen() {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b08a      	sub	sp, #40	@ 0x28
 8000ad0:	af00      	add	r7, sp, #0
	uint8_t width[4] = {0x00, 0x00, 0x00, 0x7F}; // Max width and height
 8000ad2:	f04f 43fe 	mov.w	r3, #2130706432	@ 0x7f000000
 8000ad6:	61fb      	str	r3, [r7, #28]
	uint8_t height[4] = {0x00, 0x00, 0x00, 0x9F};
 8000ad8:	f04f 431f 	mov.w	r3, #2667577344	@ 0x9f000000
 8000adc:	61bb      	str	r3, [r7, #24]
	ST7735_JOB j = {ST7735_RASET, 0, 4, 0};
 8000ade:	4a33      	ldr	r2, [pc, #204]	@ (8000bac <updateScreen+0xe0>)
 8000ae0:	f107 0310 	add.w	r3, r7, #16
 8000ae4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ae8:	e883 0003 	stmia.w	r3, {r0, r1}
	writeLCD(j, width);
 8000aec:	f107 031c 	add.w	r3, r7, #28
 8000af0:	461a      	mov	r2, r3
 8000af2:	f107 0310 	add.w	r3, r7, #16
 8000af6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000afa:	f7ff ff43 	bl	8000984 <writeLCD>
	j = (ST7735_JOB) {ST7735_CASET, 0, 4, 0};
 8000afe:	4a2c      	ldr	r2, [pc, #176]	@ (8000bb0 <updateScreen+0xe4>)
 8000b00:	f107 0310 	add.w	r3, r7, #16
 8000b04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b08:	e883 0003 	stmia.w	r3, {r0, r1}
	writeLCD(j, height);
 8000b0c:	f107 0318 	add.w	r3, r7, #24
 8000b10:	461a      	mov	r2, r3
 8000b12:	f107 0310 	add.w	r3, r7, #16
 8000b16:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000b1a:	f7ff ff33 	bl	8000984 <writeLCD>
	j = (ST7735_JOB) {ST7735_RAMWR, 0, 0, 0};
 8000b1e:	232c      	movs	r3, #44	@ 0x2c
 8000b20:	743b      	strb	r3, [r7, #16]
 8000b22:	2300      	movs	r3, #0
 8000b24:	747b      	strb	r3, [r7, #17]
 8000b26:	2300      	movs	r3, #0
 8000b28:	74bb      	strb	r3, [r7, #18]
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	617b      	str	r3, [r7, #20]
	writeLCD(j, NULL);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f107 0310 	add.w	r3, r7, #16
 8000b34:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000b38:	f7ff ff24 	bl	8000984 <writeLCD>
	HAL_GPIO_WritePin(SPI_DC_GPIO_Port, SPI_DC_Pin, GPIO_PIN_SET);
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	2110      	movs	r1, #16
 8000b40:	481c      	ldr	r0, [pc, #112]	@ (8000bb4 <updateScreen+0xe8>)
 8000b42:	f000 fdd3 	bl	80016ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2110      	movs	r1, #16
 8000b4a:	481b      	ldr	r0, [pc, #108]	@ (8000bb8 <updateScreen+0xec>)
 8000b4c:	f000 fdce 	bl	80016ec <HAL_GPIO_WritePin>
	for(int i = 0; i < 128; i++) {
 8000b50:	2300      	movs	r3, #0
 8000b52:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b54:	e01d      	b.n	8000b92 <updateScreen+0xc6>
		for(int j = 0; j < 160; j++) {
 8000b56:	2300      	movs	r3, #0
 8000b58:	623b      	str	r3, [r7, #32]
 8000b5a:	e014      	b.n	8000b86 <updateScreen+0xba>
			HAL_SPI_Transmit(&hspi1, screen[i][j].data, 3, HAL_MAX_DELAY);
 8000b5c:	6a3b      	ldr	r3, [r7, #32]
 8000b5e:	461a      	mov	r2, r3
 8000b60:	0052      	lsls	r2, r2, #1
 8000b62:	441a      	add	r2, r3
 8000b64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000b66:	460b      	mov	r3, r1
 8000b68:	011b      	lsls	r3, r3, #4
 8000b6a:	1a5b      	subs	r3, r3, r1
 8000b6c:	015b      	lsls	r3, r3, #5
 8000b6e:	4413      	add	r3, r2
 8000b70:	4a12      	ldr	r2, [pc, #72]	@ (8000bbc <updateScreen+0xf0>)
 8000b72:	1899      	adds	r1, r3, r2
 8000b74:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b78:	2203      	movs	r2, #3
 8000b7a:	4811      	ldr	r0, [pc, #68]	@ (8000bc0 <updateScreen+0xf4>)
 8000b7c:	f003 fa3c 	bl	8003ff8 <HAL_SPI_Transmit>
		for(int j = 0; j < 160; j++) {
 8000b80:	6a3b      	ldr	r3, [r7, #32]
 8000b82:	3301      	adds	r3, #1
 8000b84:	623b      	str	r3, [r7, #32]
 8000b86:	6a3b      	ldr	r3, [r7, #32]
 8000b88:	2b9f      	cmp	r3, #159	@ 0x9f
 8000b8a:	dde7      	ble.n	8000b5c <updateScreen+0x90>
	for(int i = 0; i < 128; i++) {
 8000b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b8e:	3301      	adds	r3, #1
 8000b90:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b94:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b96:	ddde      	ble.n	8000b56 <updateScreen+0x8a>
		}
	}
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2110      	movs	r1, #16
 8000b9c:	4806      	ldr	r0, [pc, #24]	@ (8000bb8 <updateScreen+0xec>)
 8000b9e:	f000 fda5 	bl	80016ec <HAL_GPIO_WritePin>
}
 8000ba2:	bf00      	nop
 8000ba4:	3728      	adds	r7, #40	@ 0x28
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	080049f0 	.word	0x080049f0
 8000bb0:	080049f8 	.word	0x080049f8
 8000bb4:	58020400 	.word	0x58020400
 8000bb8:	58020000 	.word	0x58020000
 8000bbc:	2400010c 	.word	0x2400010c
 8000bc0:	24000084 	.word	0x24000084

08000bc4 <updateRect>:

void updateRect(Rect rect) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08c      	sub	sp, #48	@ 0x30
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
	uint8_t width[4] = {0x00, rect.x, 0x00, rect.x + rect.w}; // Bounding rect of object
 8000bcc:	2300      	movs	r3, #0
 8000bce:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000bd2:	793b      	ldrb	r3, [r7, #4]
 8000bd4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8000bd8:	2300      	movs	r3, #0
 8000bda:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000bde:	793a      	ldrb	r2, [r7, #4]
 8000be0:	79bb      	ldrb	r3, [r7, #6]
 8000be2:	4413      	add	r3, r2
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t height[4] = {0x00, rect.y, 0x00, rect.y + rect.h - 1};
 8000bea:	2300      	movs	r3, #0
 8000bec:	f887 3020 	strb.w	r3, [r7, #32]
 8000bf0:	797b      	ldrb	r3, [r7, #5]
 8000bf2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8000bfc:	797a      	ldrb	r2, [r7, #5]
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	4413      	add	r3, r2
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	3b01      	subs	r3, #1
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	ST7735_JOB j = {ST7735_RASET, 0, 4, 0};
 8000c0c:	4a36      	ldr	r2, [pc, #216]	@ (8000ce8 <updateRect+0x124>)
 8000c0e:	f107 0318 	add.w	r3, r7, #24
 8000c12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c16:	e883 0003 	stmia.w	r3, {r0, r1}
	writeLCD(j, width);
 8000c1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c1e:	461a      	mov	r2, r3
 8000c20:	f107 0318 	add.w	r3, r7, #24
 8000c24:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000c28:	f7ff feac 	bl	8000984 <writeLCD>
	j = (ST7735_JOB) {ST7735_CASET, 0, 4, 0};
 8000c2c:	4a2f      	ldr	r2, [pc, #188]	@ (8000cec <updateRect+0x128>)
 8000c2e:	f107 0318 	add.w	r3, r7, #24
 8000c32:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c36:	e883 0003 	stmia.w	r3, {r0, r1}
	writeLCD(j, height);
 8000c3a:	f107 0320 	add.w	r3, r7, #32
 8000c3e:	461a      	mov	r2, r3
 8000c40:	f107 0318 	add.w	r3, r7, #24
 8000c44:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000c48:	f7ff fe9c 	bl	8000984 <writeLCD>
	j = (ST7735_JOB) {ST7735_RAMWR, 0, 0, 0};
 8000c4c:	232c      	movs	r3, #44	@ 0x2c
 8000c4e:	763b      	strb	r3, [r7, #24]
 8000c50:	2300      	movs	r3, #0
 8000c52:	767b      	strb	r3, [r7, #25]
 8000c54:	2300      	movs	r3, #0
 8000c56:	76bb      	strb	r3, [r7, #26]
 8000c58:	2300      	movs	r3, #0
 8000c5a:	61fb      	str	r3, [r7, #28]
	writeLCD(j, NULL);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f107 0318 	add.w	r3, r7, #24
 8000c62:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000c66:	f7ff fe8d 	bl	8000984 <writeLCD>
	HAL_GPIO_WritePin(SPI_DC_GPIO_Port, SPI_DC_Pin, GPIO_PIN_SET);
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	2110      	movs	r1, #16
 8000c6e:	4820      	ldr	r0, [pc, #128]	@ (8000cf0 <updateRect+0x12c>)
 8000c70:	f000 fd3c 	bl	80016ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000c74:	2200      	movs	r2, #0
 8000c76:	2110      	movs	r1, #16
 8000c78:	481e      	ldr	r0, [pc, #120]	@ (8000cf4 <updateRect+0x130>)
 8000c7a:	f000 fd37 	bl	80016ec <HAL_GPIO_WritePin>
	for(int i = rect.x; i < rect.x + rect.w; i++) {
 8000c7e:	793b      	ldrb	r3, [r7, #4]
 8000c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c82:	e021      	b.n	8000cc8 <updateRect+0x104>
		for(int j = rect.y; j < rect.y + rect.h; j++) {
 8000c84:	797b      	ldrb	r3, [r7, #5]
 8000c86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c88:	e014      	b.n	8000cb4 <updateRect+0xf0>
			HAL_SPI_Transmit(&hspi1, screen[i][j].data, 3, HAL_MAX_DELAY);
 8000c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	0052      	lsls	r2, r2, #1
 8000c90:	441a      	add	r2, r3
 8000c92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000c94:	460b      	mov	r3, r1
 8000c96:	011b      	lsls	r3, r3, #4
 8000c98:	1a5b      	subs	r3, r3, r1
 8000c9a:	015b      	lsls	r3, r3, #5
 8000c9c:	4413      	add	r3, r2
 8000c9e:	4a16      	ldr	r2, [pc, #88]	@ (8000cf8 <updateRect+0x134>)
 8000ca0:	1899      	adds	r1, r3, r2
 8000ca2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	4814      	ldr	r0, [pc, #80]	@ (8000cfc <updateRect+0x138>)
 8000caa:	f003 f9a5 	bl	8003ff8 <HAL_SPI_Transmit>
		for(int j = rect.y; j < rect.y + rect.h; j++) {
 8000cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000cb4:	797b      	ldrb	r3, [r7, #5]
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	4413      	add	r3, r2
 8000cbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	dbe3      	blt.n	8000c8a <updateRect+0xc6>
	for(int i = rect.x; i < rect.x + rect.w; i++) {
 8000cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000cc8:	793b      	ldrb	r3, [r7, #4]
 8000cca:	461a      	mov	r2, r3
 8000ccc:	79bb      	ldrb	r3, [r7, #6]
 8000cce:	4413      	add	r3, r2
 8000cd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	dbd6      	blt.n	8000c84 <updateRect+0xc0>
		}
	}
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	2110      	movs	r1, #16
 8000cda:	4806      	ldr	r0, [pc, #24]	@ (8000cf4 <updateRect+0x130>)
 8000cdc:	f000 fd06 	bl	80016ec <HAL_GPIO_WritePin>
}
 8000ce0:	bf00      	nop
 8000ce2:	3730      	adds	r7, #48	@ 0x30
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	080049f0 	.word	0x080049f0
 8000cec:	080049f8 	.word	0x080049f8
 8000cf0:	58020400 	.word	0x58020400
 8000cf4:	58020000 	.word	0x58020000
 8000cf8:	2400010c 	.word	0x2400010c
 8000cfc:	24000084 	.word	0x24000084

08000d00 <addTextElement>:

void addTextElement(const char* text, PixelData colour, Rect rect) {
 8000d00:	b590      	push	{r4, r7, lr}
 8000d02:	b089      	sub	sp, #36	@ 0x24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	60f8      	str	r0, [r7, #12]
 8000d08:	60b9      	str	r1, [r7, #8]
 8000d0a:	607a      	str	r2, [r7, #4]
	TextElement te = {text, colour, rect};
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	617b      	str	r3, [r7, #20]
 8000d10:	f107 0318 	add.w	r3, r7, #24
 8000d14:	f107 0208 	add.w	r2, r7, #8
 8000d18:	6812      	ldr	r2, [r2, #0]
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	8019      	strh	r1, [r3, #0]
 8000d1e:	3302      	adds	r3, #2
 8000d20:	0c12      	lsrs	r2, r2, #16
 8000d22:	701a      	strb	r2, [r3, #0]
 8000d24:	f107 031b 	add.w	r3, r7, #27
 8000d28:	1d3a      	adds	r2, r7, #4
 8000d2a:	6810      	ldr	r0, [r2, #0]
 8000d2c:	6018      	str	r0, [r3, #0]
	textElements[textElementsCount] = te;
 8000d2e:	4b12      	ldr	r3, [pc, #72]	@ (8000d78 <addTextElement+0x78>)
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	4b12      	ldr	r3, [pc, #72]	@ (8000d7c <addTextElement+0x7c>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	4619      	mov	r1, r3
 8000d38:	460b      	mov	r3, r1
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	440b      	add	r3, r1
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	4413      	add	r3, r2
 8000d42:	461c      	mov	r4, r3
 8000d44:	f107 0314 	add.w	r3, r7, #20
 8000d48:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000d4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	textElements = realloc(textElements, textElementsCount++); // Add another spare element to the end of the array.
 8000d50:	4b09      	ldr	r3, [pc, #36]	@ (8000d78 <addTextElement+0x78>)
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	4b09      	ldr	r3, [pc, #36]	@ (8000d7c <addTextElement+0x7c>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	1c59      	adds	r1, r3, #1
 8000d5a:	b2c8      	uxtb	r0, r1
 8000d5c:	4907      	ldr	r1, [pc, #28]	@ (8000d7c <addTextElement+0x7c>)
 8000d5e:	7008      	strb	r0, [r1, #0]
 8000d60:	4619      	mov	r1, r3
 8000d62:	4610      	mov	r0, r2
 8000d64:	f003 fcd6 	bl	8004714 <realloc>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	4a03      	ldr	r2, [pc, #12]	@ (8000d78 <addTextElement+0x78>)
 8000d6c:	6013      	str	r3, [r2, #0]
}
 8000d6e:	bf00      	nop
 8000d70:	3724      	adds	r7, #36	@ 0x24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd90      	pop	{r4, r7, pc}
 8000d76:	bf00      	nop
 8000d78:	2400f110 	.word	0x2400f110
 8000d7c:	2400f10c 	.word	0x2400f10c

08000d80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d84:	b672      	cpsid	i
}
 8000d86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <Error_Handler+0x8>

08000d8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d92:	4b0a      	ldr	r3, [pc, #40]	@ (8000dbc <HAL_MspInit+0x30>)
 8000d94:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000d98:	4a08      	ldr	r2, [pc, #32]	@ (8000dbc <HAL_MspInit+0x30>)
 8000d9a:	f043 0302 	orr.w	r3, r3, #2
 8000d9e:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000da2:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <HAL_MspInit+0x30>)
 8000da4:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000da8:	f003 0302 	and.w	r3, r3, #2
 8000dac:	607b      	str	r3, [r7, #4]
 8000dae:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	58024400 	.word	0x58024400

08000dc0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b0ba      	sub	sp, #232	@ 0xe8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	22c0      	movs	r2, #192	@ 0xc0
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f003 fccd 	bl	8004780 <memset>
  if(hspi->Instance==SPI1)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a26      	ldr	r2, [pc, #152]	@ (8000e84 <HAL_SPI_MspInit+0xc4>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d144      	bne.n	8000e7a <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000df0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e00:	f107 0310 	add.w	r3, r7, #16
 8000e04:	4618      	mov	r0, r3
 8000e06:	f001 fcb1 	bl	800276c <HAL_RCCEx_PeriphCLKConfig>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8000e10:	f7ff ffb6 	bl	8000d80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e14:	4b1c      	ldr	r3, [pc, #112]	@ (8000e88 <HAL_SPI_MspInit+0xc8>)
 8000e16:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8000e88 <HAL_SPI_MspInit+0xc8>)
 8000e1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e20:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8000e24:	4b18      	ldr	r3, [pc, #96]	@ (8000e88 <HAL_SPI_MspInit+0xc8>)
 8000e26:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000e2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e32:	4b15      	ldr	r3, [pc, #84]	@ (8000e88 <HAL_SPI_MspInit+0xc8>)
 8000e34:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e38:	4a13      	ldr	r2, [pc, #76]	@ (8000e88 <HAL_SPI_MspInit+0xc8>)
 8000e3a:	f043 0301 	orr.w	r3, r3, #1
 8000e3e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000e42:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <HAL_SPI_MspInit+0xc8>)
 8000e44:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e48:	f003 0301 	and.w	r3, r3, #1
 8000e4c:	60bb      	str	r3, [r7, #8]
 8000e4e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000e50:	23e0      	movs	r3, #224	@ 0xe0
 8000e52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e56:	2302      	movs	r3, #2
 8000e58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	2300      	movs	r3, #0
 8000e64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e68:	2305      	movs	r3, #5
 8000e6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e72:	4619      	mov	r1, r3
 8000e74:	4805      	ldr	r0, [pc, #20]	@ (8000e8c <HAL_SPI_MspInit+0xcc>)
 8000e76:	f000 fa89 	bl	800138c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e7a:	bf00      	nop
 8000e7c:	37e8      	adds	r7, #232	@ 0xe8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40013000 	.word	0x40013000
 8000e88:	58024400 	.word	0x58024400
 8000e8c:	58020000 	.word	0x58020000

08000e90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e94:	bf00      	nop
 8000e96:	e7fd      	b.n	8000e94 <NMI_Handler+0x4>

08000e98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e9c:	bf00      	nop
 8000e9e:	e7fd      	b.n	8000e9c <HardFault_Handler+0x4>

08000ea0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <MemManage_Handler+0x4>

08000ea8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <BusFault_Handler+0x4>

08000eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <UsageFault_Handler+0x4>

08000eb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr

08000ed4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ee6:	f000 f94d 	bl	8001184 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
	...

08000ef0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ef8:	4a14      	ldr	r2, [pc, #80]	@ (8000f4c <_sbrk+0x5c>)
 8000efa:	4b15      	ldr	r3, [pc, #84]	@ (8000f50 <_sbrk+0x60>)
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f04:	4b13      	ldr	r3, [pc, #76]	@ (8000f54 <_sbrk+0x64>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d102      	bne.n	8000f12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f0c:	4b11      	ldr	r3, [pc, #68]	@ (8000f54 <_sbrk+0x64>)
 8000f0e:	4a12      	ldr	r2, [pc, #72]	@ (8000f58 <_sbrk+0x68>)
 8000f10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f12:	4b10      	ldr	r3, [pc, #64]	@ (8000f54 <_sbrk+0x64>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4413      	add	r3, r2
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d207      	bcs.n	8000f30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f20:	f003 fc46 	bl	80047b0 <__errno>
 8000f24:	4603      	mov	r3, r0
 8000f26:	220c      	movs	r2, #12
 8000f28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f2e:	e009      	b.n	8000f44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f30:	4b08      	ldr	r3, [pc, #32]	@ (8000f54 <_sbrk+0x64>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f36:	4b07      	ldr	r3, [pc, #28]	@ (8000f54 <_sbrk+0x64>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	4a05      	ldr	r2, [pc, #20]	@ (8000f54 <_sbrk+0x64>)
 8000f40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f42:	68fb      	ldr	r3, [r7, #12]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3718      	adds	r7, #24
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	24100000 	.word	0x24100000
 8000f50:	00000400 	.word	0x00000400
 8000f54:	2400f114 	.word	0x2400f114
 8000f58:	2400f268 	.word	0x2400f268

08000f5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f60:	4b32      	ldr	r3, [pc, #200]	@ (800102c <SystemInit+0xd0>)
 8000f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f66:	4a31      	ldr	r2, [pc, #196]	@ (800102c <SystemInit+0xd0>)
 8000f68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f70:	4b2f      	ldr	r3, [pc, #188]	@ (8001030 <SystemInit+0xd4>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f003 030f 	and.w	r3, r3, #15
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d807      	bhi.n	8000f8c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000f7c:	4b2c      	ldr	r3, [pc, #176]	@ (8001030 <SystemInit+0xd4>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f023 030f 	bic.w	r3, r3, #15
 8000f84:	4a2a      	ldr	r2, [pc, #168]	@ (8001030 <SystemInit+0xd4>)
 8000f86:	f043 0303 	orr.w	r3, r3, #3
 8000f8a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000f8c:	4b29      	ldr	r3, [pc, #164]	@ (8001034 <SystemInit+0xd8>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a28      	ldr	r2, [pc, #160]	@ (8001034 <SystemInit+0xd8>)
 8000f92:	f043 0301 	orr.w	r3, r3, #1
 8000f96:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f98:	4b26      	ldr	r3, [pc, #152]	@ (8001034 <SystemInit+0xd8>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000f9e:	4b25      	ldr	r3, [pc, #148]	@ (8001034 <SystemInit+0xd8>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	4924      	ldr	r1, [pc, #144]	@ (8001034 <SystemInit+0xd8>)
 8000fa4:	4b24      	ldr	r3, [pc, #144]	@ (8001038 <SystemInit+0xdc>)
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000faa:	4b21      	ldr	r3, [pc, #132]	@ (8001030 <SystemInit+0xd4>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 030c 	and.w	r3, r3, #12
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d007      	beq.n	8000fc6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fb6:	4b1e      	ldr	r3, [pc, #120]	@ (8001030 <SystemInit+0xd4>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f023 030f 	bic.w	r3, r3, #15
 8000fbe:	4a1c      	ldr	r2, [pc, #112]	@ (8001030 <SystemInit+0xd4>)
 8000fc0:	f043 0303 	orr.w	r3, r3, #3
 8000fc4:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000fc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001034 <SystemInit+0xd8>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000fcc:	4b19      	ldr	r3, [pc, #100]	@ (8001034 <SystemInit+0xd8>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000fd2:	4b18      	ldr	r3, [pc, #96]	@ (8001034 <SystemInit+0xd8>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000fd8:	4b16      	ldr	r3, [pc, #88]	@ (8001034 <SystemInit+0xd8>)
 8000fda:	4a18      	ldr	r2, [pc, #96]	@ (800103c <SystemInit+0xe0>)
 8000fdc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000fde:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <SystemInit+0xd8>)
 8000fe0:	4a17      	ldr	r2, [pc, #92]	@ (8001040 <SystemInit+0xe4>)
 8000fe2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000fe4:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <SystemInit+0xd8>)
 8000fe6:	4a17      	ldr	r2, [pc, #92]	@ (8001044 <SystemInit+0xe8>)
 8000fe8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000fea:	4b12      	ldr	r3, [pc, #72]	@ (8001034 <SystemInit+0xd8>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ff0:	4b10      	ldr	r3, [pc, #64]	@ (8001034 <SystemInit+0xd8>)
 8000ff2:	4a14      	ldr	r2, [pc, #80]	@ (8001044 <SystemInit+0xe8>)
 8000ff4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <SystemInit+0xd8>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000ffc:	4b0d      	ldr	r3, [pc, #52]	@ (8001034 <SystemInit+0xd8>)
 8000ffe:	4a11      	ldr	r2, [pc, #68]	@ (8001044 <SystemInit+0xe8>)
 8001000:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001002:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <SystemInit+0xd8>)
 8001004:	2200      	movs	r2, #0
 8001006:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001008:	4b0a      	ldr	r3, [pc, #40]	@ (8001034 <SystemInit+0xd8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a09      	ldr	r2, [pc, #36]	@ (8001034 <SystemInit+0xd8>)
 800100e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001012:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001014:	4b07      	ldr	r3, [pc, #28]	@ (8001034 <SystemInit+0xd8>)
 8001016:	2200      	movs	r2, #0
 8001018:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800101a:	4b0b      	ldr	r3, [pc, #44]	@ (8001048 <SystemInit+0xec>)
 800101c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001020:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001022:	bf00      	nop
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	e000ed00 	.word	0xe000ed00
 8001030:	52002000 	.word	0x52002000
 8001034:	58024400 	.word	0x58024400
 8001038:	eaf6ed7f 	.word	0xeaf6ed7f
 800103c:	02020200 	.word	0x02020200
 8001040:	01ff0000 	.word	0x01ff0000
 8001044:	01010280 	.word	0x01010280
 8001048:	52004000 	.word	0x52004000

0800104c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800104c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001084 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001050:	f7ff ff84 	bl	8000f5c <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001054:	480c      	ldr	r0, [pc, #48]	@ (8001088 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001056:	490d      	ldr	r1, [pc, #52]	@ (800108c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001058:	4a0d      	ldr	r2, [pc, #52]	@ (8001090 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800105a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800105c:	e002      	b.n	8001064 <LoopCopyDataInit>

0800105e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800105e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001060:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001062:	3304      	adds	r3, #4

08001064 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001064:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001066:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001068:	d3f9      	bcc.n	800105e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800106a:	4a0a      	ldr	r2, [pc, #40]	@ (8001094 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800106c:	4c0a      	ldr	r4, [pc, #40]	@ (8001098 <LoopFillZerobss+0x22>)
  movs r3, #0
 800106e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001070:	e001      	b.n	8001076 <LoopFillZerobss>

08001072 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001072:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001074:	3204      	adds	r2, #4

08001076 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001076:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001078:	d3fb      	bcc.n	8001072 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800107a:	f003 fb9f 	bl	80047bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800107e:	f7ff f935 	bl	80002ec <main>
  bx  lr
 8001082:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001084:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8001088:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800108c:	24000068 	.word	0x24000068
  ldr r2, =_sidata
 8001090:	08004a18 	.word	0x08004a18
  ldr r2, =_sbss
 8001094:	24000068 	.word	0x24000068
  ldr r4, =_ebss
 8001098:	2400f264 	.word	0x2400f264

0800109c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800109c:	e7fe      	b.n	800109c <ADC_IRQHandler>
	...

080010a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010a6:	2003      	movs	r0, #3
 80010a8:	f000 f93e 	bl	8001328 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80010ac:	f001 f9e4 	bl	8002478 <HAL_RCC_GetSysClockFreq>
 80010b0:	4602      	mov	r2, r0
 80010b2:	4b15      	ldr	r3, [pc, #84]	@ (8001108 <HAL_Init+0x68>)
 80010b4:	699b      	ldr	r3, [r3, #24]
 80010b6:	0a1b      	lsrs	r3, r3, #8
 80010b8:	f003 030f 	and.w	r3, r3, #15
 80010bc:	4913      	ldr	r1, [pc, #76]	@ (800110c <HAL_Init+0x6c>)
 80010be:	5ccb      	ldrb	r3, [r1, r3]
 80010c0:	f003 031f 	and.w	r3, r3, #31
 80010c4:	fa22 f303 	lsr.w	r3, r2, r3
 80010c8:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80010ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001108 <HAL_Init+0x68>)
 80010cc:	699b      	ldr	r3, [r3, #24]
 80010ce:	f003 030f 	and.w	r3, r3, #15
 80010d2:	4a0e      	ldr	r2, [pc, #56]	@ (800110c <HAL_Init+0x6c>)
 80010d4:	5cd3      	ldrb	r3, [r2, r3]
 80010d6:	f003 031f 	and.w	r3, r3, #31
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	fa22 f303 	lsr.w	r3, r2, r3
 80010e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001110 <HAL_Init+0x70>)
 80010e2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80010e4:	4a0b      	ldr	r2, [pc, #44]	@ (8001114 <HAL_Init+0x74>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010ea:	2000      	movs	r0, #0
 80010ec:	f000 f814 	bl	8001118 <HAL_InitTick>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e002      	b.n	8001100 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010fa:	f7ff fe47 	bl	8000d8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	58024400 	.word	0x58024400
 800110c:	08004a00 	.word	0x08004a00
 8001110:	2400000c 	.word	0x2400000c
 8001114:	24000008 	.word	0x24000008

08001118 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001120:	4b15      	ldr	r3, [pc, #84]	@ (8001178 <HAL_InitTick+0x60>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d101      	bne.n	800112c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e021      	b.n	8001170 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800112c:	4b13      	ldr	r3, [pc, #76]	@ (800117c <HAL_InitTick+0x64>)
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <HAL_InitTick+0x60>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	4619      	mov	r1, r3
 8001136:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800113a:	fbb3 f3f1 	udiv	r3, r3, r1
 800113e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001142:	4618      	mov	r0, r3
 8001144:	f000 f915 	bl	8001372 <HAL_SYSTICK_Config>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e00e      	b.n	8001170 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2b0f      	cmp	r3, #15
 8001156:	d80a      	bhi.n	800116e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001158:	2200      	movs	r2, #0
 800115a:	6879      	ldr	r1, [r7, #4]
 800115c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001160:	f000 f8ed 	bl	800133e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001164:	4a06      	ldr	r2, [pc, #24]	@ (8001180 <HAL_InitTick+0x68>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800116a:	2300      	movs	r3, #0
 800116c:	e000      	b.n	8001170 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
}
 8001170:	4618      	mov	r0, r3
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	24000014 	.word	0x24000014
 800117c:	24000008 	.word	0x24000008
 8001180:	24000010 	.word	0x24000010

08001184 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001188:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <HAL_IncTick+0x20>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <HAL_IncTick+0x24>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4413      	add	r3, r2
 8001194:	4a04      	ldr	r2, [pc, #16]	@ (80011a8 <HAL_IncTick+0x24>)
 8001196:	6013      	str	r3, [r2, #0]
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	24000014 	.word	0x24000014
 80011a8:	2400f118 	.word	0x2400f118

080011ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  return uwTick;
 80011b0:	4b03      	ldr	r3, [pc, #12]	@ (80011c0 <HAL_GetTick+0x14>)
 80011b2:	681b      	ldr	r3, [r3, #0]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	2400f118 	.word	0x2400f118

080011c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001204 <__NVIC_SetPriorityGrouping+0x40>)
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011da:	68ba      	ldr	r2, [r7, #8]
 80011dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011e0:	4013      	ands	r3, r2
 80011e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011ec:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <__NVIC_SetPriorityGrouping+0x44>)
 80011ee:	4313      	orrs	r3, r2
 80011f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011f2:	4a04      	ldr	r2, [pc, #16]	@ (8001204 <__NVIC_SetPriorityGrouping+0x40>)
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	60d3      	str	r3, [r2, #12]
}
 80011f8:	bf00      	nop
 80011fa:	3714      	adds	r7, #20
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	e000ed00 	.word	0xe000ed00
 8001208:	05fa0000 	.word	0x05fa0000

0800120c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001210:	4b04      	ldr	r3, [pc, #16]	@ (8001224 <__NVIC_GetPriorityGrouping+0x18>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	0a1b      	lsrs	r3, r3, #8
 8001216:	f003 0307 	and.w	r3, r3, #7
}
 800121a:	4618      	mov	r0, r3
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	e000ed00 	.word	0xe000ed00

08001228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	6039      	str	r1, [r7, #0]
 8001232:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001234:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001238:	2b00      	cmp	r3, #0
 800123a:	db0a      	blt.n	8001252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	b2da      	uxtb	r2, r3
 8001240:	490c      	ldr	r1, [pc, #48]	@ (8001274 <__NVIC_SetPriority+0x4c>)
 8001242:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001246:	0112      	lsls	r2, r2, #4
 8001248:	b2d2      	uxtb	r2, r2
 800124a:	440b      	add	r3, r1
 800124c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001250:	e00a      	b.n	8001268 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	b2da      	uxtb	r2, r3
 8001256:	4908      	ldr	r1, [pc, #32]	@ (8001278 <__NVIC_SetPriority+0x50>)
 8001258:	88fb      	ldrh	r3, [r7, #6]
 800125a:	f003 030f 	and.w	r3, r3, #15
 800125e:	3b04      	subs	r3, #4
 8001260:	0112      	lsls	r2, r2, #4
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	440b      	add	r3, r1
 8001266:	761a      	strb	r2, [r3, #24]
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr
 8001274:	e000e100 	.word	0xe000e100
 8001278:	e000ed00 	.word	0xe000ed00

0800127c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800127c:	b480      	push	{r7}
 800127e:	b089      	sub	sp, #36	@ 0x24
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	f1c3 0307 	rsb	r3, r3, #7
 8001296:	2b04      	cmp	r3, #4
 8001298:	bf28      	it	cs
 800129a:	2304      	movcs	r3, #4
 800129c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	3304      	adds	r3, #4
 80012a2:	2b06      	cmp	r3, #6
 80012a4:	d902      	bls.n	80012ac <NVIC_EncodePriority+0x30>
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	3b03      	subs	r3, #3
 80012aa:	e000      	b.n	80012ae <NVIC_EncodePriority+0x32>
 80012ac:	2300      	movs	r3, #0
 80012ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	43da      	mvns	r2, r3
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	401a      	ands	r2, r3
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	fa01 f303 	lsl.w	r3, r1, r3
 80012ce:	43d9      	mvns	r1, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d4:	4313      	orrs	r3, r2
         );
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3724      	adds	r7, #36	@ 0x24
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
	...

080012e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3b01      	subs	r3, #1
 80012f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012f4:	d301      	bcc.n	80012fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012f6:	2301      	movs	r3, #1
 80012f8:	e00f      	b.n	800131a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001324 <SysTick_Config+0x40>)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3b01      	subs	r3, #1
 8001300:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001302:	210f      	movs	r1, #15
 8001304:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001308:	f7ff ff8e 	bl	8001228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800130c:	4b05      	ldr	r3, [pc, #20]	@ (8001324 <SysTick_Config+0x40>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001312:	4b04      	ldr	r3, [pc, #16]	@ (8001324 <SysTick_Config+0x40>)
 8001314:	2207      	movs	r2, #7
 8001316:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	e000e010 	.word	0xe000e010

08001328 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f7ff ff47 	bl	80011c4 <__NVIC_SetPriorityGrouping>
}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b086      	sub	sp, #24
 8001342:	af00      	add	r7, sp, #0
 8001344:	4603      	mov	r3, r0
 8001346:	60b9      	str	r1, [r7, #8]
 8001348:	607a      	str	r2, [r7, #4]
 800134a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800134c:	f7ff ff5e 	bl	800120c <__NVIC_GetPriorityGrouping>
 8001350:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	68b9      	ldr	r1, [r7, #8]
 8001356:	6978      	ldr	r0, [r7, #20]
 8001358:	f7ff ff90 	bl	800127c <NVIC_EncodePriority>
 800135c:	4602      	mov	r2, r0
 800135e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001362:	4611      	mov	r1, r2
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff ff5f 	bl	8001228 <__NVIC_SetPriority>
}
 800136a:	bf00      	nop
 800136c:	3718      	adds	r7, #24
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f7ff ffb2 	bl	80012e4 <SysTick_Config>
 8001380:	4603      	mov	r3, r0
}
 8001382:	4618      	mov	r0, r3
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800138c:	b480      	push	{r7}
 800138e:	b089      	sub	sp, #36	@ 0x24
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001396:	2300      	movs	r3, #0
 8001398:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800139a:	4b89      	ldr	r3, [pc, #548]	@ (80015c0 <HAL_GPIO_Init+0x234>)
 800139c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800139e:	e194      	b.n	80016ca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	2101      	movs	r1, #1
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	fa01 f303 	lsl.w	r3, r1, r3
 80013ac:	4013      	ands	r3, r2
 80013ae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	f000 8186 	beq.w	80016c4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f003 0303 	and.w	r3, r3, #3
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d005      	beq.n	80013d0 <HAL_GPIO_Init+0x44>
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f003 0303 	and.w	r3, r3, #3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d130      	bne.n	8001432 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	2203      	movs	r2, #3
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	43db      	mvns	r3, r3
 80013e2:	69ba      	ldr	r2, [r7, #24]
 80013e4:	4013      	ands	r3, r2
 80013e6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	68da      	ldr	r2, [r3, #12]
 80013ec:	69fb      	ldr	r3, [r7, #28]
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	69ba      	ldr	r2, [r7, #24]
 80013fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001406:	2201      	movs	r2, #1
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	fa02 f303 	lsl.w	r3, r2, r3
 800140e:	43db      	mvns	r3, r3
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	4013      	ands	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	091b      	lsrs	r3, r3, #4
 800141c:	f003 0201 	and.w	r2, r3, #1
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	fa02 f303 	lsl.w	r3, r2, r3
 8001426:	69ba      	ldr	r2, [r7, #24]
 8001428:	4313      	orrs	r3, r2
 800142a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f003 0303 	and.w	r3, r3, #3
 800143a:	2b03      	cmp	r3, #3
 800143c:	d017      	beq.n	800146e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	2203      	movs	r2, #3
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	43db      	mvns	r3, r3
 8001450:	69ba      	ldr	r2, [r7, #24]
 8001452:	4013      	ands	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	689a      	ldr	r2, [r3, #8]
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	4313      	orrs	r3, r2
 8001466:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f003 0303 	and.w	r3, r3, #3
 8001476:	2b02      	cmp	r3, #2
 8001478:	d123      	bne.n	80014c2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	08da      	lsrs	r2, r3, #3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	3208      	adds	r2, #8
 8001482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001486:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	f003 0307 	and.w	r3, r3, #7
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	220f      	movs	r2, #15
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	43db      	mvns	r3, r3
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	4013      	ands	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	691a      	ldr	r2, [r3, #16]
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	f003 0307 	and.w	r3, r3, #7
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	08da      	lsrs	r2, r3, #3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	3208      	adds	r2, #8
 80014bc:	69b9      	ldr	r1, [r7, #24]
 80014be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	2203      	movs	r2, #3
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	43db      	mvns	r3, r3
 80014d4:	69ba      	ldr	r2, [r7, #24]
 80014d6:	4013      	ands	r3, r2
 80014d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	f003 0203 	and.w	r2, r3, #3
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	f000 80e0 	beq.w	80016c4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001504:	4b2f      	ldr	r3, [pc, #188]	@ (80015c4 <HAL_GPIO_Init+0x238>)
 8001506:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800150a:	4a2e      	ldr	r2, [pc, #184]	@ (80015c4 <HAL_GPIO_Init+0x238>)
 800150c:	f043 0302 	orr.w	r3, r3, #2
 8001510:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001514:	4b2b      	ldr	r3, [pc, #172]	@ (80015c4 <HAL_GPIO_Init+0x238>)
 8001516:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001522:	4a29      	ldr	r2, [pc, #164]	@ (80015c8 <HAL_GPIO_Init+0x23c>)
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	089b      	lsrs	r3, r3, #2
 8001528:	3302      	adds	r3, #2
 800152a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800152e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	f003 0303 	and.w	r3, r3, #3
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	220f      	movs	r2, #15
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43db      	mvns	r3, r3
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	4013      	ands	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a20      	ldr	r2, [pc, #128]	@ (80015cc <HAL_GPIO_Init+0x240>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d052      	beq.n	80015f4 <HAL_GPIO_Init+0x268>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a1f      	ldr	r2, [pc, #124]	@ (80015d0 <HAL_GPIO_Init+0x244>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d031      	beq.n	80015ba <HAL_GPIO_Init+0x22e>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a1e      	ldr	r2, [pc, #120]	@ (80015d4 <HAL_GPIO_Init+0x248>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d02b      	beq.n	80015b6 <HAL_GPIO_Init+0x22a>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a1d      	ldr	r2, [pc, #116]	@ (80015d8 <HAL_GPIO_Init+0x24c>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d025      	beq.n	80015b2 <HAL_GPIO_Init+0x226>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a1c      	ldr	r2, [pc, #112]	@ (80015dc <HAL_GPIO_Init+0x250>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d01f      	beq.n	80015ae <HAL_GPIO_Init+0x222>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a1b      	ldr	r2, [pc, #108]	@ (80015e0 <HAL_GPIO_Init+0x254>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d019      	beq.n	80015aa <HAL_GPIO_Init+0x21e>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a1a      	ldr	r2, [pc, #104]	@ (80015e4 <HAL_GPIO_Init+0x258>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d013      	beq.n	80015a6 <HAL_GPIO_Init+0x21a>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a19      	ldr	r2, [pc, #100]	@ (80015e8 <HAL_GPIO_Init+0x25c>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d00d      	beq.n	80015a2 <HAL_GPIO_Init+0x216>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a18      	ldr	r2, [pc, #96]	@ (80015ec <HAL_GPIO_Init+0x260>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d007      	beq.n	800159e <HAL_GPIO_Init+0x212>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a17      	ldr	r2, [pc, #92]	@ (80015f0 <HAL_GPIO_Init+0x264>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d101      	bne.n	800159a <HAL_GPIO_Init+0x20e>
 8001596:	2309      	movs	r3, #9
 8001598:	e02d      	b.n	80015f6 <HAL_GPIO_Init+0x26a>
 800159a:	230a      	movs	r3, #10
 800159c:	e02b      	b.n	80015f6 <HAL_GPIO_Init+0x26a>
 800159e:	2308      	movs	r3, #8
 80015a0:	e029      	b.n	80015f6 <HAL_GPIO_Init+0x26a>
 80015a2:	2307      	movs	r3, #7
 80015a4:	e027      	b.n	80015f6 <HAL_GPIO_Init+0x26a>
 80015a6:	2306      	movs	r3, #6
 80015a8:	e025      	b.n	80015f6 <HAL_GPIO_Init+0x26a>
 80015aa:	2305      	movs	r3, #5
 80015ac:	e023      	b.n	80015f6 <HAL_GPIO_Init+0x26a>
 80015ae:	2304      	movs	r3, #4
 80015b0:	e021      	b.n	80015f6 <HAL_GPIO_Init+0x26a>
 80015b2:	2303      	movs	r3, #3
 80015b4:	e01f      	b.n	80015f6 <HAL_GPIO_Init+0x26a>
 80015b6:	2302      	movs	r3, #2
 80015b8:	e01d      	b.n	80015f6 <HAL_GPIO_Init+0x26a>
 80015ba:	2301      	movs	r3, #1
 80015bc:	e01b      	b.n	80015f6 <HAL_GPIO_Init+0x26a>
 80015be:	bf00      	nop
 80015c0:	58000080 	.word	0x58000080
 80015c4:	58024400 	.word	0x58024400
 80015c8:	58000400 	.word	0x58000400
 80015cc:	58020000 	.word	0x58020000
 80015d0:	58020400 	.word	0x58020400
 80015d4:	58020800 	.word	0x58020800
 80015d8:	58020c00 	.word	0x58020c00
 80015dc:	58021000 	.word	0x58021000
 80015e0:	58021400 	.word	0x58021400
 80015e4:	58021800 	.word	0x58021800
 80015e8:	58021c00 	.word	0x58021c00
 80015ec:	58022000 	.word	0x58022000
 80015f0:	58022400 	.word	0x58022400
 80015f4:	2300      	movs	r3, #0
 80015f6:	69fa      	ldr	r2, [r7, #28]
 80015f8:	f002 0203 	and.w	r2, r2, #3
 80015fc:	0092      	lsls	r2, r2, #2
 80015fe:	4093      	lsls	r3, r2
 8001600:	69ba      	ldr	r2, [r7, #24]
 8001602:	4313      	orrs	r3, r2
 8001604:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001606:	4938      	ldr	r1, [pc, #224]	@ (80016e8 <HAL_GPIO_Init+0x35c>)
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	089b      	lsrs	r3, r3, #2
 800160c:	3302      	adds	r3, #2
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001614:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	43db      	mvns	r3, r3
 8001620:	69ba      	ldr	r2, [r7, #24]
 8001622:	4013      	ands	r3, r2
 8001624:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d003      	beq.n	800163a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	4313      	orrs	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800163a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001642:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	43db      	mvns	r3, r3
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	4013      	ands	r3, r2
 8001652:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d003      	beq.n	8001668 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	4313      	orrs	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001668:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	43db      	mvns	r3, r3
 800167a:	69ba      	ldr	r2, [r7, #24]
 800167c:	4013      	ands	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d003      	beq.n	8001694 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	4313      	orrs	r3, r2
 8001692:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	43db      	mvns	r3, r3
 80016a4:	69ba      	ldr	r2, [r7, #24]
 80016a6:	4013      	ands	r3, r2
 80016a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d003      	beq.n	80016be <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	4313      	orrs	r3, r2
 80016bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	69ba      	ldr	r2, [r7, #24]
 80016c2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	3301      	adds	r3, #1
 80016c8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	fa22 f303 	lsr.w	r3, r2, r3
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f47f ae63 	bne.w	80013a0 <HAL_GPIO_Init+0x14>
  }
}
 80016da:	bf00      	nop
 80016dc:	bf00      	nop
 80016de:	3724      	adds	r7, #36	@ 0x24
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	58000400 	.word	0x58000400

080016ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	460b      	mov	r3, r1
 80016f6:	807b      	strh	r3, [r7, #2]
 80016f8:	4613      	mov	r3, r2
 80016fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016fc:	787b      	ldrb	r3, [r7, #1]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d003      	beq.n	800170a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001702:	887a      	ldrh	r2, [r7, #2]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001708:	e003      	b.n	8001712 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800170a:	887b      	ldrh	r3, [r7, #2]
 800170c:	041a      	lsls	r2, r3, #16
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	619a      	str	r2, [r3, #24]
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
	...

08001720 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001728:	4b29      	ldr	r3, [pc, #164]	@ (80017d0 <HAL_PWREx_ConfigSupply+0xb0>)
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	f003 0307 	and.w	r3, r3, #7
 8001730:	2b06      	cmp	r3, #6
 8001732:	d00a      	beq.n	800174a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001734:	4b26      	ldr	r3, [pc, #152]	@ (80017d0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	429a      	cmp	r2, r3
 8001740:	d001      	beq.n	8001746 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e040      	b.n	80017c8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001746:	2300      	movs	r3, #0
 8001748:	e03e      	b.n	80017c8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800174a:	4b21      	ldr	r3, [pc, #132]	@ (80017d0 <HAL_PWREx_ConfigSupply+0xb0>)
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001752:	491f      	ldr	r1, [pc, #124]	@ (80017d0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4313      	orrs	r3, r2
 8001758:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800175a:	f7ff fd27 	bl	80011ac <HAL_GetTick>
 800175e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001760:	e009      	b.n	8001776 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001762:	f7ff fd23 	bl	80011ac <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001770:	d901      	bls.n	8001776 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e028      	b.n	80017c8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001776:	4b16      	ldr	r3, [pc, #88]	@ (80017d0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800177e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001782:	d1ee      	bne.n	8001762 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2b1e      	cmp	r3, #30
 8001788:	d008      	beq.n	800179c <HAL_PWREx_ConfigSupply+0x7c>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2b2e      	cmp	r3, #46	@ 0x2e
 800178e:	d005      	beq.n	800179c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2b1d      	cmp	r3, #29
 8001794:	d002      	beq.n	800179c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2b2d      	cmp	r3, #45	@ 0x2d
 800179a:	d114      	bne.n	80017c6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800179c:	f7ff fd06 	bl	80011ac <HAL_GetTick>
 80017a0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80017a2:	e009      	b.n	80017b8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80017a4:	f7ff fd02 	bl	80011ac <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017b2:	d901      	bls.n	80017b8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e007      	b.n	80017c8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80017b8:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <HAL_PWREx_ConfigSupply+0xb0>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017c4:	d1ee      	bne.n	80017a4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	58024800 	.word	0x58024800

080017d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08c      	sub	sp, #48	@ 0x30
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d102      	bne.n	80017e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	f000 bc1f 	b.w	8002026 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0301 	and.w	r3, r3, #1
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	f000 80b3 	beq.w	800195c <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017f6:	4b95      	ldr	r3, [pc, #596]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80017f8:	691b      	ldr	r3, [r3, #16]
 80017fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001800:	4b92      	ldr	r3, [pc, #584]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001804:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001808:	2b10      	cmp	r3, #16
 800180a:	d007      	beq.n	800181c <HAL_RCC_OscConfig+0x48>
 800180c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800180e:	2b18      	cmp	r3, #24
 8001810:	d112      	bne.n	8001838 <HAL_RCC_OscConfig+0x64>
 8001812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001814:	f003 0303 	and.w	r3, r3, #3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d10d      	bne.n	8001838 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800181c:	4b8b      	ldr	r3, [pc, #556]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001824:	2b00      	cmp	r3, #0
 8001826:	f000 8098 	beq.w	800195a <HAL_RCC_OscConfig+0x186>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2b00      	cmp	r3, #0
 8001830:	f040 8093 	bne.w	800195a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e3f6      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001840:	d106      	bne.n	8001850 <HAL_RCC_OscConfig+0x7c>
 8001842:	4b82      	ldr	r3, [pc, #520]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a81      	ldr	r2, [pc, #516]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001848:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800184c:	6013      	str	r3, [r2, #0]
 800184e:	e058      	b.n	8001902 <HAL_RCC_OscConfig+0x12e>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d112      	bne.n	800187e <HAL_RCC_OscConfig+0xaa>
 8001858:	4b7c      	ldr	r3, [pc, #496]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a7b      	ldr	r2, [pc, #492]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 800185e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	4b79      	ldr	r3, [pc, #484]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a78      	ldr	r2, [pc, #480]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 800186a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	4b76      	ldr	r3, [pc, #472]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a75      	ldr	r2, [pc, #468]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001876:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800187a:	6013      	str	r3, [r2, #0]
 800187c:	e041      	b.n	8001902 <HAL_RCC_OscConfig+0x12e>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001886:	d112      	bne.n	80018ae <HAL_RCC_OscConfig+0xda>
 8001888:	4b70      	ldr	r3, [pc, #448]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a6f      	ldr	r2, [pc, #444]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 800188e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001892:	6013      	str	r3, [r2, #0]
 8001894:	4b6d      	ldr	r3, [pc, #436]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a6c      	ldr	r2, [pc, #432]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 800189a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800189e:	6013      	str	r3, [r2, #0]
 80018a0:	4b6a      	ldr	r3, [pc, #424]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a69      	ldr	r2, [pc, #420]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018aa:	6013      	str	r3, [r2, #0]
 80018ac:	e029      	b.n	8001902 <HAL_RCC_OscConfig+0x12e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80018b6:	d112      	bne.n	80018de <HAL_RCC_OscConfig+0x10a>
 80018b8:	4b64      	ldr	r3, [pc, #400]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a63      	ldr	r2, [pc, #396]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018c2:	6013      	str	r3, [r2, #0]
 80018c4:	4b61      	ldr	r3, [pc, #388]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a60      	ldr	r2, [pc, #384]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018ce:	6013      	str	r3, [r2, #0]
 80018d0:	4b5e      	ldr	r3, [pc, #376]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a5d      	ldr	r2, [pc, #372]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018da:	6013      	str	r3, [r2, #0]
 80018dc:	e011      	b.n	8001902 <HAL_RCC_OscConfig+0x12e>
 80018de:	4b5b      	ldr	r3, [pc, #364]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a5a      	ldr	r2, [pc, #360]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018e8:	6013      	str	r3, [r2, #0]
 80018ea:	4b58      	ldr	r3, [pc, #352]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a57      	ldr	r2, [pc, #348]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	4b55      	ldr	r3, [pc, #340]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a54      	ldr	r2, [pc, #336]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80018fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001900:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d013      	beq.n	8001932 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800190a:	f7ff fc4f 	bl	80011ac <HAL_GetTick>
 800190e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001910:	e008      	b.n	8001924 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001912:	f7ff fc4b 	bl	80011ac <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	2b64      	cmp	r3, #100	@ 0x64
 800191e:	d901      	bls.n	8001924 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8001920:	2303      	movs	r3, #3
 8001922:	e380      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001924:	4b49      	ldr	r3, [pc, #292]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d0f0      	beq.n	8001912 <HAL_RCC_OscConfig+0x13e>
 8001930:	e014      	b.n	800195c <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001932:	f7ff fc3b 	bl	80011ac <HAL_GetTick>
 8001936:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001938:	e008      	b.n	800194c <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800193a:	f7ff fc37 	bl	80011ac <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b64      	cmp	r3, #100	@ 0x64
 8001946:	d901      	bls.n	800194c <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e36c      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800194c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d1f0      	bne.n	800193a <HAL_RCC_OscConfig+0x166>
 8001958:	e000      	b.n	800195c <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800195a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	2b00      	cmp	r3, #0
 8001966:	f000 808c 	beq.w	8001a82 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800196a:	4b38      	ldr	r3, [pc, #224]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001972:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001974:	4b35      	ldr	r3, [pc, #212]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001978:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800197a:	6a3b      	ldr	r3, [r7, #32]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d007      	beq.n	8001990 <HAL_RCC_OscConfig+0x1bc>
 8001980:	6a3b      	ldr	r3, [r7, #32]
 8001982:	2b18      	cmp	r3, #24
 8001984:	d137      	bne.n	80019f6 <HAL_RCC_OscConfig+0x222>
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	f003 0303 	and.w	r3, r3, #3
 800198c:	2b00      	cmp	r3, #0
 800198e:	d132      	bne.n	80019f6 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001990:	4b2e      	ldr	r3, [pc, #184]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0304 	and.w	r3, r3, #4
 8001998:	2b00      	cmp	r3, #0
 800199a:	d005      	beq.n	80019a8 <HAL_RCC_OscConfig+0x1d4>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d101      	bne.n	80019a8 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e33e      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80019a8:	4b28      	ldr	r3, [pc, #160]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f023 0219 	bic.w	r2, r3, #25
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	4925      	ldr	r1, [pc, #148]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80019b6:	4313      	orrs	r3, r2
 80019b8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ba:	f7ff fbf7 	bl	80011ac <HAL_GetTick>
 80019be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019c0:	e008      	b.n	80019d4 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019c2:	f7ff fbf3 	bl	80011ac <HAL_GetTick>
 80019c6:	4602      	mov	r2, r0
 80019c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d901      	bls.n	80019d4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80019d0:	2303      	movs	r3, #3
 80019d2:	e328      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019d4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 0304 	and.w	r3, r3, #4
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d0f0      	beq.n	80019c2 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019e0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	691b      	ldr	r3, [r3, #16]
 80019ec:	061b      	lsls	r3, r3, #24
 80019ee:	4917      	ldr	r1, [pc, #92]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 80019f0:	4313      	orrs	r3, r2
 80019f2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019f4:	e045      	b.n	8001a82 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d028      	beq.n	8001a50 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80019fe:	4b13      	ldr	r3, [pc, #76]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f023 0219 	bic.w	r2, r3, #25
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	4910      	ldr	r1, [pc, #64]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a10:	f7ff fbcc 	bl	80011ac <HAL_GetTick>
 8001a14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a18:	f7ff fbc8 	bl	80011ac <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e2fd      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a2a:	4b08      	ldr	r3, [pc, #32]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0304 	and.w	r3, r3, #4
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d0f0      	beq.n	8001a18 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a36:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	691b      	ldr	r3, [r3, #16]
 8001a42:	061b      	lsls	r3, r3, #24
 8001a44:	4901      	ldr	r1, [pc, #4]	@ (8001a4c <HAL_RCC_OscConfig+0x278>)
 8001a46:	4313      	orrs	r3, r2
 8001a48:	604b      	str	r3, [r1, #4]
 8001a4a:	e01a      	b.n	8001a82 <HAL_RCC_OscConfig+0x2ae>
 8001a4c:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a50:	4b97      	ldr	r3, [pc, #604]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a96      	ldr	r2, [pc, #600]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001a56:	f023 0301 	bic.w	r3, r3, #1
 8001a5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a5c:	f7ff fba6 	bl	80011ac <HAL_GetTick>
 8001a60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a64:	f7ff fba2 	bl	80011ac <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e2d7      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a76:	4b8e      	ldr	r3, [pc, #568]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0304 	and.w	r3, r3, #4
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d1f0      	bne.n	8001a64 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0310 	and.w	r3, r3, #16
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d06a      	beq.n	8001b64 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a8e:	4b88      	ldr	r3, [pc, #544]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a96:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a98:	4b85      	ldr	r3, [pc, #532]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001a9e:	69bb      	ldr	r3, [r7, #24]
 8001aa0:	2b08      	cmp	r3, #8
 8001aa2:	d007      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x2e0>
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	2b18      	cmp	r3, #24
 8001aa8:	d11b      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x30e>
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	f003 0303 	and.w	r3, r3, #3
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d116      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ab4:	4b7e      	ldr	r3, [pc, #504]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d005      	beq.n	8001acc <HAL_RCC_OscConfig+0x2f8>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	69db      	ldr	r3, [r3, #28]
 8001ac4:	2b80      	cmp	r3, #128	@ 0x80
 8001ac6:	d001      	beq.n	8001acc <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e2ac      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001acc:	4b78      	ldr	r3, [pc, #480]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	061b      	lsls	r3, r3, #24
 8001ada:	4975      	ldr	r1, [pc, #468]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001adc:	4313      	orrs	r3, r2
 8001ade:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ae0:	e040      	b.n	8001b64 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	69db      	ldr	r3, [r3, #28]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d023      	beq.n	8001b32 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001aea:	4b71      	ldr	r3, [pc, #452]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a70      	ldr	r2, [pc, #448]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001af0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001af4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af6:	f7ff fb59 	bl	80011ac <HAL_GetTick>
 8001afa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001afc:	e008      	b.n	8001b10 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001afe:	f7ff fb55 	bl	80011ac <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	d901      	bls.n	8001b10 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e28a      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001b10:	4b67      	ldr	r3, [pc, #412]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d0f0      	beq.n	8001afe <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b1c:	4b64      	ldr	r3, [pc, #400]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a1b      	ldr	r3, [r3, #32]
 8001b28:	061b      	lsls	r3, r3, #24
 8001b2a:	4961      	ldr	r1, [pc, #388]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	60cb      	str	r3, [r1, #12]
 8001b30:	e018      	b.n	8001b64 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001b32:	4b5f      	ldr	r3, [pc, #380]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a5e      	ldr	r2, [pc, #376]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001b38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3e:	f7ff fb35 	bl	80011ac <HAL_GetTick>
 8001b42:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b44:	e008      	b.n	8001b58 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001b46:	f7ff fb31 	bl	80011ac <HAL_GetTick>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e266      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b58:	4b55      	ldr	r3, [pc, #340]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1f0      	bne.n	8001b46 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0308 	and.w	r3, r3, #8
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d036      	beq.n	8001bde <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	695b      	ldr	r3, [r3, #20]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d019      	beq.n	8001bac <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b78:	4b4d      	ldr	r3, [pc, #308]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001b7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b7c:	4a4c      	ldr	r2, [pc, #304]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b84:	f7ff fb12 	bl	80011ac <HAL_GetTick>
 8001b88:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b8a:	e008      	b.n	8001b9e <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b8c:	f7ff fb0e 	bl	80011ac <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e243      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b9e:	4b44      	ldr	r3, [pc, #272]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001ba0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d0f0      	beq.n	8001b8c <HAL_RCC_OscConfig+0x3b8>
 8001baa:	e018      	b.n	8001bde <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bac:	4b40      	ldr	r3, [pc, #256]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001bae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bb0:	4a3f      	ldr	r2, [pc, #252]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001bb2:	f023 0301 	bic.w	r3, r3, #1
 8001bb6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb8:	f7ff faf8 	bl	80011ac <HAL_GetTick>
 8001bbc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001bbe:	e008      	b.n	8001bd2 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bc0:	f7ff faf4 	bl	80011ac <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e229      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001bd2:	4b37      	ldr	r3, [pc, #220]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001bd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d1f0      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0320 	and.w	r3, r3, #32
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d036      	beq.n	8001c58 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d019      	beq.n	8001c26 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001bf2:	4b2f      	ldr	r3, [pc, #188]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a2e      	ldr	r2, [pc, #184]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001bf8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bfc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001bfe:	f7ff fad5 	bl	80011ac <HAL_GetTick>
 8001c02:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c04:	e008      	b.n	8001c18 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c06:	f7ff fad1 	bl	80011ac <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e206      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c18:	4b25      	ldr	r3, [pc, #148]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d0f0      	beq.n	8001c06 <HAL_RCC_OscConfig+0x432>
 8001c24:	e018      	b.n	8001c58 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c26:	4b22      	ldr	r3, [pc, #136]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a21      	ldr	r2, [pc, #132]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001c2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c30:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c32:	f7ff fabb 	bl	80011ac <HAL_GetTick>
 8001c36:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c38:	e008      	b.n	8001c4c <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c3a:	f7ff fab7 	bl	80011ac <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d901      	bls.n	8001c4c <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e1ec      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c4c:	4b18      	ldr	r3, [pc, #96]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d1f0      	bne.n	8001c3a <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	f000 80af 	beq.w	8001dc4 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001c66:	4b13      	ldr	r3, [pc, #76]	@ (8001cb4 <HAL_RCC_OscConfig+0x4e0>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a12      	ldr	r2, [pc, #72]	@ (8001cb4 <HAL_RCC_OscConfig+0x4e0>)
 8001c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c70:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c72:	f7ff fa9b 	bl	80011ac <HAL_GetTick>
 8001c76:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c7a:	f7ff fa97 	bl	80011ac <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b64      	cmp	r3, #100	@ 0x64
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e1cc      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c8c:	4b09      	ldr	r3, [pc, #36]	@ (8001cb4 <HAL_RCC_OscConfig+0x4e0>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0f0      	beq.n	8001c7a <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d10b      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x4e4>
 8001ca0:	4b03      	ldr	r3, [pc, #12]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ca4:	4a02      	ldr	r2, [pc, #8]	@ (8001cb0 <HAL_RCC_OscConfig+0x4dc>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cac:	e05b      	b.n	8001d66 <HAL_RCC_OscConfig+0x592>
 8001cae:	bf00      	nop
 8001cb0:	58024400 	.word	0x58024400
 8001cb4:	58024800 	.word	0x58024800
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d112      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x512>
 8001cc0:	4b9d      	ldr	r3, [pc, #628]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001cc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cc4:	4a9c      	ldr	r2, [pc, #624]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001cc6:	f023 0301 	bic.w	r3, r3, #1
 8001cca:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ccc:	4b9a      	ldr	r3, [pc, #616]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd0:	4a99      	ldr	r2, [pc, #612]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001cd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001cd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cd8:	4b97      	ldr	r3, [pc, #604]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cdc:	4a96      	ldr	r2, [pc, #600]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001cde:	f023 0304 	bic.w	r3, r3, #4
 8001ce2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ce4:	e03f      	b.n	8001d66 <HAL_RCC_OscConfig+0x592>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	2b05      	cmp	r3, #5
 8001cec:	d112      	bne.n	8001d14 <HAL_RCC_OscConfig+0x540>
 8001cee:	4b92      	ldr	r3, [pc, #584]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf2:	4a91      	ldr	r2, [pc, #580]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001cf4:	f043 0304 	orr.w	r3, r3, #4
 8001cf8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cfa:	4b8f      	ldr	r3, [pc, #572]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cfe:	4a8e      	ldr	r2, [pc, #568]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d04:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d06:	4b8c      	ldr	r3, [pc, #560]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d0a:	4a8b      	ldr	r2, [pc, #556]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d12:	e028      	b.n	8001d66 <HAL_RCC_OscConfig+0x592>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	2b85      	cmp	r3, #133	@ 0x85
 8001d1a:	d112      	bne.n	8001d42 <HAL_RCC_OscConfig+0x56e>
 8001d1c:	4b86      	ldr	r3, [pc, #536]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d20:	4a85      	ldr	r2, [pc, #532]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d22:	f043 0304 	orr.w	r3, r3, #4
 8001d26:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d28:	4b83      	ldr	r3, [pc, #524]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d2c:	4a82      	ldr	r2, [pc, #520]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d32:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d34:	4b80      	ldr	r3, [pc, #512]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d38:	4a7f      	ldr	r2, [pc, #508]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d3a:	f043 0301 	orr.w	r3, r3, #1
 8001d3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d40:	e011      	b.n	8001d66 <HAL_RCC_OscConfig+0x592>
 8001d42:	4b7d      	ldr	r3, [pc, #500]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d46:	4a7c      	ldr	r2, [pc, #496]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d48:	f023 0301 	bic.w	r3, r3, #1
 8001d4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d4e:	4b7a      	ldr	r3, [pc, #488]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d52:	4a79      	ldr	r2, [pc, #484]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d54:	f023 0304 	bic.w	r3, r3, #4
 8001d58:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d5a:	4b77      	ldr	r3, [pc, #476]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d5e:	4a76      	ldr	r2, [pc, #472]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d64:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d015      	beq.n	8001d9a <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d6e:	f7ff fa1d 	bl	80011ac <HAL_GetTick>
 8001d72:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d74:	e00a      	b.n	8001d8c <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d76:	f7ff fa19 	bl	80011ac <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d901      	bls.n	8001d8c <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e14c      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d8c:	4b6a      	ldr	r3, [pc, #424]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d90:	f003 0302 	and.w	r3, r3, #2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d0ee      	beq.n	8001d76 <HAL_RCC_OscConfig+0x5a2>
 8001d98:	e014      	b.n	8001dc4 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d9a:	f7ff fa07 	bl	80011ac <HAL_GetTick>
 8001d9e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001da0:	e00a      	b.n	8001db8 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001da2:	f7ff fa03 	bl	80011ac <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e136      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001db8:	4b5f      	ldr	r3, [pc, #380]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1ee      	bne.n	8001da2 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f000 812b 	beq.w	8002024 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001dce:	4b5a      	ldr	r3, [pc, #360]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001dd6:	2b18      	cmp	r3, #24
 8001dd8:	f000 80bb 	beq.w	8001f52 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	f040 8095 	bne.w	8001f10 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de6:	4b54      	ldr	r3, [pc, #336]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a53      	ldr	r2, [pc, #332]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001dec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001df0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df2:	f7ff f9db 	bl	80011ac <HAL_GetTick>
 8001df6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dfa:	f7ff f9d7 	bl	80011ac <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e10c      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e0c:	4b4a      	ldr	r3, [pc, #296]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1f0      	bne.n	8001dfa <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e18:	4b47      	ldr	r3, [pc, #284]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001e1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e1c:	4b47      	ldr	r3, [pc, #284]	@ (8001f3c <HAL_RCC_OscConfig+0x768>)
 8001e1e:	4013      	ands	r3, r2
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001e28:	0112      	lsls	r2, r2, #4
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	4942      	ldr	r1, [pc, #264]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	628b      	str	r3, [r1, #40]	@ 0x28
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e36:	3b01      	subs	r3, #1
 8001e38:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e40:	3b01      	subs	r3, #1
 8001e42:	025b      	lsls	r3, r3, #9
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	431a      	orrs	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	041b      	lsls	r3, r3, #16
 8001e50:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001e54:	431a      	orrs	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	061b      	lsls	r3, r3, #24
 8001e5e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001e62:	4935      	ldr	r1, [pc, #212]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001e64:	4313      	orrs	r3, r2
 8001e66:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001e68:	4b33      	ldr	r3, [pc, #204]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e6c:	4a32      	ldr	r2, [pc, #200]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001e6e:	f023 0301 	bic.w	r3, r3, #1
 8001e72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001e74:	4b30      	ldr	r3, [pc, #192]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001e76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e78:	4b31      	ldr	r3, [pc, #196]	@ (8001f40 <HAL_RCC_OscConfig+0x76c>)
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e80:	00d2      	lsls	r2, r2, #3
 8001e82:	492d      	ldr	r1, [pc, #180]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001e84:	4313      	orrs	r3, r2
 8001e86:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001e88:	4b2b      	ldr	r3, [pc, #172]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e8c:	f023 020c 	bic.w	r2, r3, #12
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e94:	4928      	ldr	r1, [pc, #160]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001e96:	4313      	orrs	r3, r2
 8001e98:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001e9a:	4b27      	ldr	r3, [pc, #156]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9e:	f023 0202 	bic.w	r2, r3, #2
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea6:	4924      	ldr	r1, [pc, #144]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001eac:	4b22      	ldr	r3, [pc, #136]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb0:	4a21      	ldr	r2, [pc, #132]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001eb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ebc:	4a1e      	ldr	r2, [pc, #120]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001ebe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ec2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001eca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ece:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001ed0:	4b19      	ldr	r3, [pc, #100]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed4:	4a18      	ldr	r2, [pc, #96]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001ed6:	f043 0301 	orr.w	r3, r3, #1
 8001eda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001edc:	4b16      	ldr	r3, [pc, #88]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a15      	ldr	r2, [pc, #84]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001ee2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ee6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee8:	f7ff f960 	bl	80011ac <HAL_GetTick>
 8001eec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001eee:	e008      	b.n	8001f02 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ef0:	f7ff f95c 	bl	80011ac <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e091      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f02:	4b0d      	ldr	r3, [pc, #52]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d0f0      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x71c>
 8001f0e:	e089      	b.n	8002024 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f10:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a08      	ldr	r2, [pc, #32]	@ (8001f38 <HAL_RCC_OscConfig+0x764>)
 8001f16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f1c:	f7ff f946 	bl	80011ac <HAL_GetTick>
 8001f20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f22:	e00f      	b.n	8001f44 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f24:	f7ff f942 	bl	80011ac <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d908      	bls.n	8001f44 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e077      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
 8001f36:	bf00      	nop
 8001f38:	58024400 	.word	0x58024400
 8001f3c:	fffffc0c 	.word	0xfffffc0c
 8001f40:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f44:	4b3a      	ldr	r3, [pc, #232]	@ (8002030 <HAL_RCC_OscConfig+0x85c>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d1e9      	bne.n	8001f24 <HAL_RCC_OscConfig+0x750>
 8001f50:	e068      	b.n	8002024 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001f52:	4b37      	ldr	r3, [pc, #220]	@ (8002030 <HAL_RCC_OscConfig+0x85c>)
 8001f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f56:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001f58:	4b35      	ldr	r3, [pc, #212]	@ (8002030 <HAL_RCC_OscConfig+0x85c>)
 8001f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5c:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d031      	beq.n	8001fca <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	f003 0203 	and.w	r2, r3, #3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d12a      	bne.n	8001fca <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	091b      	lsrs	r3, r3, #4
 8001f78:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d122      	bne.n	8001fca <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d11a      	bne.n	8001fca <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	0a5b      	lsrs	r3, r3, #9
 8001f98:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fa0:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d111      	bne.n	8001fca <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	0c1b      	lsrs	r3, r3, #16
 8001faa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fb2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d108      	bne.n	8001fca <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	0e1b      	lsrs	r3, r3, #24
 8001fbc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fc4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d001      	beq.n	8001fce <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e02b      	b.n	8002026 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001fce:	4b18      	ldr	r3, [pc, #96]	@ (8002030 <HAL_RCC_OscConfig+0x85c>)
 8001fd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fd2:	08db      	lsrs	r3, r3, #3
 8001fd4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001fd8:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d01f      	beq.n	8002024 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001fe4:	4b12      	ldr	r3, [pc, #72]	@ (8002030 <HAL_RCC_OscConfig+0x85c>)
 8001fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fe8:	4a11      	ldr	r2, [pc, #68]	@ (8002030 <HAL_RCC_OscConfig+0x85c>)
 8001fea:	f023 0301 	bic.w	r3, r3, #1
 8001fee:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ff0:	f7ff f8dc 	bl	80011ac <HAL_GetTick>
 8001ff4:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001ff6:	bf00      	nop
 8001ff8:	f7ff f8d8 	bl	80011ac <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002000:	4293      	cmp	r3, r2
 8002002:	d0f9      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002004:	4b0a      	ldr	r3, [pc, #40]	@ (8002030 <HAL_RCC_OscConfig+0x85c>)
 8002006:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002008:	4b0a      	ldr	r3, [pc, #40]	@ (8002034 <HAL_RCC_OscConfig+0x860>)
 800200a:	4013      	ands	r3, r2
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002010:	00d2      	lsls	r2, r2, #3
 8002012:	4907      	ldr	r1, [pc, #28]	@ (8002030 <HAL_RCC_OscConfig+0x85c>)
 8002014:	4313      	orrs	r3, r2
 8002016:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002018:	4b05      	ldr	r3, [pc, #20]	@ (8002030 <HAL_RCC_OscConfig+0x85c>)
 800201a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800201c:	4a04      	ldr	r2, [pc, #16]	@ (8002030 <HAL_RCC_OscConfig+0x85c>)
 800201e:	f043 0301 	orr.w	r3, r3, #1
 8002022:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3730      	adds	r7, #48	@ 0x30
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	58024400 	.word	0x58024400
 8002034:	ffff0007 	.word	0xffff0007

08002038 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d101      	bne.n	800204c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e19c      	b.n	8002386 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800204c:	4b8a      	ldr	r3, [pc, #552]	@ (8002278 <HAL_RCC_ClockConfig+0x240>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 030f 	and.w	r3, r3, #15
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	429a      	cmp	r2, r3
 8002058:	d910      	bls.n	800207c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800205a:	4b87      	ldr	r3, [pc, #540]	@ (8002278 <HAL_RCC_ClockConfig+0x240>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f023 020f 	bic.w	r2, r3, #15
 8002062:	4985      	ldr	r1, [pc, #532]	@ (8002278 <HAL_RCC_ClockConfig+0x240>)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	4313      	orrs	r3, r2
 8002068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800206a:	4b83      	ldr	r3, [pc, #524]	@ (8002278 <HAL_RCC_ClockConfig+0x240>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 030f 	and.w	r3, r3, #15
 8002072:	683a      	ldr	r2, [r7, #0]
 8002074:	429a      	cmp	r2, r3
 8002076:	d001      	beq.n	800207c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e184      	b.n	8002386 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	2b00      	cmp	r3, #0
 8002086:	d010      	beq.n	80020aa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	691a      	ldr	r2, [r3, #16]
 800208c:	4b7b      	ldr	r3, [pc, #492]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002094:	429a      	cmp	r2, r3
 8002096:	d908      	bls.n	80020aa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002098:	4b78      	ldr	r3, [pc, #480]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	691b      	ldr	r3, [r3, #16]
 80020a4:	4975      	ldr	r1, [pc, #468]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0308 	and.w	r3, r3, #8
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d010      	beq.n	80020d8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	695a      	ldr	r2, [r3, #20]
 80020ba:	4b70      	ldr	r3, [pc, #448]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d908      	bls.n	80020d8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80020c6:	4b6d      	ldr	r3, [pc, #436]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	496a      	ldr	r1, [pc, #424]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0310 	and.w	r3, r3, #16
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d010      	beq.n	8002106 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	699a      	ldr	r2, [r3, #24]
 80020e8:	4b64      	ldr	r3, [pc, #400]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 80020ea:	69db      	ldr	r3, [r3, #28]
 80020ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d908      	bls.n	8002106 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80020f4:	4b61      	ldr	r3, [pc, #388]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 80020f6:	69db      	ldr	r3, [r3, #28]
 80020f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	495e      	ldr	r1, [pc, #376]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 8002102:	4313      	orrs	r3, r2
 8002104:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0320 	and.w	r3, r3, #32
 800210e:	2b00      	cmp	r3, #0
 8002110:	d010      	beq.n	8002134 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	69da      	ldr	r2, [r3, #28]
 8002116:	4b59      	ldr	r3, [pc, #356]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800211e:	429a      	cmp	r2, r3
 8002120:	d908      	bls.n	8002134 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002122:	4b56      	ldr	r3, [pc, #344]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 8002124:	6a1b      	ldr	r3, [r3, #32]
 8002126:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	4953      	ldr	r1, [pc, #332]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 8002130:	4313      	orrs	r3, r2
 8002132:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d010      	beq.n	8002162 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68da      	ldr	r2, [r3, #12]
 8002144:	4b4d      	ldr	r3, [pc, #308]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	f003 030f 	and.w	r3, r3, #15
 800214c:	429a      	cmp	r2, r3
 800214e:	d908      	bls.n	8002162 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002150:	4b4a      	ldr	r3, [pc, #296]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 8002152:	699b      	ldr	r3, [r3, #24]
 8002154:	f023 020f 	bic.w	r2, r3, #15
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	4947      	ldr	r1, [pc, #284]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 800215e:	4313      	orrs	r3, r2
 8002160:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	2b00      	cmp	r3, #0
 800216c:	d055      	beq.n	800221a <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800216e:	4b43      	ldr	r3, [pc, #268]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	4940      	ldr	r1, [pc, #256]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 800217c:	4313      	orrs	r3, r2
 800217e:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2b02      	cmp	r3, #2
 8002186:	d107      	bne.n	8002198 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002188:	4b3c      	ldr	r3, [pc, #240]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d121      	bne.n	80021d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e0f6      	b.n	8002386 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2b03      	cmp	r3, #3
 800219e:	d107      	bne.n	80021b0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80021a0:	4b36      	ldr	r3, [pc, #216]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d115      	bne.n	80021d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e0ea      	b.n	8002386 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d107      	bne.n	80021c8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80021b8:	4b30      	ldr	r3, [pc, #192]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d109      	bne.n	80021d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e0de      	b.n	8002386 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80021c8:	4b2c      	ldr	r3, [pc, #176]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0304 	and.w	r3, r3, #4
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d101      	bne.n	80021d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e0d6      	b.n	8002386 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021d8:	4b28      	ldr	r3, [pc, #160]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 80021da:	691b      	ldr	r3, [r3, #16]
 80021dc:	f023 0207 	bic.w	r2, r3, #7
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	4925      	ldr	r1, [pc, #148]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021ea:	f7fe ffdf 	bl	80011ac <HAL_GetTick>
 80021ee:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021f0:	e00a      	b.n	8002208 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f2:	f7fe ffdb 	bl	80011ac <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002200:	4293      	cmp	r3, r2
 8002202:	d901      	bls.n	8002208 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e0be      	b.n	8002386 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002208:	4b1c      	ldr	r3, [pc, #112]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 800220a:	691b      	ldr	r3, [r3, #16]
 800220c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	429a      	cmp	r2, r3
 8002218:	d1eb      	bne.n	80021f2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d010      	beq.n	8002248 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	68da      	ldr	r2, [r3, #12]
 800222a:	4b14      	ldr	r3, [pc, #80]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	f003 030f 	and.w	r3, r3, #15
 8002232:	429a      	cmp	r2, r3
 8002234:	d208      	bcs.n	8002248 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002236:	4b11      	ldr	r3, [pc, #68]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	f023 020f 	bic.w	r2, r3, #15
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	490e      	ldr	r1, [pc, #56]	@ (800227c <HAL_RCC_ClockConfig+0x244>)
 8002244:	4313      	orrs	r3, r2
 8002246:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002248:	4b0b      	ldr	r3, [pc, #44]	@ (8002278 <HAL_RCC_ClockConfig+0x240>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 030f 	and.w	r3, r3, #15
 8002250:	683a      	ldr	r2, [r7, #0]
 8002252:	429a      	cmp	r2, r3
 8002254:	d214      	bcs.n	8002280 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002256:	4b08      	ldr	r3, [pc, #32]	@ (8002278 <HAL_RCC_ClockConfig+0x240>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f023 020f 	bic.w	r2, r3, #15
 800225e:	4906      	ldr	r1, [pc, #24]	@ (8002278 <HAL_RCC_ClockConfig+0x240>)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	4313      	orrs	r3, r2
 8002264:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002266:	4b04      	ldr	r3, [pc, #16]	@ (8002278 <HAL_RCC_ClockConfig+0x240>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 030f 	and.w	r3, r3, #15
 800226e:	683a      	ldr	r2, [r7, #0]
 8002270:	429a      	cmp	r2, r3
 8002272:	d005      	beq.n	8002280 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e086      	b.n	8002386 <HAL_RCC_ClockConfig+0x34e>
 8002278:	52002000 	.word	0x52002000
 800227c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	2b00      	cmp	r3, #0
 800228a:	d010      	beq.n	80022ae <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	691a      	ldr	r2, [r3, #16]
 8002290:	4b3f      	ldr	r3, [pc, #252]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002298:	429a      	cmp	r2, r3
 800229a:	d208      	bcs.n	80022ae <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800229c:	4b3c      	ldr	r3, [pc, #240]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	691b      	ldr	r3, [r3, #16]
 80022a8:	4939      	ldr	r1, [pc, #228]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0308 	and.w	r3, r3, #8
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d010      	beq.n	80022dc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	695a      	ldr	r2, [r3, #20]
 80022be:	4b34      	ldr	r3, [pc, #208]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d208      	bcs.n	80022dc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80022ca:	4b31      	ldr	r3, [pc, #196]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	492e      	ldr	r1, [pc, #184]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0310 	and.w	r3, r3, #16
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d010      	beq.n	800230a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	699a      	ldr	r2, [r3, #24]
 80022ec:	4b28      	ldr	r3, [pc, #160]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 80022ee:	69db      	ldr	r3, [r3, #28]
 80022f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d208      	bcs.n	800230a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80022f8:	4b25      	ldr	r3, [pc, #148]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 80022fa:	69db      	ldr	r3, [r3, #28]
 80022fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	4922      	ldr	r1, [pc, #136]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 8002306:	4313      	orrs	r3, r2
 8002308:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0320 	and.w	r3, r3, #32
 8002312:	2b00      	cmp	r3, #0
 8002314:	d010      	beq.n	8002338 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69da      	ldr	r2, [r3, #28]
 800231a:	4b1d      	ldr	r3, [pc, #116]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002322:	429a      	cmp	r2, r3
 8002324:	d208      	bcs.n	8002338 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002326:	4b1a      	ldr	r3, [pc, #104]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	4917      	ldr	r1, [pc, #92]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 8002334:	4313      	orrs	r3, r2
 8002336:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8002338:	f000 f89e 	bl	8002478 <HAL_RCC_GetSysClockFreq>
 800233c:	4602      	mov	r2, r0
 800233e:	4b14      	ldr	r3, [pc, #80]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	0a1b      	lsrs	r3, r3, #8
 8002344:	f003 030f 	and.w	r3, r3, #15
 8002348:	4912      	ldr	r1, [pc, #72]	@ (8002394 <HAL_RCC_ClockConfig+0x35c>)
 800234a:	5ccb      	ldrb	r3, [r1, r3]
 800234c:	f003 031f 	and.w	r3, r3, #31
 8002350:	fa22 f303 	lsr.w	r3, r2, r3
 8002354:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002356:	4b0e      	ldr	r3, [pc, #56]	@ (8002390 <HAL_RCC_ClockConfig+0x358>)
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	f003 030f 	and.w	r3, r3, #15
 800235e:	4a0d      	ldr	r2, [pc, #52]	@ (8002394 <HAL_RCC_ClockConfig+0x35c>)
 8002360:	5cd3      	ldrb	r3, [r2, r3]
 8002362:	f003 031f 	and.w	r3, r3, #31
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	fa22 f303 	lsr.w	r3, r2, r3
 800236c:	4a0a      	ldr	r2, [pc, #40]	@ (8002398 <HAL_RCC_ClockConfig+0x360>)
 800236e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002370:	4a0a      	ldr	r2, [pc, #40]	@ (800239c <HAL_RCC_ClockConfig+0x364>)
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002376:	4b0a      	ldr	r3, [pc, #40]	@ (80023a0 <HAL_RCC_ClockConfig+0x368>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe fecc 	bl	8001118 <HAL_InitTick>
 8002380:	4603      	mov	r3, r0
 8002382:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002384:	7bfb      	ldrb	r3, [r7, #15]
}
 8002386:	4618      	mov	r0, r3
 8002388:	3718      	adds	r7, #24
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	58024400 	.word	0x58024400
 8002394:	08004a00 	.word	0x08004a00
 8002398:	2400000c 	.word	0x2400000c
 800239c:	24000008 	.word	0x24000008
 80023a0:	24000010 	.word	0x24000010

080023a4 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08c      	sub	sp, #48	@ 0x30
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d12a      	bne.n	800240c <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 80023b6:	4b2d      	ldr	r3, [pc, #180]	@ (800246c <HAL_RCC_MCOConfig+0xc8>)
 80023b8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80023bc:	4a2b      	ldr	r2, [pc, #172]	@ (800246c <HAL_RCC_MCOConfig+0xc8>)
 80023be:	f043 0301 	orr.w	r3, r3, #1
 80023c2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80023c6:	4b29      	ldr	r3, [pc, #164]	@ (800246c <HAL_RCC_MCOConfig+0xc8>)
 80023c8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	61bb      	str	r3, [r7, #24]
 80023d2:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 80023d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023da:	2302      	movs	r3, #2
 80023dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023de:	2303      	movs	r3, #3
 80023e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80023e6:	2300      	movs	r3, #0
 80023e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80023ea:	f107 031c 	add.w	r3, r7, #28
 80023ee:	4619      	mov	r1, r3
 80023f0:	481f      	ldr	r0, [pc, #124]	@ (8002470 <HAL_RCC_MCOConfig+0xcc>)
 80023f2:	f7fe ffcb 	bl	800138c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80023f6:	4b1d      	ldr	r3, [pc, #116]	@ (800246c <HAL_RCC_MCOConfig+0xc8>)
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	f023 72fe 	bic.w	r2, r3, #33292288	@ 0x1fc0000
 80023fe:	68b9      	ldr	r1, [r7, #8]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	430b      	orrs	r3, r1
 8002404:	4919      	ldr	r1, [pc, #100]	@ (800246c <HAL_RCC_MCOConfig+0xc8>)
 8002406:	4313      	orrs	r3, r2
 8002408:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800240a:	e02a      	b.n	8002462 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800240c:	4b17      	ldr	r3, [pc, #92]	@ (800246c <HAL_RCC_MCOConfig+0xc8>)
 800240e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002412:	4a16      	ldr	r2, [pc, #88]	@ (800246c <HAL_RCC_MCOConfig+0xc8>)
 8002414:	f043 0304 	orr.w	r3, r3, #4
 8002418:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800241c:	4b13      	ldr	r3, [pc, #76]	@ (800246c <HAL_RCC_MCOConfig+0xc8>)
 800241e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8002422:	f003 0304 	and.w	r3, r3, #4
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800242a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800242e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002430:	2302      	movs	r3, #2
 8002432:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002434:	2303      	movs	r3, #3
 8002436:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002438:	2300      	movs	r3, #0
 800243a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800243c:	2300      	movs	r3, #0
 800243e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8002440:	f107 031c 	add.w	r3, r7, #28
 8002444:	4619      	mov	r1, r3
 8002446:	480b      	ldr	r0, [pc, #44]	@ (8002474 <HAL_RCC_MCOConfig+0xd0>)
 8002448:	f7fe ffa0 	bl	800138c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800244c:	4b07      	ldr	r3, [pc, #28]	@ (800246c <HAL_RCC_MCOConfig+0xc8>)
 800244e:	691b      	ldr	r3, [r3, #16]
 8002450:	f023 427e 	bic.w	r2, r3, #4261412864	@ 0xfe000000
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	01d9      	lsls	r1, r3, #7
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	430b      	orrs	r3, r1
 800245c:	4903      	ldr	r1, [pc, #12]	@ (800246c <HAL_RCC_MCOConfig+0xc8>)
 800245e:	4313      	orrs	r3, r2
 8002460:	610b      	str	r3, [r1, #16]
}
 8002462:	bf00      	nop
 8002464:	3730      	adds	r7, #48	@ 0x30
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	58024400 	.word	0x58024400
 8002470:	58020000 	.word	0x58020000
 8002474:	58020800 	.word	0x58020800

08002478 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002478:	b480      	push	{r7}
 800247a:	b089      	sub	sp, #36	@ 0x24
 800247c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800247e:	4bb3      	ldr	r3, [pc, #716]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002486:	2b18      	cmp	r3, #24
 8002488:	f200 8155 	bhi.w	8002736 <HAL_RCC_GetSysClockFreq+0x2be>
 800248c:	a201      	add	r2, pc, #4	@ (adr r2, 8002494 <HAL_RCC_GetSysClockFreq+0x1c>)
 800248e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002492:	bf00      	nop
 8002494:	080024f9 	.word	0x080024f9
 8002498:	08002737 	.word	0x08002737
 800249c:	08002737 	.word	0x08002737
 80024a0:	08002737 	.word	0x08002737
 80024a4:	08002737 	.word	0x08002737
 80024a8:	08002737 	.word	0x08002737
 80024ac:	08002737 	.word	0x08002737
 80024b0:	08002737 	.word	0x08002737
 80024b4:	0800251f 	.word	0x0800251f
 80024b8:	08002737 	.word	0x08002737
 80024bc:	08002737 	.word	0x08002737
 80024c0:	08002737 	.word	0x08002737
 80024c4:	08002737 	.word	0x08002737
 80024c8:	08002737 	.word	0x08002737
 80024cc:	08002737 	.word	0x08002737
 80024d0:	08002737 	.word	0x08002737
 80024d4:	08002525 	.word	0x08002525
 80024d8:	08002737 	.word	0x08002737
 80024dc:	08002737 	.word	0x08002737
 80024e0:	08002737 	.word	0x08002737
 80024e4:	08002737 	.word	0x08002737
 80024e8:	08002737 	.word	0x08002737
 80024ec:	08002737 	.word	0x08002737
 80024f0:	08002737 	.word	0x08002737
 80024f4:	0800252b 	.word	0x0800252b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80024f8:	4b94      	ldr	r3, [pc, #592]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0320 	and.w	r3, r3, #32
 8002500:	2b00      	cmp	r3, #0
 8002502:	d009      	beq.n	8002518 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002504:	4b91      	ldr	r3, [pc, #580]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	08db      	lsrs	r3, r3, #3
 800250a:	f003 0303 	and.w	r3, r3, #3
 800250e:	4a90      	ldr	r2, [pc, #576]	@ (8002750 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002510:	fa22 f303 	lsr.w	r3, r2, r3
 8002514:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002516:	e111      	b.n	800273c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002518:	4b8d      	ldr	r3, [pc, #564]	@ (8002750 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800251a:	61bb      	str	r3, [r7, #24]
      break;
 800251c:	e10e      	b.n	800273c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800251e:	4b8d      	ldr	r3, [pc, #564]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002520:	61bb      	str	r3, [r7, #24]
      break;
 8002522:	e10b      	b.n	800273c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002524:	4b8c      	ldr	r3, [pc, #560]	@ (8002758 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002526:	61bb      	str	r3, [r7, #24]
      break;
 8002528:	e108      	b.n	800273c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800252a:	4b88      	ldr	r3, [pc, #544]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800252c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800252e:	f003 0303 	and.w	r3, r3, #3
 8002532:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002534:	4b85      	ldr	r3, [pc, #532]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002538:	091b      	lsrs	r3, r3, #4
 800253a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800253e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002540:	4b82      	ldr	r3, [pc, #520]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800254a:	4b80      	ldr	r3, [pc, #512]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800254c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800254e:	08db      	lsrs	r3, r3, #3
 8002550:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	fb02 f303 	mul.w	r3, r2, r3
 800255a:	ee07 3a90 	vmov	s15, r3
 800255e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002562:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	2b00      	cmp	r3, #0
 800256a:	f000 80e1 	beq.w	8002730 <HAL_RCC_GetSysClockFreq+0x2b8>
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	2b02      	cmp	r3, #2
 8002572:	f000 8083 	beq.w	800267c <HAL_RCC_GetSysClockFreq+0x204>
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	2b02      	cmp	r3, #2
 800257a:	f200 80a1 	bhi.w	80026c0 <HAL_RCC_GetSysClockFreq+0x248>
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d003      	beq.n	800258c <HAL_RCC_GetSysClockFreq+0x114>
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d056      	beq.n	8002638 <HAL_RCC_GetSysClockFreq+0x1c0>
 800258a:	e099      	b.n	80026c0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800258c:	4b6f      	ldr	r3, [pc, #444]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0320 	and.w	r3, r3, #32
 8002594:	2b00      	cmp	r3, #0
 8002596:	d02d      	beq.n	80025f4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002598:	4b6c      	ldr	r3, [pc, #432]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	08db      	lsrs	r3, r3, #3
 800259e:	f003 0303 	and.w	r3, r3, #3
 80025a2:	4a6b      	ldr	r2, [pc, #428]	@ (8002750 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80025a4:	fa22 f303 	lsr.w	r3, r2, r3
 80025a8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	ee07 3a90 	vmov	s15, r3
 80025b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	ee07 3a90 	vmov	s15, r3
 80025ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025c2:	4b62      	ldr	r3, [pc, #392]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025ca:	ee07 3a90 	vmov	s15, r3
 80025ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80025d6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800275c <HAL_RCC_GetSysClockFreq+0x2e4>
 80025da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ee:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80025f2:	e087      	b.n	8002704 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	ee07 3a90 	vmov	s15, r3
 80025fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025fe:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002760 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002606:	4b51      	ldr	r3, [pc, #324]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800260e:	ee07 3a90 	vmov	s15, r3
 8002612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002616:	ed97 6a02 	vldr	s12, [r7, #8]
 800261a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800275c <HAL_RCC_GetSysClockFreq+0x2e4>
 800261e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800262a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800262e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002632:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002636:	e065      	b.n	8002704 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	ee07 3a90 	vmov	s15, r3
 800263e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002642:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002764 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002646:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800264a:	4b40      	ldr	r3, [pc, #256]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002652:	ee07 3a90 	vmov	s15, r3
 8002656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800265a:	ed97 6a02 	vldr	s12, [r7, #8]
 800265e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800275c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002662:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002666:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800266a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800266e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002672:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002676:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800267a:	e043      	b.n	8002704 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	ee07 3a90 	vmov	s15, r3
 8002682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002686:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002768 <HAL_RCC_GetSysClockFreq+0x2f0>
 800268a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800268e:	4b2f      	ldr	r3, [pc, #188]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002696:	ee07 3a90 	vmov	s15, r3
 800269a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800269e:	ed97 6a02 	vldr	s12, [r7, #8]
 80026a2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800275c <HAL_RCC_GetSysClockFreq+0x2e4>
 80026a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80026be:	e021      	b.n	8002704 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	ee07 3a90 	vmov	s15, r3
 80026c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026ca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002764 <HAL_RCC_GetSysClockFreq+0x2ec>
 80026ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026d2:	4b1e      	ldr	r3, [pc, #120]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026da:	ee07 3a90 	vmov	s15, r3
 80026de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80026e6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800275c <HAL_RCC_GetSysClockFreq+0x2e4>
 80026ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002702:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002704:	4b11      	ldr	r3, [pc, #68]	@ (800274c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002708:	0a5b      	lsrs	r3, r3, #9
 800270a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800270e:	3301      	adds	r3, #1
 8002710:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	ee07 3a90 	vmov	s15, r3
 8002718:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800271c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002720:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002724:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002728:	ee17 3a90 	vmov	r3, s15
 800272c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800272e:	e005      	b.n	800273c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002730:	2300      	movs	r3, #0
 8002732:	61bb      	str	r3, [r7, #24]
      break;
 8002734:	e002      	b.n	800273c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002736:	4b07      	ldr	r3, [pc, #28]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002738:	61bb      	str	r3, [r7, #24]
      break;
 800273a:	bf00      	nop
  }

  return sysclockfreq;
 800273c:	69bb      	ldr	r3, [r7, #24]
}
 800273e:	4618      	mov	r0, r3
 8002740:	3724      	adds	r7, #36	@ 0x24
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	58024400 	.word	0x58024400
 8002750:	03d09000 	.word	0x03d09000
 8002754:	003d0900 	.word	0x003d0900
 8002758:	007a1200 	.word	0x007a1200
 800275c:	46000000 	.word	0x46000000
 8002760:	4c742400 	.word	0x4c742400
 8002764:	4a742400 	.word	0x4a742400
 8002768:	4af42400 	.word	0x4af42400

0800276c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800276c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002770:	b0c8      	sub	sp, #288	@ 0x120
 8002772:	af00      	add	r7, sp, #0
 8002774:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002778:	2300      	movs	r3, #0
 800277a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800277e:	2300      	movs	r3, #0
 8002780:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002784:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800278c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002790:	2500      	movs	r5, #0
 8002792:	ea54 0305 	orrs.w	r3, r4, r5
 8002796:	d049      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002798:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800279c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800279e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80027a2:	d02f      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80027a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80027a8:	d828      	bhi.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x90>
 80027aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80027ae:	d01a      	beq.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80027b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80027b4:	d822      	bhi.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x90>
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80027ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80027be:	d007      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80027c0:	e01c      	b.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80027c2:	4ba7      	ldr	r3, [pc, #668]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80027c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c6:	4aa6      	ldr	r2, [pc, #664]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80027c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80027ce:	e01a      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80027d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80027d4:	3308      	adds	r3, #8
 80027d6:	2102      	movs	r1, #2
 80027d8:	4618      	mov	r0, r3
 80027da:	f001 f985 	bl	8003ae8 <RCCEx_PLL2_Config>
 80027de:	4603      	mov	r3, r0
 80027e0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80027e4:	e00f      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80027e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80027ea:	3328      	adds	r3, #40	@ 0x28
 80027ec:	2102      	movs	r1, #2
 80027ee:	4618      	mov	r0, r3
 80027f0:	f001 fa2c 	bl	8003c4c <RCCEx_PLL3_Config>
 80027f4:	4603      	mov	r3, r0
 80027f6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80027fa:	e004      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002802:	e000      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002804:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002806:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800280a:	2b00      	cmp	r3, #0
 800280c:	d10a      	bne.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800280e:	4b94      	ldr	r3, [pc, #592]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002810:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002812:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002816:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800281a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800281c:	4a90      	ldr	r2, [pc, #576]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800281e:	430b      	orrs	r3, r1
 8002820:	6513      	str	r3, [r2, #80]	@ 0x50
 8002822:	e003      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002824:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002828:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800282c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002834:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002838:	f04f 0900 	mov.w	r9, #0
 800283c:	ea58 0309 	orrs.w	r3, r8, r9
 8002840:	d047      	beq.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002842:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002848:	2b04      	cmp	r3, #4
 800284a:	d82a      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800284c:	a201      	add	r2, pc, #4	@ (adr r2, 8002854 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800284e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002852:	bf00      	nop
 8002854:	08002869 	.word	0x08002869
 8002858:	08002877 	.word	0x08002877
 800285c:	0800288d 	.word	0x0800288d
 8002860:	080028ab 	.word	0x080028ab
 8002864:	080028ab 	.word	0x080028ab
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002868:	4b7d      	ldr	r3, [pc, #500]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800286a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800286c:	4a7c      	ldr	r2, [pc, #496]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800286e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002872:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002874:	e01a      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002876:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800287a:	3308      	adds	r3, #8
 800287c:	2100      	movs	r1, #0
 800287e:	4618      	mov	r0, r3
 8002880:	f001 f932 	bl	8003ae8 <RCCEx_PLL2_Config>
 8002884:	4603      	mov	r3, r0
 8002886:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800288a:	e00f      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800288c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002890:	3328      	adds	r3, #40	@ 0x28
 8002892:	2100      	movs	r1, #0
 8002894:	4618      	mov	r0, r3
 8002896:	f001 f9d9 	bl	8003c4c <RCCEx_PLL3_Config>
 800289a:	4603      	mov	r3, r0
 800289c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80028a0:	e004      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80028a8:	e000      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80028aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028ac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d10a      	bne.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80028b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028b8:	f023 0107 	bic.w	r1, r3, #7
 80028bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80028c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c2:	4a67      	ldr	r2, [pc, #412]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80028c4:	430b      	orrs	r3, r1
 80028c6:	6513      	str	r3, [r2, #80]	@ 0x50
 80028c8:	e003      	b.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028ca:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80028ce:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 80028d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80028d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028da:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80028de:	f04f 0b00 	mov.w	fp, #0
 80028e2:	ea5a 030b 	orrs.w	r3, sl, fp
 80028e6:	d054      	beq.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 80028e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80028ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ee:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80028f2:	d036      	beq.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80028f4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80028f8:	d82f      	bhi.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80028fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028fe:	d032      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002900:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002904:	d829      	bhi.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002906:	2bc0      	cmp	r3, #192	@ 0xc0
 8002908:	d02f      	beq.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800290a:	2bc0      	cmp	r3, #192	@ 0xc0
 800290c:	d825      	bhi.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800290e:	2b80      	cmp	r3, #128	@ 0x80
 8002910:	d018      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8002912:	2b80      	cmp	r3, #128	@ 0x80
 8002914:	d821      	bhi.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002916:	2b00      	cmp	r3, #0
 8002918:	d002      	beq.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800291a:	2b40      	cmp	r3, #64	@ 0x40
 800291c:	d007      	beq.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 800291e:	e01c      	b.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002920:	4b4f      	ldr	r3, [pc, #316]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002924:	4a4e      	ldr	r2, [pc, #312]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002926:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800292a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800292c:	e01e      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800292e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002932:	3308      	adds	r3, #8
 8002934:	2100      	movs	r1, #0
 8002936:	4618      	mov	r0, r3
 8002938:	f001 f8d6 	bl	8003ae8 <RCCEx_PLL2_Config>
 800293c:	4603      	mov	r3, r0
 800293e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002942:	e013      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002944:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002948:	3328      	adds	r3, #40	@ 0x28
 800294a:	2100      	movs	r1, #0
 800294c:	4618      	mov	r0, r3
 800294e:	f001 f97d 	bl	8003c4c <RCCEx_PLL3_Config>
 8002952:	4603      	mov	r3, r0
 8002954:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002958:	e008      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002960:	e004      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002962:	bf00      	nop
 8002964:	e002      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002966:	bf00      	nop
 8002968:	e000      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800296a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800296c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10a      	bne.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8002974:	4b3a      	ldr	r3, [pc, #232]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002976:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002978:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800297c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002980:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002982:	4a37      	ldr	r2, [pc, #220]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002984:	430b      	orrs	r3, r1
 8002986:	6513      	str	r3, [r2, #80]	@ 0x50
 8002988:	e003      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800298a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800298e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8002992:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800299e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80029a2:	2300      	movs	r3, #0
 80029a4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80029a8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80029ac:	460b      	mov	r3, r1
 80029ae:	4313      	orrs	r3, r2
 80029b0:	d05c      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 80029b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80029b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029b8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80029bc:	d03b      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80029be:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80029c2:	d834      	bhi.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80029c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029c8:	d037      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 80029ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029ce:	d82e      	bhi.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80029d0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80029d4:	d033      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80029d6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80029da:	d828      	bhi.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80029dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029e0:	d01a      	beq.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 80029e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029e6:	d822      	bhi.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x288>
 80029ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029f0:	d007      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x296>
 80029f2:	e01c      	b.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80029f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f8:	4a19      	ldr	r2, [pc, #100]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80029fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002a00:	e01e      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002a02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002a06:	3308      	adds	r3, #8
 8002a08:	2100      	movs	r1, #0
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f001 f86c 	bl	8003ae8 <RCCEx_PLL2_Config>
 8002a10:	4603      	mov	r3, r0
 8002a12:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002a16:	e013      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a18:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002a1c:	3328      	adds	r3, #40	@ 0x28
 8002a1e:	2100      	movs	r1, #0
 8002a20:	4618      	mov	r0, r3
 8002a22:	f001 f913 	bl	8003c4c <RCCEx_PLL3_Config>
 8002a26:	4603      	mov	r3, r0
 8002a28:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002a2c:	e008      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002a34:	e004      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002a36:	bf00      	nop
 8002a38:	e002      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002a3a:	bf00      	nop
 8002a3c:	e000      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002a3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a40:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d10d      	bne.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8002a48:	4b05      	ldr	r3, [pc, #20]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a4c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8002a50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a56:	4a02      	ldr	r2, [pc, #8]	@ (8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002a58:	430b      	orrs	r3, r1
 8002a5a:	6513      	str	r3, [r2, #80]	@ 0x50
 8002a5c:	e006      	b.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x300>
 8002a5e:	bf00      	nop
 8002a60:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a64:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002a68:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002a6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a74:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002a78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002a82:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002a86:	460b      	mov	r3, r1
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	d03a      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002a8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a92:	2b30      	cmp	r3, #48	@ 0x30
 8002a94:	d01f      	beq.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002a96:	2b30      	cmp	r3, #48	@ 0x30
 8002a98:	d819      	bhi.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002a9a:	2b20      	cmp	r3, #32
 8002a9c:	d00c      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8002a9e:	2b20      	cmp	r3, #32
 8002aa0:	d815      	bhi.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d019      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8002aa6:	2b10      	cmp	r3, #16
 8002aa8:	d111      	bne.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002aaa:	4bae      	ldr	r3, [pc, #696]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aae:	4aad      	ldr	r2, [pc, #692]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002ab0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ab4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002ab6:	e011      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002ab8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002abc:	3308      	adds	r3, #8
 8002abe:	2102      	movs	r1, #2
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f001 f811 	bl	8003ae8 <RCCEx_PLL2_Config>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002acc:	e006      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002ad4:	e002      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8002ad6:	bf00      	nop
 8002ad8:	e000      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8002ada:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002adc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d10a      	bne.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002ae4:	4b9f      	ldr	r3, [pc, #636]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ae8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002aec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002af2:	4a9c      	ldr	r2, [pc, #624]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002af4:	430b      	orrs	r3, r1
 8002af6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002af8:	e003      	b.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002afa:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002afe:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002b02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b0a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002b0e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002b12:	2300      	movs	r3, #0
 8002b14:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002b18:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	d051      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002b22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b2c:	d035      	beq.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002b2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b32:	d82e      	bhi.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002b34:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002b38:	d031      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x432>
 8002b3a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002b3e:	d828      	bhi.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002b40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b44:	d01a      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x410>
 8002b46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b4a:	d822      	bhi.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8002b50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b54:	d007      	beq.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8002b56:	e01c      	b.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b58:	4b82      	ldr	r3, [pc, #520]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b5c:	4a81      	ldr	r2, [pc, #516]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002b5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002b64:	e01c      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002b66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b6a:	3308      	adds	r3, #8
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f000 ffba 	bl	8003ae8 <RCCEx_PLL2_Config>
 8002b74:	4603      	mov	r3, r0
 8002b76:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002b7a:	e011      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002b7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b80:	3328      	adds	r3, #40	@ 0x28
 8002b82:	2100      	movs	r1, #0
 8002b84:	4618      	mov	r0, r3
 8002b86:	f001 f861 	bl	8003c4c <RCCEx_PLL3_Config>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002b90:	e006      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002b98:	e002      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8002b9a:	bf00      	nop
 8002b9c:	e000      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8002b9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ba0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10a      	bne.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002ba8:	4b6e      	ldr	r3, [pc, #440]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002baa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bac:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002bb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002bb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bb6:	4a6b      	ldr	r2, [pc, #428]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002bb8:	430b      	orrs	r3, r1
 8002bba:	6513      	str	r3, [r2, #80]	@ 0x50
 8002bbc:	e003      	b.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bbe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002bc2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002bc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bce:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002bd2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002bdc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002be0:	460b      	mov	r3, r1
 8002be2:	4313      	orrs	r3, r2
 8002be4:	d053      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002be6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002bea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002bec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bf0:	d033      	beq.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8002bf2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bf6:	d82c      	bhi.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002bf8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002bfc:	d02f      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8002bfe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c02:	d826      	bhi.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002c04:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c08:	d02b      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002c0a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c0e:	d820      	bhi.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002c10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c14:	d012      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8002c16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c1a:	d81a      	bhi.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d022      	beq.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8002c20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c24:	d115      	bne.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c2a:	3308      	adds	r3, #8
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f000 ff5a 	bl	8003ae8 <RCCEx_PLL2_Config>
 8002c34:	4603      	mov	r3, r0
 8002c36:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002c3a:	e015      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002c3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c40:	3328      	adds	r3, #40	@ 0x28
 8002c42:	2101      	movs	r1, #1
 8002c44:	4618      	mov	r0, r3
 8002c46:	f001 f801 	bl	8003c4c <RCCEx_PLL3_Config>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002c50:	e00a      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002c58:	e006      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002c5a:	bf00      	nop
 8002c5c:	e004      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002c5e:	bf00      	nop
 8002c60:	e002      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002c62:	bf00      	nop
 8002c64:	e000      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8002c66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c68:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d10a      	bne.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002c70:	4b3c      	ldr	r3, [pc, #240]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c74:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002c78:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c7e:	4a39      	ldr	r2, [pc, #228]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c80:	430b      	orrs	r3, r1
 8002c82:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c84:	e003      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c86:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002c8a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002c8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c96:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002c9a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002ca4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002ca8:	460b      	mov	r3, r1
 8002caa:	4313      	orrs	r3, r2
 8002cac:	d060      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002cae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002cb2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002cb6:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8002cba:	d039      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8002cbc:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8002cc0:	d832      	bhi.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002cc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002cc6:	d035      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8002cc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ccc:	d82c      	bhi.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002cce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cd2:	d031      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8002cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cd8:	d826      	bhi.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002cda:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002cde:	d02d      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8002ce0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002ce4:	d820      	bhi.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002ce6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cea:	d012      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002cec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cf0:	d81a      	bhi.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d024      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002cf6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002cfa:	d115      	bne.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002cfc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d00:	3308      	adds	r3, #8
 8002d02:	2101      	movs	r1, #1
 8002d04:	4618      	mov	r0, r3
 8002d06:	f000 feef 	bl	8003ae8 <RCCEx_PLL2_Config>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002d10:	e017      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002d12:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d16:	3328      	adds	r3, #40	@ 0x28
 8002d18:	2101      	movs	r1, #1
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f000 ff96 	bl	8003c4c <RCCEx_PLL3_Config>
 8002d20:	4603      	mov	r3, r0
 8002d22:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002d26:	e00c      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002d2e:	e008      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002d30:	bf00      	nop
 8002d32:	e006      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002d34:	bf00      	nop
 8002d36:	e004      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002d38:	bf00      	nop
 8002d3a:	e002      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002d3c:	bf00      	nop
 8002d3e:	e000      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002d40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d42:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10e      	bne.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002d4a:	4b06      	ldr	r3, [pc, #24]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d4e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002d52:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002d5a:	4a02      	ldr	r2, [pc, #8]	@ (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d5c:	430b      	orrs	r3, r1
 8002d5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d60:	e006      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8002d62:	bf00      	nop
 8002d64:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d68:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002d6c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002d70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d78:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002d7c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002d80:	2300      	movs	r3, #0
 8002d82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002d86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	d037      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002d90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d9a:	d00e      	beq.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8002d9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002da0:	d816      	bhi.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d018      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8002da6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002daa:	d111      	bne.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dac:	4bc4      	ldr	r3, [pc, #784]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db0:	4ac3      	ldr	r2, [pc, #780]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002db2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002db6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002db8:	e00f      	b.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002dba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002dbe:	3308      	adds	r3, #8
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 fe90 	bl	8003ae8 <RCCEx_PLL2_Config>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002dce:	e004      	b.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002dd6:	e000      	b.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8002dd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dda:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10a      	bne.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002de2:	4bb7      	ldr	r3, [pc, #732]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002de4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002de6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002dea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002dee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002df0:	4ab3      	ldr	r2, [pc, #716]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002df2:	430b      	orrs	r3, r1
 8002df4:	6513      	str	r3, [r2, #80]	@ 0x50
 8002df6:	e003      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002df8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002dfc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002e00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e08:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002e0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e10:	2300      	movs	r3, #0
 8002e12:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002e16:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	d039      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002e20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e26:	2b03      	cmp	r3, #3
 8002e28:	d81c      	bhi.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8002e2a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e30 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8002e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e30:	08002e6d 	.word	0x08002e6d
 8002e34:	08002e41 	.word	0x08002e41
 8002e38:	08002e4f 	.word	0x08002e4f
 8002e3c:	08002e6d 	.word	0x08002e6d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e40:	4b9f      	ldr	r3, [pc, #636]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e44:	4a9e      	ldr	r2, [pc, #632]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002e46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002e4c:	e00f      	b.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002e4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e52:	3308      	adds	r3, #8
 8002e54:	2102      	movs	r1, #2
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 fe46 	bl	8003ae8 <RCCEx_PLL2_Config>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002e62:	e004      	b.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002e6a:	e000      	b.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8002e6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e6e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10a      	bne.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002e76:	4b92      	ldr	r3, [pc, #584]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e7a:	f023 0103 	bic.w	r1, r3, #3
 8002e7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e84:	4a8e      	ldr	r2, [pc, #568]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002e86:	430b      	orrs	r3, r1
 8002e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e8a:	e003      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e8c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002e90:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e9c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002ea0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002eaa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002eae:	460b      	mov	r3, r1
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	f000 8099 	beq.w	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002eb6:	4b83      	ldr	r3, [pc, #524]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a82      	ldr	r2, [pc, #520]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002ebc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ec0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ec2:	f7fe f973 	bl	80011ac <HAL_GetTick>
 8002ec6:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002eca:	e00b      	b.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ecc:	f7fe f96e 	bl	80011ac <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	2b64      	cmp	r3, #100	@ 0x64
 8002eda:	d903      	bls.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002ee2:	e005      	b.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ee4:	4b77      	ldr	r3, [pc, #476]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d0ed      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8002ef0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d173      	bne.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002ef8:	4b71      	ldr	r3, [pc, #452]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002efa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002efc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002f00:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f04:	4053      	eors	r3, r2
 8002f06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d015      	beq.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f0e:	4b6c      	ldr	r3, [pc, #432]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f16:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f1a:	4b69      	ldr	r3, [pc, #420]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f1e:	4a68      	ldr	r2, [pc, #416]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f24:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f26:	4b66      	ldr	r3, [pc, #408]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f2a:	4a65      	ldr	r2, [pc, #404]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f30:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002f32:	4a63      	ldr	r2, [pc, #396]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f38:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002f3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002f3e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f46:	d118      	bne.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f48:	f7fe f930 	bl	80011ac <HAL_GetTick>
 8002f4c:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f50:	e00d      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f52:	f7fe f92b 	bl	80011ac <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002f5c:	1ad2      	subs	r2, r2, r3
 8002f5e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d903      	bls.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8002f6c:	e005      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f6e:	4b54      	ldr	r3, [pc, #336]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0eb      	beq.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8002f7a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d129      	bne.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002f86:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f92:	d10e      	bne.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8002f94:	4b4a      	ldr	r3, [pc, #296]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f96:	691b      	ldr	r3, [r3, #16]
 8002f98:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002f9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002fa0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002fa4:	091a      	lsrs	r2, r3, #4
 8002fa6:	4b48      	ldr	r3, [pc, #288]	@ (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002fa8:	4013      	ands	r3, r2
 8002faa:	4a45      	ldr	r2, [pc, #276]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fac:	430b      	orrs	r3, r1
 8002fae:	6113      	str	r3, [r2, #16]
 8002fb0:	e005      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x852>
 8002fb2:	4b43      	ldr	r3, [pc, #268]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	4a42      	ldr	r2, [pc, #264]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fb8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002fbc:	6113      	str	r3, [r2, #16]
 8002fbe:	4b40      	ldr	r3, [pc, #256]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fc0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002fc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002fc6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fce:	4a3c      	ldr	r2, [pc, #240]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fd0:	430b      	orrs	r3, r1
 8002fd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fd4:	e008      	b.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002fd6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002fda:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8002fde:	e003      	b.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fe0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002fe4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002fe8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff0:	f002 0301 	and.w	r3, r2, #1
 8002ff4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002ffe:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003002:	460b      	mov	r3, r1
 8003004:	4313      	orrs	r3, r2
 8003006:	f000 8090 	beq.w	800312a <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800300a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800300e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003012:	2b28      	cmp	r3, #40	@ 0x28
 8003014:	d870      	bhi.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8003016:	a201      	add	r2, pc, #4	@ (adr r2, 800301c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8003018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800301c:	08003101 	.word	0x08003101
 8003020:	080030f9 	.word	0x080030f9
 8003024:	080030f9 	.word	0x080030f9
 8003028:	080030f9 	.word	0x080030f9
 800302c:	080030f9 	.word	0x080030f9
 8003030:	080030f9 	.word	0x080030f9
 8003034:	080030f9 	.word	0x080030f9
 8003038:	080030f9 	.word	0x080030f9
 800303c:	080030cd 	.word	0x080030cd
 8003040:	080030f9 	.word	0x080030f9
 8003044:	080030f9 	.word	0x080030f9
 8003048:	080030f9 	.word	0x080030f9
 800304c:	080030f9 	.word	0x080030f9
 8003050:	080030f9 	.word	0x080030f9
 8003054:	080030f9 	.word	0x080030f9
 8003058:	080030f9 	.word	0x080030f9
 800305c:	080030e3 	.word	0x080030e3
 8003060:	080030f9 	.word	0x080030f9
 8003064:	080030f9 	.word	0x080030f9
 8003068:	080030f9 	.word	0x080030f9
 800306c:	080030f9 	.word	0x080030f9
 8003070:	080030f9 	.word	0x080030f9
 8003074:	080030f9 	.word	0x080030f9
 8003078:	080030f9 	.word	0x080030f9
 800307c:	08003101 	.word	0x08003101
 8003080:	080030f9 	.word	0x080030f9
 8003084:	080030f9 	.word	0x080030f9
 8003088:	080030f9 	.word	0x080030f9
 800308c:	080030f9 	.word	0x080030f9
 8003090:	080030f9 	.word	0x080030f9
 8003094:	080030f9 	.word	0x080030f9
 8003098:	080030f9 	.word	0x080030f9
 800309c:	08003101 	.word	0x08003101
 80030a0:	080030f9 	.word	0x080030f9
 80030a4:	080030f9 	.word	0x080030f9
 80030a8:	080030f9 	.word	0x080030f9
 80030ac:	080030f9 	.word	0x080030f9
 80030b0:	080030f9 	.word	0x080030f9
 80030b4:	080030f9 	.word	0x080030f9
 80030b8:	080030f9 	.word	0x080030f9
 80030bc:	08003101 	.word	0x08003101
 80030c0:	58024400 	.word	0x58024400
 80030c4:	58024800 	.word	0x58024800
 80030c8:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80030cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80030d0:	3308      	adds	r3, #8
 80030d2:	2101      	movs	r1, #1
 80030d4:	4618      	mov	r0, r3
 80030d6:	f000 fd07 	bl	8003ae8 <RCCEx_PLL2_Config>
 80030da:	4603      	mov	r3, r0
 80030dc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80030e0:	e00f      	b.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80030e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80030e6:	3328      	adds	r3, #40	@ 0x28
 80030e8:	2101      	movs	r1, #1
 80030ea:	4618      	mov	r0, r3
 80030ec:	f000 fdae 	bl	8003c4c <RCCEx_PLL3_Config>
 80030f0:	4603      	mov	r3, r0
 80030f2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80030f6:	e004      	b.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80030fe:	e000      	b.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003100:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003102:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10b      	bne.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800310a:	4bc0      	ldr	r3, [pc, #768]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800310c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800310e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003112:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003116:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800311a:	4abc      	ldr	r2, [pc, #752]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800311c:	430b      	orrs	r3, r1
 800311e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003120:	e003      	b.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003122:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003126:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800312a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800312e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003132:	f002 0302 	and.w	r3, r2, #2
 8003136:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800313a:	2300      	movs	r3, #0
 800313c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003140:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003144:	460b      	mov	r3, r1
 8003146:	4313      	orrs	r3, r2
 8003148:	d043      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800314a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800314e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003152:	2b05      	cmp	r3, #5
 8003154:	d824      	bhi.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8003156:	a201      	add	r2, pc, #4	@ (adr r2, 800315c <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8003158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800315c:	080031a9 	.word	0x080031a9
 8003160:	08003175 	.word	0x08003175
 8003164:	0800318b 	.word	0x0800318b
 8003168:	080031a9 	.word	0x080031a9
 800316c:	080031a9 	.word	0x080031a9
 8003170:	080031a9 	.word	0x080031a9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003174:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003178:	3308      	adds	r3, #8
 800317a:	2101      	movs	r1, #1
 800317c:	4618      	mov	r0, r3
 800317e:	f000 fcb3 	bl	8003ae8 <RCCEx_PLL2_Config>
 8003182:	4603      	mov	r3, r0
 8003184:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003188:	e00f      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800318a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800318e:	3328      	adds	r3, #40	@ 0x28
 8003190:	2101      	movs	r1, #1
 8003192:	4618      	mov	r0, r3
 8003194:	f000 fd5a 	bl	8003c4c <RCCEx_PLL3_Config>
 8003198:	4603      	mov	r3, r0
 800319a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800319e:	e004      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80031a6:	e000      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 80031a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031aa:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10b      	bne.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80031b2:	4b96      	ldr	r3, [pc, #600]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80031b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031b6:	f023 0107 	bic.w	r1, r3, #7
 80031ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80031be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031c2:	4a92      	ldr	r2, [pc, #584]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80031c4:	430b      	orrs	r3, r1
 80031c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80031c8:	e003      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ca:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80031ce:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80031d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031da:	f002 0304 	and.w	r3, r2, #4
 80031de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80031e2:	2300      	movs	r3, #0
 80031e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80031e8:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80031ec:	460b      	mov	r3, r1
 80031ee:	4313      	orrs	r3, r2
 80031f0:	d043      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80031f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80031f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031fa:	2b05      	cmp	r3, #5
 80031fc:	d824      	bhi.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 80031fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003204 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8003200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003204:	08003251 	.word	0x08003251
 8003208:	0800321d 	.word	0x0800321d
 800320c:	08003233 	.word	0x08003233
 8003210:	08003251 	.word	0x08003251
 8003214:	08003251 	.word	0x08003251
 8003218:	08003251 	.word	0x08003251
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800321c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003220:	3308      	adds	r3, #8
 8003222:	2101      	movs	r1, #1
 8003224:	4618      	mov	r0, r3
 8003226:	f000 fc5f 	bl	8003ae8 <RCCEx_PLL2_Config>
 800322a:	4603      	mov	r3, r0
 800322c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003230:	e00f      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003232:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003236:	3328      	adds	r3, #40	@ 0x28
 8003238:	2101      	movs	r1, #1
 800323a:	4618      	mov	r0, r3
 800323c:	f000 fd06 	bl	8003c4c <RCCEx_PLL3_Config>
 8003240:	4603      	mov	r3, r0
 8003242:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003246:	e004      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800324e:	e000      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8003250:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003252:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003256:	2b00      	cmp	r3, #0
 8003258:	d10b      	bne.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800325a:	4b6c      	ldr	r3, [pc, #432]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800325c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800325e:	f023 0107 	bic.w	r1, r3, #7
 8003262:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003266:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800326a:	4a68      	ldr	r2, [pc, #416]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800326c:	430b      	orrs	r3, r1
 800326e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003270:	e003      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003272:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003276:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800327a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800327e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003282:	f002 0320 	and.w	r3, r2, #32
 8003286:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800328a:	2300      	movs	r3, #0
 800328c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003290:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003294:	460b      	mov	r3, r1
 8003296:	4313      	orrs	r3, r2
 8003298:	d055      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800329a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800329e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032a6:	d033      	beq.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80032a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032ac:	d82c      	bhi.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80032ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032b2:	d02f      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80032b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032b8:	d826      	bhi.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80032ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80032be:	d02b      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80032c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80032c4:	d820      	bhi.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80032c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032ca:	d012      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80032cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032d0:	d81a      	bhi.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d022      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80032d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032da:	d115      	bne.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80032e0:	3308      	adds	r3, #8
 80032e2:	2100      	movs	r1, #0
 80032e4:	4618      	mov	r0, r3
 80032e6:	f000 fbff 	bl	8003ae8 <RCCEx_PLL2_Config>
 80032ea:	4603      	mov	r3, r0
 80032ec:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80032f0:	e015      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80032f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80032f6:	3328      	adds	r3, #40	@ 0x28
 80032f8:	2102      	movs	r1, #2
 80032fa:	4618      	mov	r0, r3
 80032fc:	f000 fca6 	bl	8003c4c <RCCEx_PLL3_Config>
 8003300:	4603      	mov	r3, r0
 8003302:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003306:	e00a      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800330e:	e006      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8003310:	bf00      	nop
 8003312:	e004      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8003314:	bf00      	nop
 8003316:	e002      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8003318:	bf00      	nop
 800331a:	e000      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800331c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800331e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10b      	bne.n	800333e <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003326:	4b39      	ldr	r3, [pc, #228]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800332a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800332e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003332:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003336:	4a35      	ldr	r2, [pc, #212]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003338:	430b      	orrs	r3, r1
 800333a:	6553      	str	r3, [r2, #84]	@ 0x54
 800333c:	e003      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800333e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003342:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003346:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800334a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800334e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003352:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003356:	2300      	movs	r3, #0
 8003358:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800335c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003360:	460b      	mov	r3, r1
 8003362:	4313      	orrs	r3, r2
 8003364:	d058      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003366:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800336a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800336e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003372:	d033      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003374:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003378:	d82c      	bhi.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800337a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800337e:	d02f      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003380:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003384:	d826      	bhi.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003386:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800338a:	d02b      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800338c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003390:	d820      	bhi.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003392:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003396:	d012      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8003398:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800339c:	d81a      	bhi.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d022      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 80033a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033a6:	d115      	bne.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80033ac:	3308      	adds	r3, #8
 80033ae:	2100      	movs	r1, #0
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 fb99 	bl	8003ae8 <RCCEx_PLL2_Config>
 80033b6:	4603      	mov	r3, r0
 80033b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80033bc:	e015      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80033be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80033c2:	3328      	adds	r3, #40	@ 0x28
 80033c4:	2102      	movs	r1, #2
 80033c6:	4618      	mov	r0, r3
 80033c8:	f000 fc40 	bl	8003c4c <RCCEx_PLL3_Config>
 80033cc:	4603      	mov	r3, r0
 80033ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80033d2:	e00a      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80033da:	e006      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80033dc:	bf00      	nop
 80033de:	e004      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80033e0:	bf00      	nop
 80033e2:	e002      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80033e4:	bf00      	nop
 80033e6:	e000      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80033e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033ea:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10e      	bne.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80033f2:	4b06      	ldr	r3, [pc, #24]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80033f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80033fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80033fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003402:	4a02      	ldr	r2, [pc, #8]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003404:	430b      	orrs	r3, r1
 8003406:	6593      	str	r3, [r2, #88]	@ 0x58
 8003408:	e006      	b.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800340a:	bf00      	nop
 800340c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003410:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003414:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003418:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800341c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003420:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003424:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003428:	2300      	movs	r3, #0
 800342a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800342e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003432:	460b      	mov	r3, r1
 8003434:	4313      	orrs	r3, r2
 8003436:	d055      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003438:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800343c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003440:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003444:	d033      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8003446:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800344a:	d82c      	bhi.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800344c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003450:	d02f      	beq.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8003452:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003456:	d826      	bhi.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003458:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800345c:	d02b      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800345e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003462:	d820      	bhi.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003464:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003468:	d012      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 800346a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800346e:	d81a      	bhi.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003470:	2b00      	cmp	r3, #0
 8003472:	d022      	beq.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8003474:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003478:	d115      	bne.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800347a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800347e:	3308      	adds	r3, #8
 8003480:	2100      	movs	r1, #0
 8003482:	4618      	mov	r0, r3
 8003484:	f000 fb30 	bl	8003ae8 <RCCEx_PLL2_Config>
 8003488:	4603      	mov	r3, r0
 800348a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800348e:	e015      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003490:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003494:	3328      	adds	r3, #40	@ 0x28
 8003496:	2102      	movs	r1, #2
 8003498:	4618      	mov	r0, r3
 800349a:	f000 fbd7 	bl	8003c4c <RCCEx_PLL3_Config>
 800349e:	4603      	mov	r3, r0
 80034a0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80034a4:	e00a      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80034ac:	e006      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80034ae:	bf00      	nop
 80034b0:	e004      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80034b2:	bf00      	nop
 80034b4:	e002      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80034b6:	bf00      	nop
 80034b8:	e000      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80034ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034bc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10b      	bne.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80034c4:	4ba1      	ldr	r3, [pc, #644]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80034c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80034cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80034d0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80034d4:	4a9d      	ldr	r2, [pc, #628]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80034d6:	430b      	orrs	r3, r1
 80034d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80034da:	e003      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034dc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80034e0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80034e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80034e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ec:	f002 0308 	and.w	r3, r2, #8
 80034f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80034f4:	2300      	movs	r3, #0
 80034f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80034fa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80034fe:	460b      	mov	r3, r1
 8003500:	4313      	orrs	r3, r2
 8003502:	d01e      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003504:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003508:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800350c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003510:	d10c      	bne.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003512:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003516:	3328      	adds	r3, #40	@ 0x28
 8003518:	2102      	movs	r1, #2
 800351a:	4618      	mov	r0, r3
 800351c:	f000 fb96 	bl	8003c4c <RCCEx_PLL3_Config>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d002      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800352c:	4b87      	ldr	r3, [pc, #540]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800352e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003530:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003534:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003538:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800353c:	4a83      	ldr	r2, [pc, #524]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800353e:	430b      	orrs	r3, r1
 8003540:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003542:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800354a:	f002 0310 	and.w	r3, r2, #16
 800354e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003552:	2300      	movs	r3, #0
 8003554:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003558:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800355c:	460b      	mov	r3, r1
 800355e:	4313      	orrs	r3, r2
 8003560:	d01e      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003562:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003566:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800356a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800356e:	d10c      	bne.n	800358a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003570:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003574:	3328      	adds	r3, #40	@ 0x28
 8003576:	2102      	movs	r1, #2
 8003578:	4618      	mov	r0, r3
 800357a:	f000 fb67 	bl	8003c4c <RCCEx_PLL3_Config>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d002      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800358a:	4b70      	ldr	r3, [pc, #448]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800358c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003592:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003596:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800359a:	4a6c      	ldr	r2, [pc, #432]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800359c:	430b      	orrs	r3, r1
 800359e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80035a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80035ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035b0:	2300      	movs	r3, #0
 80035b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80035b6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80035ba:	460b      	mov	r3, r1
 80035bc:	4313      	orrs	r3, r2
 80035be:	d03e      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80035c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80035c4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80035c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035cc:	d022      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 80035ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035d2:	d81b      	bhi.n	800360c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d003      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 80035d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035dc:	d00b      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 80035de:	e015      	b.n	800360c <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80035e4:	3308      	adds	r3, #8
 80035e6:	2100      	movs	r1, #0
 80035e8:	4618      	mov	r0, r3
 80035ea:	f000 fa7d 	bl	8003ae8 <RCCEx_PLL2_Config>
 80035ee:	4603      	mov	r3, r0
 80035f0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80035f4:	e00f      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80035f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80035fa:	3328      	adds	r3, #40	@ 0x28
 80035fc:	2102      	movs	r1, #2
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 fb24 	bl	8003c4c <RCCEx_PLL3_Config>
 8003604:	4603      	mov	r3, r0
 8003606:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800360a:	e004      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003612:	e000      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8003614:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003616:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800361a:	2b00      	cmp	r3, #0
 800361c:	d10b      	bne.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800361e:	4b4b      	ldr	r3, [pc, #300]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003622:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003626:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800362a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800362e:	4a47      	ldr	r2, [pc, #284]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003630:	430b      	orrs	r3, r1
 8003632:	6593      	str	r3, [r2, #88]	@ 0x58
 8003634:	e003      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003636:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800363a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800363e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003646:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800364a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800364c:	2300      	movs	r3, #0
 800364e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003650:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003654:	460b      	mov	r3, r1
 8003656:	4313      	orrs	r3, r2
 8003658:	d03b      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800365a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800365e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003662:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003666:	d01f      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8003668:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800366c:	d818      	bhi.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800366e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003672:	d003      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8003674:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003678:	d007      	beq.n	800368a <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 800367a:	e011      	b.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800367c:	4b33      	ldr	r3, [pc, #204]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800367e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003680:	4a32      	ldr	r2, [pc, #200]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003682:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003686:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003688:	e00f      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800368a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800368e:	3328      	adds	r3, #40	@ 0x28
 8003690:	2101      	movs	r1, #1
 8003692:	4618      	mov	r0, r3
 8003694:	f000 fada 	bl	8003c4c <RCCEx_PLL3_Config>
 8003698:	4603      	mov	r3, r0
 800369a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 800369e:	e004      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80036a6:	e000      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 80036a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036aa:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10b      	bne.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036b2:	4b26      	ldr	r3, [pc, #152]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80036b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80036ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c2:	4a22      	ldr	r2, [pc, #136]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80036c4:	430b      	orrs	r3, r1
 80036c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80036c8:	e003      	b.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036ca:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80036ce:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80036d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036da:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80036de:	673b      	str	r3, [r7, #112]	@ 0x70
 80036e0:	2300      	movs	r3, #0
 80036e2:	677b      	str	r3, [r7, #116]	@ 0x74
 80036e4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80036e8:	460b      	mov	r3, r1
 80036ea:	4313      	orrs	r3, r2
 80036ec:	d034      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80036ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 80036f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036fc:	d007      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 80036fe:	e011      	b.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003700:	4b12      	ldr	r3, [pc, #72]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003704:	4a11      	ldr	r2, [pc, #68]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003706:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800370a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800370c:	e00e      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800370e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003712:	3308      	adds	r3, #8
 8003714:	2102      	movs	r1, #2
 8003716:	4618      	mov	r0, r3
 8003718:	f000 f9e6 	bl	8003ae8 <RCCEx_PLL2_Config>
 800371c:	4603      	mov	r3, r0
 800371e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003722:	e003      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800372a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800372c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003730:	2b00      	cmp	r3, #0
 8003732:	d10d      	bne.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003734:	4b05      	ldr	r3, [pc, #20]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003736:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003738:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800373c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003740:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003742:	4a02      	ldr	r2, [pc, #8]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003744:	430b      	orrs	r3, r1
 8003746:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003748:	e006      	b.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 800374a:	bf00      	nop
 800374c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003750:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003754:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003758:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800375c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003760:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003764:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003766:	2300      	movs	r3, #0
 8003768:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800376a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800376e:	460b      	mov	r3, r1
 8003770:	4313      	orrs	r3, r2
 8003772:	d00c      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003774:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003778:	3328      	adds	r3, #40	@ 0x28
 800377a:	2102      	movs	r1, #2
 800377c:	4618      	mov	r0, r3
 800377e:	f000 fa65 	bl	8003c4c <RCCEx_PLL3_Config>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d002      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800378e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003796:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800379a:	663b      	str	r3, [r7, #96]	@ 0x60
 800379c:	2300      	movs	r3, #0
 800379e:	667b      	str	r3, [r7, #100]	@ 0x64
 80037a0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80037a4:	460b      	mov	r3, r1
 80037a6:	4313      	orrs	r3, r2
 80037a8:	d038      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 80037aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80037ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037b6:	d018      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x107e>
 80037b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037bc:	d811      	bhi.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 80037be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037c2:	d014      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x1082>
 80037c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037c8:	d80b      	bhi.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d011      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 80037ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037d2:	d106      	bne.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037d4:	4bc3      	ldr	r3, [pc, #780]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80037d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d8:	4ac2      	ldr	r2, [pc, #776]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80037da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80037e0:	e008      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80037e8:	e004      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80037ea:	bf00      	nop
 80037ec:	e002      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80037ee:	bf00      	nop
 80037f0:	e000      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80037f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037f4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d10b      	bne.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037fc:	4bb9      	ldr	r3, [pc, #740]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80037fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003800:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003804:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800380c:	4ab5      	ldr	r2, [pc, #724]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800380e:	430b      	orrs	r3, r1
 8003810:	6553      	str	r3, [r2, #84]	@ 0x54
 8003812:	e003      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003814:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003818:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800381c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003824:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003828:	65bb      	str	r3, [r7, #88]	@ 0x58
 800382a:	2300      	movs	r3, #0
 800382c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800382e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003832:	460b      	mov	r3, r1
 8003834:	4313      	orrs	r3, r2
 8003836:	d009      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003838:	4baa      	ldr	r3, [pc, #680]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800383a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800383c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003840:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003844:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003846:	4aa7      	ldr	r2, [pc, #668]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003848:	430b      	orrs	r3, r1
 800384a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800384c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003854:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003858:	653b      	str	r3, [r7, #80]	@ 0x50
 800385a:	2300      	movs	r3, #0
 800385c:	657b      	str	r3, [r7, #84]	@ 0x54
 800385e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003862:	460b      	mov	r3, r1
 8003864:	4313      	orrs	r3, r2
 8003866:	d009      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003868:	4b9e      	ldr	r3, [pc, #632]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800386a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800386c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003870:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003876:	4a9b      	ldr	r2, [pc, #620]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003878:	430b      	orrs	r3, r1
 800387a:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 800387c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003884:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003888:	64bb      	str	r3, [r7, #72]	@ 0x48
 800388a:	2300      	movs	r3, #0
 800388c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800388e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003892:	460b      	mov	r3, r1
 8003894:	4313      	orrs	r3, r2
 8003896:	d009      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8003898:	4b92      	ldr	r3, [pc, #584]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800389a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800389c:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 80038a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80038a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038a6:	4a8f      	ldr	r2, [pc, #572]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038a8:	430b      	orrs	r3, r1
 80038aa:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80038ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80038b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b4:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80038b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80038ba:	2300      	movs	r3, #0
 80038bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80038be:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80038c2:	460b      	mov	r3, r1
 80038c4:	4313      	orrs	r3, r2
 80038c6:	d00e      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80038c8:	4b86      	ldr	r3, [pc, #536]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	4a85      	ldr	r2, [pc, #532]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80038d2:	6113      	str	r3, [r2, #16]
 80038d4:	4b83      	ldr	r3, [pc, #524]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038d6:	6919      	ldr	r1, [r3, #16]
 80038d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80038dc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80038e0:	4a80      	ldr	r2, [pc, #512]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80038e2:	430b      	orrs	r3, r1
 80038e4:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80038e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80038ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ee:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80038f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038f4:	2300      	movs	r3, #0
 80038f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038f8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80038fc:	460b      	mov	r3, r1
 80038fe:	4313      	orrs	r3, r2
 8003900:	d009      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003902:	4b78      	ldr	r3, [pc, #480]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003906:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800390a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800390e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003910:	4a74      	ldr	r2, [pc, #464]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003912:	430b      	orrs	r3, r1
 8003914:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003916:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800391a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003922:	633b      	str	r3, [r7, #48]	@ 0x30
 8003924:	2300      	movs	r3, #0
 8003926:	637b      	str	r3, [r7, #52]	@ 0x34
 8003928:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800392c:	460b      	mov	r3, r1
 800392e:	4313      	orrs	r3, r2
 8003930:	d00a      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003932:	4b6c      	ldr	r3, [pc, #432]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003936:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800393a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800393e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003942:	4a68      	ldr	r2, [pc, #416]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003944:	430b      	orrs	r3, r1
 8003946:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003948:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800394c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003950:	2100      	movs	r1, #0
 8003952:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800395a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800395e:	460b      	mov	r3, r1
 8003960:	4313      	orrs	r3, r2
 8003962:	d011      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003964:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003968:	3308      	adds	r3, #8
 800396a:	2100      	movs	r1, #0
 800396c:	4618      	mov	r0, r3
 800396e:	f000 f8bb 	bl	8003ae8 <RCCEx_PLL2_Config>
 8003972:	4603      	mov	r3, r0
 8003974:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8003978:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003980:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003984:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003988:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800398c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003990:	2100      	movs	r1, #0
 8003992:	6239      	str	r1, [r7, #32]
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	627b      	str	r3, [r7, #36]	@ 0x24
 800399a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800399e:	460b      	mov	r3, r1
 80039a0:	4313      	orrs	r3, r2
 80039a2:	d011      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039a8:	3308      	adds	r3, #8
 80039aa:	2101      	movs	r1, #1
 80039ac:	4618      	mov	r0, r3
 80039ae:	f000 f89b 	bl	8003ae8 <RCCEx_PLL2_Config>
 80039b2:	4603      	mov	r3, r0
 80039b4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80039b8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d003      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039c0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80039c4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80039c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d0:	2100      	movs	r1, #0
 80039d2:	61b9      	str	r1, [r7, #24]
 80039d4:	f003 0304 	and.w	r3, r3, #4
 80039d8:	61fb      	str	r3, [r7, #28]
 80039da:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80039de:	460b      	mov	r3, r1
 80039e0:	4313      	orrs	r3, r2
 80039e2:	d011      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80039e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039e8:	3308      	adds	r3, #8
 80039ea:	2102      	movs	r1, #2
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 f87b 	bl	8003ae8 <RCCEx_PLL2_Config>
 80039f2:	4603      	mov	r3, r0
 80039f4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80039f8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d003      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a00:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003a04:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003a08:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a10:	2100      	movs	r1, #0
 8003a12:	6139      	str	r1, [r7, #16]
 8003a14:	f003 0308 	and.w	r3, r3, #8
 8003a18:	617b      	str	r3, [r7, #20]
 8003a1a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4313      	orrs	r3, r2
 8003a22:	d011      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a28:	3328      	adds	r3, #40	@ 0x28
 8003a2a:	2100      	movs	r1, #0
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f000 f90d 	bl	8003c4c <RCCEx_PLL3_Config>
 8003a32:	4603      	mov	r3, r0
 8003a34:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8003a38:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d003      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a40:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003a44:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003a48:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a50:	2100      	movs	r1, #0
 8003a52:	60b9      	str	r1, [r7, #8]
 8003a54:	f003 0310 	and.w	r3, r3, #16
 8003a58:	60fb      	str	r3, [r7, #12]
 8003a5a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003a5e:	460b      	mov	r3, r1
 8003a60:	4313      	orrs	r3, r2
 8003a62:	d011      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a64:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a68:	3328      	adds	r3, #40	@ 0x28
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f000 f8ed 	bl	8003c4c <RCCEx_PLL3_Config>
 8003a72:	4603      	mov	r3, r0
 8003a74:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8003a78:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d003      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a80:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003a84:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003a88:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a90:	2100      	movs	r1, #0
 8003a92:	6039      	str	r1, [r7, #0]
 8003a94:	f003 0320 	and.w	r3, r3, #32
 8003a98:	607b      	str	r3, [r7, #4]
 8003a9a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	d011      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003aa4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003aa8:	3328      	adds	r3, #40	@ 0x28
 8003aaa:	2102      	movs	r1, #2
 8003aac:	4618      	mov	r0, r3
 8003aae:	f000 f8cd 	bl	8003c4c <RCCEx_PLL3_Config>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8003ab8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ac4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 8003ac8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	e000      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8003adc:	46bd      	mov	sp, r7
 8003ade:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ae2:	bf00      	nop
 8003ae4:	58024400 	.word	0x58024400

08003ae8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003af2:	2300      	movs	r3, #0
 8003af4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003af6:	4b53      	ldr	r3, [pc, #332]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afa:	f003 0303 	and.w	r3, r3, #3
 8003afe:	2b03      	cmp	r3, #3
 8003b00:	d101      	bne.n	8003b06 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e099      	b.n	8003c3a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003b06:	4b4f      	ldr	r3, [pc, #316]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a4e      	ldr	r2, [pc, #312]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003b0c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003b10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b12:	f7fd fb4b 	bl	80011ac <HAL_GetTick>
 8003b16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003b18:	e008      	b.n	8003b2c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003b1a:	f7fd fb47 	bl	80011ac <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d901      	bls.n	8003b2c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e086      	b.n	8003c3a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003b2c:	4b45      	ldr	r3, [pc, #276]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1f0      	bne.n	8003b1a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003b38:	4b42      	ldr	r3, [pc, #264]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	031b      	lsls	r3, r3, #12
 8003b46:	493f      	ldr	r1, [pc, #252]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	628b      	str	r3, [r1, #40]	@ 0x28
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	3b01      	subs	r3, #1
 8003b52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	025b      	lsls	r3, r3, #9
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	431a      	orrs	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	3b01      	subs	r3, #1
 8003b68:	041b      	lsls	r3, r3, #16
 8003b6a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	691b      	ldr	r3, [r3, #16]
 8003b74:	3b01      	subs	r3, #1
 8003b76:	061b      	lsls	r3, r3, #24
 8003b78:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003b7c:	4931      	ldr	r1, [pc, #196]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003b82:	4b30      	ldr	r3, [pc, #192]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b86:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	492d      	ldr	r1, [pc, #180]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003b94:	4b2b      	ldr	r3, [pc, #172]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b98:	f023 0220 	bic.w	r2, r3, #32
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	4928      	ldr	r1, [pc, #160]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003ba6:	4b27      	ldr	r3, [pc, #156]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003baa:	4a26      	ldr	r2, [pc, #152]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003bac:	f023 0310 	bic.w	r3, r3, #16
 8003bb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003bb2:	4b24      	ldr	r3, [pc, #144]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003bb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003bb6:	4b24      	ldr	r3, [pc, #144]	@ (8003c48 <RCCEx_PLL2_Config+0x160>)
 8003bb8:	4013      	ands	r3, r2
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	69d2      	ldr	r2, [r2, #28]
 8003bbe:	00d2      	lsls	r2, r2, #3
 8003bc0:	4920      	ldr	r1, [pc, #128]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003bc6:	4b1f      	ldr	r3, [pc, #124]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bca:	4a1e      	ldr	r2, [pc, #120]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003bcc:	f043 0310 	orr.w	r3, r3, #16
 8003bd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d106      	bne.n	8003be6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003bd8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bdc:	4a19      	ldr	r2, [pc, #100]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003bde:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003be2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003be4:	e00f      	b.n	8003c06 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d106      	bne.n	8003bfa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003bec:	4b15      	ldr	r3, [pc, #84]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf0:	4a14      	ldr	r2, [pc, #80]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003bf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bf6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003bf8:	e005      	b.n	8003c06 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003bfa:	4b12      	ldr	r3, [pc, #72]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfe:	4a11      	ldr	r2, [pc, #68]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003c00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003c04:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003c06:	4b0f      	ldr	r3, [pc, #60]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a0e      	ldr	r2, [pc, #56]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003c0c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003c10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c12:	f7fd facb 	bl	80011ac <HAL_GetTick>
 8003c16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003c18:	e008      	b.n	8003c2c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003c1a:	f7fd fac7 	bl	80011ac <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d901      	bls.n	8003c2c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003c28:	2303      	movs	r3, #3
 8003c2a:	e006      	b.n	8003c3a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003c2c:	4b05      	ldr	r3, [pc, #20]	@ (8003c44 <RCCEx_PLL2_Config+0x15c>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d0f0      	beq.n	8003c1a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3710      	adds	r7, #16
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	58024400 	.word	0x58024400
 8003c48:	ffff0007 	.word	0xffff0007

08003c4c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c56:	2300      	movs	r3, #0
 8003c58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003c5a:	4b53      	ldr	r3, [pc, #332]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5e:	f003 0303 	and.w	r3, r3, #3
 8003c62:	2b03      	cmp	r3, #3
 8003c64:	d101      	bne.n	8003c6a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e099      	b.n	8003d9e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003c6a:	4b4f      	ldr	r3, [pc, #316]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a4e      	ldr	r2, [pc, #312]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003c70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c76:	f7fd fa99 	bl	80011ac <HAL_GetTick>
 8003c7a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003c7c:	e008      	b.n	8003c90 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003c7e:	f7fd fa95 	bl	80011ac <HAL_GetTick>
 8003c82:	4602      	mov	r2, r0
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d901      	bls.n	8003c90 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e086      	b.n	8003d9e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003c90:	4b45      	ldr	r3, [pc, #276]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1f0      	bne.n	8003c7e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003c9c:	4b42      	ldr	r3, [pc, #264]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	051b      	lsls	r3, r3, #20
 8003caa:	493f      	ldr	r1, [pc, #252]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	628b      	str	r3, [r1, #40]	@ 0x28
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	025b      	lsls	r3, r3, #9
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	041b      	lsls	r3, r3, #16
 8003cce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	061b      	lsls	r3, r3, #24
 8003cdc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003ce0:	4931      	ldr	r1, [pc, #196]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003ce6:	4b30      	ldr	r3, [pc, #192]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	492d      	ldr	r1, [pc, #180]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cfc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	4928      	ldr	r1, [pc, #160]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003d0a:	4b27      	ldr	r3, [pc, #156]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d0e:	4a26      	ldr	r2, [pc, #152]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003d16:	4b24      	ldr	r3, [pc, #144]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d1a:	4b24      	ldr	r3, [pc, #144]	@ (8003dac <RCCEx_PLL3_Config+0x160>)
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	69d2      	ldr	r2, [r2, #28]
 8003d22:	00d2      	lsls	r2, r2, #3
 8003d24:	4920      	ldr	r1, [pc, #128]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d2e:	4a1e      	ldr	r2, [pc, #120]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d34:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d106      	bne.n	8003d4a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003d3c:	4b1a      	ldr	r3, [pc, #104]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d40:	4a19      	ldr	r2, [pc, #100]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d42:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003d48:	e00f      	b.n	8003d6a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d106      	bne.n	8003d5e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003d50:	4b15      	ldr	r3, [pc, #84]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d54:	4a14      	ldr	r2, [pc, #80]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d56:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003d5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003d5c:	e005      	b.n	8003d6a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003d5e:	4b12      	ldr	r3, [pc, #72]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d62:	4a11      	ldr	r2, [pc, #68]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d64:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d68:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a0e      	ldr	r2, [pc, #56]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d76:	f7fd fa19 	bl	80011ac <HAL_GetTick>
 8003d7a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003d7c:	e008      	b.n	8003d90 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003d7e:	f7fd fa15 	bl	80011ac <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d901      	bls.n	8003d90 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e006      	b.n	8003d9e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003d90:	4b05      	ldr	r3, [pc, #20]	@ (8003da8 <RCCEx_PLL3_Config+0x15c>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d0f0      	beq.n	8003d7e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	58024400 	.word	0x58024400
 8003dac:	ffff0007 	.word	0xffff0007

08003db0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e10f      	b.n	8003fe2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a87      	ldr	r2, [pc, #540]	@ (8003fec <HAL_SPI_Init+0x23c>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d00f      	beq.n	8003df2 <HAL_SPI_Init+0x42>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a86      	ldr	r2, [pc, #536]	@ (8003ff0 <HAL_SPI_Init+0x240>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d00a      	beq.n	8003df2 <HAL_SPI_Init+0x42>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a84      	ldr	r2, [pc, #528]	@ (8003ff4 <HAL_SPI_Init+0x244>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d005      	beq.n	8003df2 <HAL_SPI_Init+0x42>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	2b0f      	cmp	r3, #15
 8003dec:	d901      	bls.n	8003df2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e0f7      	b.n	8003fe2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 fbbc 	bl	8004570 <SPI_GetPacketSize>
 8003df8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a7b      	ldr	r2, [pc, #492]	@ (8003fec <HAL_SPI_Init+0x23c>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d00c      	beq.n	8003e1e <HAL_SPI_Init+0x6e>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a79      	ldr	r2, [pc, #484]	@ (8003ff0 <HAL_SPI_Init+0x240>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d007      	beq.n	8003e1e <HAL_SPI_Init+0x6e>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a78      	ldr	r2, [pc, #480]	@ (8003ff4 <HAL_SPI_Init+0x244>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d002      	beq.n	8003e1e <HAL_SPI_Init+0x6e>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2b08      	cmp	r3, #8
 8003e1c:	d811      	bhi.n	8003e42 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8003e22:	4a72      	ldr	r2, [pc, #456]	@ (8003fec <HAL_SPI_Init+0x23c>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d009      	beq.n	8003e3c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a70      	ldr	r2, [pc, #448]	@ (8003ff0 <HAL_SPI_Init+0x240>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d004      	beq.n	8003e3c <HAL_SPI_Init+0x8c>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a6f      	ldr	r2, [pc, #444]	@ (8003ff4 <HAL_SPI_Init+0x244>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d104      	bne.n	8003e46 <HAL_SPI_Init+0x96>
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2b10      	cmp	r3, #16
 8003e40:	d901      	bls.n	8003e46 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e0cd      	b.n	8003fe2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d106      	bne.n	8003e60 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f7fc ffb0 	bl	8000dc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2202      	movs	r2, #2
 8003e64:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f022 0201 	bic.w	r2, r2, #1
 8003e76:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8003e82:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e8c:	d119      	bne.n	8003ec2 <HAL_SPI_Init+0x112>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e96:	d103      	bne.n	8003ea0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d008      	beq.n	8003eb2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d10c      	bne.n	8003ec2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8003eac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003eb0:	d107      	bne.n	8003ec2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ec0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00f      	beq.n	8003eee <HAL_SPI_Init+0x13e>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	2b06      	cmp	r3, #6
 8003ed4:	d90b      	bls.n	8003eee <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	e007      	b.n	8003efe <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003efc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	69da      	ldr	r2, [r3, #28]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f06:	431a      	orrs	r2, r3
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f10:	ea42 0103 	orr.w	r1, r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	68da      	ldr	r2, [r3, #12]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	699b      	ldr	r3, [r3, #24]
 8003f34:	431a      	orrs	r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	431a      	orrs	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	695b      	ldr	r3, [r3, #20]
 8003f40:	431a      	orrs	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f52:	431a      	orrs	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	431a      	orrs	r2, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f5e:	ea42 0103 	orr.w	r1, r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d113      	bne.n	8003f9e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f88:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f9c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 0201 	bic.w	r2, r2, #1
 8003fac:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00a      	beq.n	8003fd0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3710      	adds	r7, #16
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	40013000 	.word	0x40013000
 8003ff0:	40003800 	.word	0x40003800
 8003ff4:	40003c00 	.word	0x40003c00

08003ff8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b088      	sub	sp, #32
 8003ffc:	af02      	add	r7, sp, #8
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	603b      	str	r3, [r7, #0]
 8004004:	4613      	mov	r3, r2
 8004006:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	3320      	adds	r3, #32
 800400e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004010:	f7fd f8cc 	bl	80011ac <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b01      	cmp	r3, #1
 8004020:	d001      	beq.n	8004026 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8004022:	2302      	movs	r3, #2
 8004024:	e1d1      	b.n	80043ca <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d002      	beq.n	8004032 <HAL_SPI_Transmit+0x3a>
 800402c:	88fb      	ldrh	r3, [r7, #6]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e1c9      	b.n	80043ca <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800403c:	2b01      	cmp	r3, #1
 800403e:	d101      	bne.n	8004044 <HAL_SPI_Transmit+0x4c>
 8004040:	2302      	movs	r3, #2
 8004042:	e1c2      	b.n	80043ca <HAL_SPI_Transmit+0x3d2>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2203      	movs	r2, #3
 8004050:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	68ba      	ldr	r2, [r7, #8]
 8004060:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	88fa      	ldrh	r2, [r7, #6]
 8004066:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	88fa      	ldrh	r2, [r7, #6]
 800406e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800409c:	d108      	bne.n	80040b0 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	e009      	b.n	80040c4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80040c2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	4b96      	ldr	r3, [pc, #600]	@ (8004324 <HAL_SPI_Transmit+0x32c>)
 80040cc:	4013      	ands	r3, r2
 80040ce:	88f9      	ldrh	r1, [r7, #6]
 80040d0:	68fa      	ldr	r2, [r7, #12]
 80040d2:	6812      	ldr	r2, [r2, #0]
 80040d4:	430b      	orrs	r3, r1
 80040d6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f042 0201 	orr.w	r2, r2, #1
 80040e6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040f0:	d107      	bne.n	8004102 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004100:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	2b0f      	cmp	r3, #15
 8004108:	d947      	bls.n	800419a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800410a:	e03f      	b.n	800418c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b02      	cmp	r3, #2
 8004118:	d114      	bne.n	8004144 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6812      	ldr	r2, [r2, #0]
 8004124:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800412a:	1d1a      	adds	r2, r3, #4
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004136:	b29b      	uxth	r3, r3
 8004138:	3b01      	subs	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004142:	e023      	b.n	800418c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004144:	f7fd f832 	bl	80011ac <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	683a      	ldr	r2, [r7, #0]
 8004150:	429a      	cmp	r2, r3
 8004152:	d803      	bhi.n	800415c <HAL_SPI_Transmit+0x164>
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800415a:	d102      	bne.n	8004162 <HAL_SPI_Transmit+0x16a>
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d114      	bne.n	800418c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004162:	68f8      	ldr	r0, [r7, #12]
 8004164:	f000 f936 	bl	80043d4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800416e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e11e      	b.n	80043ca <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004192:	b29b      	uxth	r3, r3
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1b9      	bne.n	800410c <HAL_SPI_Transmit+0x114>
 8004198:	e0f1      	b.n	800437e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	2b07      	cmp	r3, #7
 80041a0:	f240 80e6 	bls.w	8004370 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80041a4:	e05d      	b.n	8004262 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	695b      	ldr	r3, [r3, #20]
 80041ac:	f003 0302 	and.w	r3, r3, #2
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d132      	bne.n	800421a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d918      	bls.n	80041f2 <HAL_SPI_Transmit+0x1fa>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d014      	beq.n	80041f2 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	6812      	ldr	r2, [r2, #0]
 80041d2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d8:	1d1a      	adds	r2, r3, #4
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	3b02      	subs	r3, #2
 80041e8:	b29a      	uxth	r2, r3
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80041f0:	e037      	b.n	8004262 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f6:	881a      	ldrh	r2, [r3, #0]
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004200:	1c9a      	adds	r2, r3, #2
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800420c:	b29b      	uxth	r3, r3
 800420e:	3b01      	subs	r3, #1
 8004210:	b29a      	uxth	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004218:	e023      	b.n	8004262 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800421a:	f7fc ffc7 	bl	80011ac <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	683a      	ldr	r2, [r7, #0]
 8004226:	429a      	cmp	r2, r3
 8004228:	d803      	bhi.n	8004232 <HAL_SPI_Transmit+0x23a>
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004230:	d102      	bne.n	8004238 <HAL_SPI_Transmit+0x240>
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d114      	bne.n	8004262 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 f8cb 	bl	80043d4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004244:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e0b3      	b.n	80043ca <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004268:	b29b      	uxth	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d19b      	bne.n	80041a6 <HAL_SPI_Transmit+0x1ae>
 800426e:	e086      	b.n	800437e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b02      	cmp	r3, #2
 800427c:	d154      	bne.n	8004328 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004284:	b29b      	uxth	r3, r3
 8004286:	2b03      	cmp	r3, #3
 8004288:	d918      	bls.n	80042bc <HAL_SPI_Transmit+0x2c4>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428e:	2b40      	cmp	r3, #64	@ 0x40
 8004290:	d914      	bls.n	80042bc <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	6812      	ldr	r2, [r2, #0]
 800429c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042a2:	1d1a      	adds	r2, r3, #4
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	3b04      	subs	r3, #4
 80042b2:	b29a      	uxth	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80042ba:	e059      	b.n	8004370 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d917      	bls.n	80042f8 <HAL_SPI_Transmit+0x300>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d013      	beq.n	80042f8 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d4:	881a      	ldrh	r2, [r3, #0]
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042de:	1c9a      	adds	r2, r3, #2
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	3b02      	subs	r3, #2
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80042f6:	e03b      	b.n	8004370 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	3320      	adds	r3, #32
 8004302:	7812      	ldrb	r2, [r2, #0]
 8004304:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004316:	b29b      	uxth	r3, r3
 8004318:	3b01      	subs	r3, #1
 800431a:	b29a      	uxth	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004322:	e025      	b.n	8004370 <HAL_SPI_Transmit+0x378>
 8004324:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004328:	f7fc ff40 	bl	80011ac <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	429a      	cmp	r2, r3
 8004336:	d803      	bhi.n	8004340 <HAL_SPI_Transmit+0x348>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800433e:	d102      	bne.n	8004346 <HAL_SPI_Transmit+0x34e>
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d114      	bne.n	8004370 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 f844 	bl	80043d4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004352:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e02c      	b.n	80043ca <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	f47f af79 	bne.w	8004270 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	2200      	movs	r2, #0
 8004386:	2108      	movs	r1, #8
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f000 f8c3 	bl	8004514 <SPI_WaitOnFlagUntilTimeout>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d007      	beq.n	80043a4 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800439a:	f043 0220 	orr.w	r2, r3, #32
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80043a4:	68f8      	ldr	r0, [r7, #12]
 80043a6:	f000 f815 	bl	80043d4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d001      	beq.n	80043c8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e000      	b.n	80043ca <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80043c8:	2300      	movs	r3, #0
  }
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3718      	adds	r7, #24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop

080043d4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b085      	sub	sp, #20
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	699a      	ldr	r2, [r3, #24]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f042 0208 	orr.w	r2, r2, #8
 80043f2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	699a      	ldr	r2, [r3, #24]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f042 0210 	orr.w	r2, r2, #16
 8004402:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f022 0201 	bic.w	r2, r2, #1
 8004412:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6919      	ldr	r1, [r3, #16]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	4b3c      	ldr	r3, [pc, #240]	@ (8004510 <SPI_CloseTransfer+0x13c>)
 8004420:	400b      	ands	r3, r1
 8004422:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	689a      	ldr	r2, [r3, #8]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004432:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b04      	cmp	r3, #4
 800443e:	d014      	beq.n	800446a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f003 0320 	and.w	r3, r3, #32
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00f      	beq.n	800446a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004450:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	699a      	ldr	r2, [r3, #24]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f042 0220 	orr.w	r2, r2, #32
 8004468:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b03      	cmp	r3, #3
 8004474:	d014      	beq.n	80044a0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00f      	beq.n	80044a0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004486:	f043 0204 	orr.w	r2, r3, #4
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	699a      	ldr	r2, [r3, #24]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800449e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d00f      	beq.n	80044ca <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044b0:	f043 0201 	orr.w	r2, r3, #1
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	699a      	ldr	r2, [r3, #24]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044c8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00f      	beq.n	80044f4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044da:	f043 0208 	orr.w	r2, r3, #8
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	699a      	ldr	r2, [r3, #24]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044f2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8004504:	bf00      	nop
 8004506:	3714      	adds	r7, #20
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr
 8004510:	fffffc90 	.word	0xfffffc90

08004514 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	603b      	str	r3, [r7, #0]
 8004520:	4613      	mov	r3, r2
 8004522:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004524:	e010      	b.n	8004548 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004526:	f7fc fe41 	bl	80011ac <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	683a      	ldr	r2, [r7, #0]
 8004532:	429a      	cmp	r2, r3
 8004534:	d803      	bhi.n	800453e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800453c:	d102      	bne.n	8004544 <SPI_WaitOnFlagUntilTimeout+0x30>
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d101      	bne.n	8004548 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e00f      	b.n	8004568 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	695a      	ldr	r2, [r3, #20]
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	4013      	ands	r3, r2
 8004552:	68ba      	ldr	r2, [r7, #8]
 8004554:	429a      	cmp	r2, r3
 8004556:	bf0c      	ite	eq
 8004558:	2301      	moveq	r3, #1
 800455a:	2300      	movne	r3, #0
 800455c:	b2db      	uxtb	r3, r3
 800455e:	461a      	mov	r2, r3
 8004560:	79fb      	ldrb	r3, [r7, #7]
 8004562:	429a      	cmp	r2, r3
 8004564:	d0df      	beq.n	8004526 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3710      	adds	r7, #16
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800457c:	095b      	lsrs	r3, r3, #5
 800457e:	3301      	adds	r3, #1
 8004580:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	3301      	adds	r3, #1
 8004588:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	3307      	adds	r3, #7
 800458e:	08db      	lsrs	r3, r3, #3
 8004590:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	68fa      	ldr	r2, [r7, #12]
 8004596:	fb02 f303 	mul.w	r3, r2, r3
}
 800459a:	4618      	mov	r0, r3
 800459c:	3714      	adds	r7, #20
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
	...

080045a8 <malloc>:
 80045a8:	4b02      	ldr	r3, [pc, #8]	@ (80045b4 <malloc+0xc>)
 80045aa:	4601      	mov	r1, r0
 80045ac:	6818      	ldr	r0, [r3, #0]
 80045ae:	f000 b825 	b.w	80045fc <_malloc_r>
 80045b2:	bf00      	nop
 80045b4:	24000018 	.word	0x24000018

080045b8 <sbrk_aligned>:
 80045b8:	b570      	push	{r4, r5, r6, lr}
 80045ba:	4e0f      	ldr	r6, [pc, #60]	@ (80045f8 <sbrk_aligned+0x40>)
 80045bc:	460c      	mov	r4, r1
 80045be:	6831      	ldr	r1, [r6, #0]
 80045c0:	4605      	mov	r5, r0
 80045c2:	b911      	cbnz	r1, 80045ca <sbrk_aligned+0x12>
 80045c4:	f000 f8e4 	bl	8004790 <_sbrk_r>
 80045c8:	6030      	str	r0, [r6, #0]
 80045ca:	4621      	mov	r1, r4
 80045cc:	4628      	mov	r0, r5
 80045ce:	f000 f8df 	bl	8004790 <_sbrk_r>
 80045d2:	1c43      	adds	r3, r0, #1
 80045d4:	d103      	bne.n	80045de <sbrk_aligned+0x26>
 80045d6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80045da:	4620      	mov	r0, r4
 80045dc:	bd70      	pop	{r4, r5, r6, pc}
 80045de:	1cc4      	adds	r4, r0, #3
 80045e0:	f024 0403 	bic.w	r4, r4, #3
 80045e4:	42a0      	cmp	r0, r4
 80045e6:	d0f8      	beq.n	80045da <sbrk_aligned+0x22>
 80045e8:	1a21      	subs	r1, r4, r0
 80045ea:	4628      	mov	r0, r5
 80045ec:	f000 f8d0 	bl	8004790 <_sbrk_r>
 80045f0:	3001      	adds	r0, #1
 80045f2:	d1f2      	bne.n	80045da <sbrk_aligned+0x22>
 80045f4:	e7ef      	b.n	80045d6 <sbrk_aligned+0x1e>
 80045f6:	bf00      	nop
 80045f8:	2400f11c 	.word	0x2400f11c

080045fc <_malloc_r>:
 80045fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004600:	1ccd      	adds	r5, r1, #3
 8004602:	f025 0503 	bic.w	r5, r5, #3
 8004606:	3508      	adds	r5, #8
 8004608:	2d0c      	cmp	r5, #12
 800460a:	bf38      	it	cc
 800460c:	250c      	movcc	r5, #12
 800460e:	2d00      	cmp	r5, #0
 8004610:	4606      	mov	r6, r0
 8004612:	db01      	blt.n	8004618 <_malloc_r+0x1c>
 8004614:	42a9      	cmp	r1, r5
 8004616:	d904      	bls.n	8004622 <_malloc_r+0x26>
 8004618:	230c      	movs	r3, #12
 800461a:	6033      	str	r3, [r6, #0]
 800461c:	2000      	movs	r0, #0
 800461e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004622:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80046f8 <_malloc_r+0xfc>
 8004626:	f000 f869 	bl	80046fc <__malloc_lock>
 800462a:	f8d8 3000 	ldr.w	r3, [r8]
 800462e:	461c      	mov	r4, r3
 8004630:	bb44      	cbnz	r4, 8004684 <_malloc_r+0x88>
 8004632:	4629      	mov	r1, r5
 8004634:	4630      	mov	r0, r6
 8004636:	f7ff ffbf 	bl	80045b8 <sbrk_aligned>
 800463a:	1c43      	adds	r3, r0, #1
 800463c:	4604      	mov	r4, r0
 800463e:	d158      	bne.n	80046f2 <_malloc_r+0xf6>
 8004640:	f8d8 4000 	ldr.w	r4, [r8]
 8004644:	4627      	mov	r7, r4
 8004646:	2f00      	cmp	r7, #0
 8004648:	d143      	bne.n	80046d2 <_malloc_r+0xd6>
 800464a:	2c00      	cmp	r4, #0
 800464c:	d04b      	beq.n	80046e6 <_malloc_r+0xea>
 800464e:	6823      	ldr	r3, [r4, #0]
 8004650:	4639      	mov	r1, r7
 8004652:	4630      	mov	r0, r6
 8004654:	eb04 0903 	add.w	r9, r4, r3
 8004658:	f000 f89a 	bl	8004790 <_sbrk_r>
 800465c:	4581      	cmp	r9, r0
 800465e:	d142      	bne.n	80046e6 <_malloc_r+0xea>
 8004660:	6821      	ldr	r1, [r4, #0]
 8004662:	1a6d      	subs	r5, r5, r1
 8004664:	4629      	mov	r1, r5
 8004666:	4630      	mov	r0, r6
 8004668:	f7ff ffa6 	bl	80045b8 <sbrk_aligned>
 800466c:	3001      	adds	r0, #1
 800466e:	d03a      	beq.n	80046e6 <_malloc_r+0xea>
 8004670:	6823      	ldr	r3, [r4, #0]
 8004672:	442b      	add	r3, r5
 8004674:	6023      	str	r3, [r4, #0]
 8004676:	f8d8 3000 	ldr.w	r3, [r8]
 800467a:	685a      	ldr	r2, [r3, #4]
 800467c:	bb62      	cbnz	r2, 80046d8 <_malloc_r+0xdc>
 800467e:	f8c8 7000 	str.w	r7, [r8]
 8004682:	e00f      	b.n	80046a4 <_malloc_r+0xa8>
 8004684:	6822      	ldr	r2, [r4, #0]
 8004686:	1b52      	subs	r2, r2, r5
 8004688:	d420      	bmi.n	80046cc <_malloc_r+0xd0>
 800468a:	2a0b      	cmp	r2, #11
 800468c:	d917      	bls.n	80046be <_malloc_r+0xc2>
 800468e:	1961      	adds	r1, r4, r5
 8004690:	42a3      	cmp	r3, r4
 8004692:	6025      	str	r5, [r4, #0]
 8004694:	bf18      	it	ne
 8004696:	6059      	strne	r1, [r3, #4]
 8004698:	6863      	ldr	r3, [r4, #4]
 800469a:	bf08      	it	eq
 800469c:	f8c8 1000 	streq.w	r1, [r8]
 80046a0:	5162      	str	r2, [r4, r5]
 80046a2:	604b      	str	r3, [r1, #4]
 80046a4:	4630      	mov	r0, r6
 80046a6:	f000 f82f 	bl	8004708 <__malloc_unlock>
 80046aa:	f104 000b 	add.w	r0, r4, #11
 80046ae:	1d23      	adds	r3, r4, #4
 80046b0:	f020 0007 	bic.w	r0, r0, #7
 80046b4:	1ac2      	subs	r2, r0, r3
 80046b6:	bf1c      	itt	ne
 80046b8:	1a1b      	subne	r3, r3, r0
 80046ba:	50a3      	strne	r3, [r4, r2]
 80046bc:	e7af      	b.n	800461e <_malloc_r+0x22>
 80046be:	6862      	ldr	r2, [r4, #4]
 80046c0:	42a3      	cmp	r3, r4
 80046c2:	bf0c      	ite	eq
 80046c4:	f8c8 2000 	streq.w	r2, [r8]
 80046c8:	605a      	strne	r2, [r3, #4]
 80046ca:	e7eb      	b.n	80046a4 <_malloc_r+0xa8>
 80046cc:	4623      	mov	r3, r4
 80046ce:	6864      	ldr	r4, [r4, #4]
 80046d0:	e7ae      	b.n	8004630 <_malloc_r+0x34>
 80046d2:	463c      	mov	r4, r7
 80046d4:	687f      	ldr	r7, [r7, #4]
 80046d6:	e7b6      	b.n	8004646 <_malloc_r+0x4a>
 80046d8:	461a      	mov	r2, r3
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	42a3      	cmp	r3, r4
 80046de:	d1fb      	bne.n	80046d8 <_malloc_r+0xdc>
 80046e0:	2300      	movs	r3, #0
 80046e2:	6053      	str	r3, [r2, #4]
 80046e4:	e7de      	b.n	80046a4 <_malloc_r+0xa8>
 80046e6:	230c      	movs	r3, #12
 80046e8:	6033      	str	r3, [r6, #0]
 80046ea:	4630      	mov	r0, r6
 80046ec:	f000 f80c 	bl	8004708 <__malloc_unlock>
 80046f0:	e794      	b.n	800461c <_malloc_r+0x20>
 80046f2:	6005      	str	r5, [r0, #0]
 80046f4:	e7d6      	b.n	80046a4 <_malloc_r+0xa8>
 80046f6:	bf00      	nop
 80046f8:	2400f120 	.word	0x2400f120

080046fc <__malloc_lock>:
 80046fc:	4801      	ldr	r0, [pc, #4]	@ (8004704 <__malloc_lock+0x8>)
 80046fe:	f000 b881 	b.w	8004804 <__retarget_lock_acquire_recursive>
 8004702:	bf00      	nop
 8004704:	2400f260 	.word	0x2400f260

08004708 <__malloc_unlock>:
 8004708:	4801      	ldr	r0, [pc, #4]	@ (8004710 <__malloc_unlock+0x8>)
 800470a:	f000 b87c 	b.w	8004806 <__retarget_lock_release_recursive>
 800470e:	bf00      	nop
 8004710:	2400f260 	.word	0x2400f260

08004714 <realloc>:
 8004714:	4b02      	ldr	r3, [pc, #8]	@ (8004720 <realloc+0xc>)
 8004716:	460a      	mov	r2, r1
 8004718:	4601      	mov	r1, r0
 800471a:	6818      	ldr	r0, [r3, #0]
 800471c:	f000 b802 	b.w	8004724 <_realloc_r>
 8004720:	24000018 	.word	0x24000018

08004724 <_realloc_r>:
 8004724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004728:	4680      	mov	r8, r0
 800472a:	4615      	mov	r5, r2
 800472c:	460c      	mov	r4, r1
 800472e:	b921      	cbnz	r1, 800473a <_realloc_r+0x16>
 8004730:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004734:	4611      	mov	r1, r2
 8004736:	f7ff bf61 	b.w	80045fc <_malloc_r>
 800473a:	b92a      	cbnz	r2, 8004748 <_realloc_r+0x24>
 800473c:	f000 f872 	bl	8004824 <_free_r>
 8004740:	2400      	movs	r4, #0
 8004742:	4620      	mov	r0, r4
 8004744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004748:	f000 f8b6 	bl	80048b8 <_malloc_usable_size_r>
 800474c:	4285      	cmp	r5, r0
 800474e:	4606      	mov	r6, r0
 8004750:	d802      	bhi.n	8004758 <_realloc_r+0x34>
 8004752:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004756:	d8f4      	bhi.n	8004742 <_realloc_r+0x1e>
 8004758:	4629      	mov	r1, r5
 800475a:	4640      	mov	r0, r8
 800475c:	f7ff ff4e 	bl	80045fc <_malloc_r>
 8004760:	4607      	mov	r7, r0
 8004762:	2800      	cmp	r0, #0
 8004764:	d0ec      	beq.n	8004740 <_realloc_r+0x1c>
 8004766:	42b5      	cmp	r5, r6
 8004768:	462a      	mov	r2, r5
 800476a:	4621      	mov	r1, r4
 800476c:	bf28      	it	cs
 800476e:	4632      	movcs	r2, r6
 8004770:	f000 f84a 	bl	8004808 <memcpy>
 8004774:	4621      	mov	r1, r4
 8004776:	4640      	mov	r0, r8
 8004778:	f000 f854 	bl	8004824 <_free_r>
 800477c:	463c      	mov	r4, r7
 800477e:	e7e0      	b.n	8004742 <_realloc_r+0x1e>

08004780 <memset>:
 8004780:	4402      	add	r2, r0
 8004782:	4603      	mov	r3, r0
 8004784:	4293      	cmp	r3, r2
 8004786:	d100      	bne.n	800478a <memset+0xa>
 8004788:	4770      	bx	lr
 800478a:	f803 1b01 	strb.w	r1, [r3], #1
 800478e:	e7f9      	b.n	8004784 <memset+0x4>

08004790 <_sbrk_r>:
 8004790:	b538      	push	{r3, r4, r5, lr}
 8004792:	4d06      	ldr	r5, [pc, #24]	@ (80047ac <_sbrk_r+0x1c>)
 8004794:	2300      	movs	r3, #0
 8004796:	4604      	mov	r4, r0
 8004798:	4608      	mov	r0, r1
 800479a:	602b      	str	r3, [r5, #0]
 800479c:	f7fc fba8 	bl	8000ef0 <_sbrk>
 80047a0:	1c43      	adds	r3, r0, #1
 80047a2:	d102      	bne.n	80047aa <_sbrk_r+0x1a>
 80047a4:	682b      	ldr	r3, [r5, #0]
 80047a6:	b103      	cbz	r3, 80047aa <_sbrk_r+0x1a>
 80047a8:	6023      	str	r3, [r4, #0]
 80047aa:	bd38      	pop	{r3, r4, r5, pc}
 80047ac:	2400f25c 	.word	0x2400f25c

080047b0 <__errno>:
 80047b0:	4b01      	ldr	r3, [pc, #4]	@ (80047b8 <__errno+0x8>)
 80047b2:	6818      	ldr	r0, [r3, #0]
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop
 80047b8:	24000018 	.word	0x24000018

080047bc <__libc_init_array>:
 80047bc:	b570      	push	{r4, r5, r6, lr}
 80047be:	4d0d      	ldr	r5, [pc, #52]	@ (80047f4 <__libc_init_array+0x38>)
 80047c0:	4c0d      	ldr	r4, [pc, #52]	@ (80047f8 <__libc_init_array+0x3c>)
 80047c2:	1b64      	subs	r4, r4, r5
 80047c4:	10a4      	asrs	r4, r4, #2
 80047c6:	2600      	movs	r6, #0
 80047c8:	42a6      	cmp	r6, r4
 80047ca:	d109      	bne.n	80047e0 <__libc_init_array+0x24>
 80047cc:	4d0b      	ldr	r5, [pc, #44]	@ (80047fc <__libc_init_array+0x40>)
 80047ce:	4c0c      	ldr	r4, [pc, #48]	@ (8004800 <__libc_init_array+0x44>)
 80047d0:	f000 f87a 	bl	80048c8 <_init>
 80047d4:	1b64      	subs	r4, r4, r5
 80047d6:	10a4      	asrs	r4, r4, #2
 80047d8:	2600      	movs	r6, #0
 80047da:	42a6      	cmp	r6, r4
 80047dc:	d105      	bne.n	80047ea <__libc_init_array+0x2e>
 80047de:	bd70      	pop	{r4, r5, r6, pc}
 80047e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80047e4:	4798      	blx	r3
 80047e6:	3601      	adds	r6, #1
 80047e8:	e7ee      	b.n	80047c8 <__libc_init_array+0xc>
 80047ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80047ee:	4798      	blx	r3
 80047f0:	3601      	adds	r6, #1
 80047f2:	e7f2      	b.n	80047da <__libc_init_array+0x1e>
 80047f4:	08004a10 	.word	0x08004a10
 80047f8:	08004a10 	.word	0x08004a10
 80047fc:	08004a10 	.word	0x08004a10
 8004800:	08004a14 	.word	0x08004a14

08004804 <__retarget_lock_acquire_recursive>:
 8004804:	4770      	bx	lr

08004806 <__retarget_lock_release_recursive>:
 8004806:	4770      	bx	lr

08004808 <memcpy>:
 8004808:	440a      	add	r2, r1
 800480a:	4291      	cmp	r1, r2
 800480c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004810:	d100      	bne.n	8004814 <memcpy+0xc>
 8004812:	4770      	bx	lr
 8004814:	b510      	push	{r4, lr}
 8004816:	f811 4b01 	ldrb.w	r4, [r1], #1
 800481a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800481e:	4291      	cmp	r1, r2
 8004820:	d1f9      	bne.n	8004816 <memcpy+0xe>
 8004822:	bd10      	pop	{r4, pc}

08004824 <_free_r>:
 8004824:	b538      	push	{r3, r4, r5, lr}
 8004826:	4605      	mov	r5, r0
 8004828:	2900      	cmp	r1, #0
 800482a:	d041      	beq.n	80048b0 <_free_r+0x8c>
 800482c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004830:	1f0c      	subs	r4, r1, #4
 8004832:	2b00      	cmp	r3, #0
 8004834:	bfb8      	it	lt
 8004836:	18e4      	addlt	r4, r4, r3
 8004838:	f7ff ff60 	bl	80046fc <__malloc_lock>
 800483c:	4a1d      	ldr	r2, [pc, #116]	@ (80048b4 <_free_r+0x90>)
 800483e:	6813      	ldr	r3, [r2, #0]
 8004840:	b933      	cbnz	r3, 8004850 <_free_r+0x2c>
 8004842:	6063      	str	r3, [r4, #4]
 8004844:	6014      	str	r4, [r2, #0]
 8004846:	4628      	mov	r0, r5
 8004848:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800484c:	f7ff bf5c 	b.w	8004708 <__malloc_unlock>
 8004850:	42a3      	cmp	r3, r4
 8004852:	d908      	bls.n	8004866 <_free_r+0x42>
 8004854:	6820      	ldr	r0, [r4, #0]
 8004856:	1821      	adds	r1, r4, r0
 8004858:	428b      	cmp	r3, r1
 800485a:	bf01      	itttt	eq
 800485c:	6819      	ldreq	r1, [r3, #0]
 800485e:	685b      	ldreq	r3, [r3, #4]
 8004860:	1809      	addeq	r1, r1, r0
 8004862:	6021      	streq	r1, [r4, #0]
 8004864:	e7ed      	b.n	8004842 <_free_r+0x1e>
 8004866:	461a      	mov	r2, r3
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	b10b      	cbz	r3, 8004870 <_free_r+0x4c>
 800486c:	42a3      	cmp	r3, r4
 800486e:	d9fa      	bls.n	8004866 <_free_r+0x42>
 8004870:	6811      	ldr	r1, [r2, #0]
 8004872:	1850      	adds	r0, r2, r1
 8004874:	42a0      	cmp	r0, r4
 8004876:	d10b      	bne.n	8004890 <_free_r+0x6c>
 8004878:	6820      	ldr	r0, [r4, #0]
 800487a:	4401      	add	r1, r0
 800487c:	1850      	adds	r0, r2, r1
 800487e:	4283      	cmp	r3, r0
 8004880:	6011      	str	r1, [r2, #0]
 8004882:	d1e0      	bne.n	8004846 <_free_r+0x22>
 8004884:	6818      	ldr	r0, [r3, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	6053      	str	r3, [r2, #4]
 800488a:	4408      	add	r0, r1
 800488c:	6010      	str	r0, [r2, #0]
 800488e:	e7da      	b.n	8004846 <_free_r+0x22>
 8004890:	d902      	bls.n	8004898 <_free_r+0x74>
 8004892:	230c      	movs	r3, #12
 8004894:	602b      	str	r3, [r5, #0]
 8004896:	e7d6      	b.n	8004846 <_free_r+0x22>
 8004898:	6820      	ldr	r0, [r4, #0]
 800489a:	1821      	adds	r1, r4, r0
 800489c:	428b      	cmp	r3, r1
 800489e:	bf04      	itt	eq
 80048a0:	6819      	ldreq	r1, [r3, #0]
 80048a2:	685b      	ldreq	r3, [r3, #4]
 80048a4:	6063      	str	r3, [r4, #4]
 80048a6:	bf04      	itt	eq
 80048a8:	1809      	addeq	r1, r1, r0
 80048aa:	6021      	streq	r1, [r4, #0]
 80048ac:	6054      	str	r4, [r2, #4]
 80048ae:	e7ca      	b.n	8004846 <_free_r+0x22>
 80048b0:	bd38      	pop	{r3, r4, r5, pc}
 80048b2:	bf00      	nop
 80048b4:	2400f120 	.word	0x2400f120

080048b8 <_malloc_usable_size_r>:
 80048b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048bc:	1f18      	subs	r0, r3, #4
 80048be:	2b00      	cmp	r3, #0
 80048c0:	bfbc      	itt	lt
 80048c2:	580b      	ldrlt	r3, [r1, r0]
 80048c4:	18c0      	addlt	r0, r0, r3
 80048c6:	4770      	bx	lr

080048c8 <_init>:
 80048c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ca:	bf00      	nop
 80048cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ce:	bc08      	pop	{r3}
 80048d0:	469e      	mov	lr, r3
 80048d2:	4770      	bx	lr

080048d4 <_fini>:
 80048d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d6:	bf00      	nop
 80048d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048da:	bc08      	pop	{r3}
 80048dc:	469e      	mov	lr, r3
 80048de:	4770      	bx	lr
