// Seed: 591050283
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input tri id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri0 id_5
);
  assign id_3 = id_4;
  wand  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  assign id_22 = 1;
  assign id_12 = id_28;
  wire id_31;
  wire id_32;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    output uwire id_9,
    output tri0 id_10,
    output logic id_11
);
  always id_11 = #('b0 < 1  : 1  : id_2) -1;
  xor primCall (id_11, id_7, id_4, id_2, id_8, id_3, id_1, id_0);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_6,
      id_1,
      id_9
  );
endmodule
