//Testbench for Half Adder
    `timescale 1ns / 1ps
    
    module Half_Adder_tb();
    reg A, B;
    wire SUM, CARRY;
    Half_Adder uut(.A(A), .B(B), .SUM(SUM), .CARRY(CARRY));
    initial begin
    $monitor ("Time = %0t | A = %b, B = %b, SUM = %b, CARRY = %b", $time, A, B, SUM, CARRY);
    A = 0; B = 0;
    #10;
    A = 0; B = 1;
    #10;
    A = 1; B = 0;
    #10;
    A = 1; B = 1;
    #10;
    $finish;
    end
    endmodule
