// Seed: 611972716
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    id_22,
    output tri1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wor id_8,
    input wor id_9,
    output tri id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input uwire id_14,
    output tri1 id_15,
    input uwire id_16,
    input supply1 id_17,
    output wand id_18,
    input tri id_19,
    input wor id_20
);
  wand id_23, id_24;
  generate
    assign id_23 = 1;
  endgenerate
  module_0 modCall_1 ();
  wire id_25;
  tri0 id_26 = id_13;
  assign id_22 = -1;
  wire id_27, id_28;
  assign id_10 = 1;
  xnor primCall (
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_16,
      id_17,
      id_19,
      id_2,
      id_20,
      id_22,
      id_23,
      id_24,
      id_3,
      id_4,
      id_6,
      id_8,
      id_9
  );
  logic [7:0][1 'h0] id_29, id_30;
  initial $display(-1);
  wire id_31;
endmodule
