Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "XOR_8.v" in library work
Compiling verilog file "S-BOX.v" in library work
Module <xor_8> compiled
Compiling verilog file "Key_scheduler.v" in library work
Module <S_BOX> compiled
Module <Key_scheduler> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 
Compiling vhdl file "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Rough.vhf" in Library work.
Architecture behavioral of Entity fd8re_mxilinx_rough is up to date.
Architecture behavioral of Entity rough is up to date.
Compiling vhdl file "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Main.vhf" in Library work.
Entity <fd8ce_mxilinx_main> compiled.
Entity <fd8ce_mxilinx_main> (Architecture <behavioral>) compiled.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <S_BOX> in library <work>.

Analyzing hierarchy for module <xor_8> in library <work>.

Analyzing hierarchy for module <Key_scheduler> in library <work>.

Analyzing hierarchy for entity <FD8CE_MXILINX_Main> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <Main>.
    Set user-defined property "HU_SET =  XLXI_15_1" for instance <XLXI_15> in unit <Main>.
    Set user-defined property "HU_SET =  XLXI_16_2" for instance <XLXI_16> in unit <Main>.
    Set user-defined property "HU_SET =  XLXI_17_3" for instance <XLXI_17> in unit <Main>.
Entity <Main> analyzed. Unit <Main> generated.

Analyzing module <S_BOX> in library <work>.
Module <S_BOX> is correct for synthesis.
 
Analyzing module <xor_8> in library <work>.
Module <xor_8> is correct for synthesis.
 
Analyzing module <Key_scheduler> in library <work>.
	Enabling task <scheduling>.
	Calling function <key_arr>.
Module <Key_scheduler> is correct for synthesis.
 
Analyzing Entity <FD8CE_MXILINX_Main> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD8CE_MXILINX_Main>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD8CE_MXILINX_Main>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD8CE_MXILINX_Main>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD8CE_MXILINX_Main>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD8CE_MXILINX_Main>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD8CE_MXILINX_Main>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD8CE_MXILINX_Main>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD8CE_MXILINX_Main>.
Entity <FD8CE_MXILINX_Main> analyzed. Unit <FD8CE_MXILINX_Main> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <S_BOX>.
    Related source file is "S-BOX.v".
    Found 8-bit register for signal <temp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <S_BOX> synthesized.


Synthesizing Unit <xor_8>.
    Related source file is "XOR_8.v".
    Found 8-bit xor2 for signal <OUTput>.
Unit <xor_8> synthesized.


Synthesizing Unit <Key_scheduler>.
    Related source file is "Key_scheduler.v".
WARNING:Xst:653 - Signal <key> is used but never assigned. This sourceless signal will be automatically connected to value 00100100010001010011010100110100011110000011101101001100001001001010111001010000011011100101111100101101010110000100110101001100.
    Found 16x8-bit ROM for signal <scheduling/1/key_arr/1/key_arr>.
    Found 8-bit register for signal <K_0>.
    Found 8-bit register for signal <K_1>.
    Found 8-bit register for signal <K_2>.
    Found 5-bit up counter for signal <cnt>.
    Found 1-bit xor2 for signal <K_0$xor0000> created at line 65.
    Found 1-bit xor2 for signal <K_0$xor0001> created at line 65.
    Found 1-bit xor2 for signal <K_0$xor0002> created at line 65.
    Found 1-bit xor2 for signal <K_0$xor0003> created at line 65.
    Found 1-bit xor2 for signal <K_0$xor0004> created at line 65.
    Found 1-bit xor2 for signal <K_0$xor0005> created at line 65.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Key_scheduler> synthesized.


Synthesizing Unit <FD8CE_MXILINX_Main>.
    Related source file is "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Main.vhf".
Unit <FD8CE_MXILINX_Main> synthesized.


Synthesizing Unit <Main>.
    Related source file is "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Main.vhf".
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 6
 8-bit register                                        : 6
# Xors                                                 : 54
 1-bit xor2                                            : 54

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 80
 Flip-Flops                                            : 80
# Xors                                                 : 54
 1-bit xor2                                            : 54

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main> ...

Optimizing unit <S_BOX> ...

Optimizing unit <Key_scheduler> ...

Optimizing unit <FD8CE_MXILINX_Main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 26.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 66

Cell Usage :
# BELS                             : 953
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 26
#      LUT2_L                      : 1
#      LUT3                        : 196
#      LUT4                        : 543
#      LUT4_L                      : 1
#      MUXF5                       : 183
# FlipFlops/Latches                : 85
#      FDCE                        : 32
#      FDE                         : 53
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 33
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                      437  out of   2448    17%  
 Number of Slice Flip Flops:             85  out of   4896     1%  
 Number of 4 input LUTs:                769  out of   4896    15%  
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of     92    71%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
XLXN_38(XLXI_22:G)                 | NONE(XLXI_14/I_Q0)     | 32    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.640ns (Maximum Frequency: 274.725MHz)
   Minimum input arrival time before clock: 8.052ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.640ns (frequency: 274.725MHz)
  Total number of paths / destination ports: 112 / 53
-------------------------------------------------------------------------
Delay:               1.820ns (Levels of Logic = 2)
  Source:            XLXI_4/temp_0 (FF)
  Destination:       XLXI_16/I_Q0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: XLXI_4/temp_0 to XLXI_16/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.426  XLXI_4/temp_0 (XLXI_4/temp_0)
     LUT3:I1->O            1   0.612   0.000  XLXI_11/Mxor_OUTput<0>_Result1 (XLXN_41<0>)
     begin scope: 'XLXI_16'
     FDCE:D                    0.268          I_Q0
    ----------------------------------------
    Total                      1.820ns (1.394ns logic, 0.426ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 3114 / 141
-------------------------------------------------------------------------
Offset:              8.052ns (Levels of Logic = 8)
  Source:            IN_3<0> (PAD)
  Destination:       XLXI_4/temp_3 (FF)
  Destination Clock: CLK rising

  Data Path: IN_3<0> to XLXI_4/temp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           131   1.106   1.251  IN_3_0_IBUF (IN_3_0_IBUF)
     LUT3:I0->O            2   0.612   0.410  XLXI_4/_COND_3<0>231 (XLXI_4/_COND_3<0>_bdd44)
     LUT4:I2->O            1   0.612   0.509  XLXI_4/_COND_3<3>1719 (XLXI_4/_COND_3<3>1719)
     LUT4:I0->O            1   0.612   0.000  XLXI_4/_COND_3<3>1753_G (N357)
     MUXF5:I1->O           1   0.278   0.509  XLXI_4/_COND_3<3>1753 (XLXI_4/_COND_3<3>1753)
     LUT4:I0->O            2   0.612   0.383  XLXI_4/_COND_3<3>1780 (XLXI_4/_COND_3<3>1780)
     LUT4:I3->O            1   0.612   0.000  XLXI_4/_COND_3<3>1812_F (N380)
     MUXF5:I0->O           1   0.278   0.000  XLXI_4/_COND_3<3>1812 (XLXI_4/_COND_3<3>)
     FDE:D                     0.268          XLXI_4/temp_3
    ----------------------------------------
    Total                      8.052ns (4.990ns logic, 3.062ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 2)
  Source:            XLXI_14/I_Q7 (FF)
  Destination:       OUT_1<7> (PAD)
  Source Clock:      CLK falling

  Data Path: XLXI_14/I_Q7 to OUT_1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.357  I_Q7 (Q<7>)
     end scope: 'XLXI_14'
     OBUF:I->O                 3.169          OUT_1_7_OBUF (OUT_1<7>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.09 secs
 
--> 

Total memory usage is 352048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

