.//hdd/home/lparkjordan/IC_CAD/cadence/VLSIFinalProject/chip_fast_runls1/testfixture.verilog
