Analysis & Synthesis report for de0_nano
Mon Nov 02 12:08:39 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|m_next
 11. State Machine - |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|m_state
 12. State Machine - |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|i_next
 13. State Machine - |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|i_state
 14. State Machine - |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 22. Source assignments for qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 23. Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 24. Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 25. Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 26. Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 27. Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 29. Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 30. Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 31. Source assignments for qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_lug1:auto_generated
 32. Source assignments for qsys_block:qsys|qsys_block_sdram:sdram
 33. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux
 34. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 35. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux
 36. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 37. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 38. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux_003
 39. Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 40. Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller
 41. Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Parameter Settings for User Entity Instance: PLL0:pll0|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: system_monitor:monitor0
 45. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo
 46. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo
 47. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a
 48. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram
 49. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b
 50. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 52. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram
 53. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 55. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 56. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 57. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 58. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy
 59. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_onchip_ram:onchip_ram
 60. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator
 62. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator
 63. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 64. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator
 65. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator
 66. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 67. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 68. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent
 69. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent
 70. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 71. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent
 74. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent
 77. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
 80. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 83. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
 86. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router:router|qsys_block_mm_interconnect_0_router_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_001:router_001|qsys_block_mm_interconnect_0_router_001_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_002:router_002|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_003:router_003|qsys_block_mm_interconnect_0_router_003_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_003:router_004|qsys_block_mm_interconnect_0_router_003_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_002:router_005|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_006:router_006|qsys_block_mm_interconnect_0_router_006_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
 94. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 95. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 96. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 97. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 98. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 99. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
106. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
108. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
109. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
110. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
111. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
112. Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
113. Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller
114. Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
115. Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
116. altpll Parameter Settings by Entity Instance
117. scfifo Parameter Settings by Entity Instance
118. altsyncram Parameter Settings by Entity Instance
119. Port Connectivity Checks: "qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
120. Port Connectivity Checks: "qsys_block:qsys|altera_reset_controller:rst_controller"
121. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
122. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
123. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
124. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
125. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
126. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
127. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_006:router_006|qsys_block_mm_interconnect_0_router_006_default_decode:the_default_decode"
128. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_003:router_003|qsys_block_mm_interconnect_0_router_003_default_decode:the_default_decode"
129. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_002:router_002|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode"
130. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_001:router_001|qsys_block_mm_interconnect_0_router_001_default_decode:the_default_decode"
131. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router:router|qsys_block_mm_interconnect_0_router_default_decode:the_default_decode"
132. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
133. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
134. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
135. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
136. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
137. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo"
138. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent"
139. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo"
140. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent"
141. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
142. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
143. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent"
144. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent"
145. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
146. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
147. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator"
148. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator"
149. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
150. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator"
151. Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator"
152. Port Connectivity Checks: "qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module"
153. Port Connectivity Checks: "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram"
154. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy"
155. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
156. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
157. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_pib:the_qsys_block_nios2e_cpu_nios2_oci_pib"
158. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo|qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc"
159. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace|qsys_block_nios2e_cpu_nios2_oci_td_mode:qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode"
160. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_itrace:the_qsys_block_nios2e_cpu_nios2_oci_itrace"
161. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk"
162. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_xbrk:the_qsys_block_nios2e_cpu_nios2_oci_xbrk"
163. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug"
164. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci"
165. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_test_bench:the_qsys_block_nios2e_cpu_test_bench"
166. Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e"
167. Port Connectivity Checks: "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic"
168. Port Connectivity Checks: "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart"
169. Port Connectivity Checks: "oscillator:comb_3"
170. Post-Synthesis Netlist Statistics for Top Partition
171. Elapsed Time Per Partition
172. Analysis & Synthesis Messages
173. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 02 12:08:39 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; de0_nano                                        ;
; Top-level Entity Name              ; de0_nano                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,623                                           ;
;     Total combinational functions  ; 2,224                                           ;
;     Dedicated logic registers      ; 1,479                                           ;
; Total registers                    ; 1479                                            ;
; Total pins                         ; 48                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 76,800                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; de0_nano           ; de0_nano           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                          ; Library     ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../../../../../verilog/common/system_monitor.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/verilog/common/system_monitor.sv                                                                                                                                                        ;             ;
; qsys_block/synthesis/qsys_block.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/qsys_block.v                                                                     ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v                                             ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_reset_synchronizer.v                                           ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv                                              ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v                                        ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v                  ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v                      ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv                           ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv                               ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv                         ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv                             ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv                           ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv                               ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv                         ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv                             ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv                            ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv                            ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv                            ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv                            ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv                                ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_master_agent.sv                                         ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; qsys_block  ;
; qsys_block/synthesis/submodules/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_master_translator.sv                                    ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v                                                    ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_onchip_ram.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.hex                                             ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_onchip_ram.v                                               ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v                                               ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_nios2e.v                                                   ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e.v                                                   ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v                                               ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v                                               ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v                            ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v                            ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v                               ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v                               ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v                           ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v                           ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v                                    ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v                                    ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_led.v                                                      ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_led.v                                                      ; qsys_block  ;
; qsys_block/synthesis/submodules/qsys_block_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v                                                ; qsys_block  ;
; de0_nano.sv                                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/de0_nano.sv                                                                                           ;             ;
; PLL0.v                                                                                                ; yes             ; User Wizard-Generated File                   ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/PLL0.v                                                                                                ;             ;
; oscillator.v                                                                                          ; yes             ; User Wizard-Generated File                   ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/oscillator.v                                                                                          ;             ;
; altpll.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                                                                          ;             ;
; aglobal181.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                                                      ;             ;
; stratix_pll.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                                                     ;             ;
; stratixii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                                                   ;             ;
; cycloneii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                                                   ;             ;
; db/pll0_altpll.v                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/pll0_altpll.v                                                                                      ;             ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                                          ;             ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                                                       ;             ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                                                        ;             ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                                                        ;             ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                                                        ;             ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                                                        ;             ;
; db/scfifo_jr21.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/scfifo_jr21.tdf                                                                                    ;             ;
; db/a_dpfifo_l011.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/a_dpfifo_l011.tdf                                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/a_fefifo_7cf.tdf                                                                                   ;             ;
; db/cntr_do7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/cntr_do7.tdf                                                                                       ;             ;
; db/altsyncram_nio1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/altsyncram_nio1.tdf                                                                                ;             ;
; db/cntr_1ob.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/cntr_1ob.tdf                                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                   ;             ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                      ;             ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                               ;             ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                         ;             ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                      ;             ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                       ;             ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                          ;             ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                          ;             ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                        ;             ;
; db/altsyncram_6mc1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/altsyncram_6mc1.tdf                                                                                ;             ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                                           ;             ;
; db/altsyncram_ac71.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/altsyncram_ac71.tdf                                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                            ;             ;
; db/altsyncram_lug1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/altsyncram_lug1.tdf                                                                                ;             ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                         ; altera_sld  ;
; db/ip/sldbdeafd9f/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/alt_sld_fab.v                                                                       ; alt_sld_fab ;
; db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab ;
; db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab ;
; db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab ;
; db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                    ;             ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                      ;             ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,623                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 2224                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 1180                                                                          ;
;     -- 3 input functions                    ; 629                                                                           ;
;     -- <=2 input functions                  ; 415                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 2076                                                                          ;
;     -- arithmetic mode                      ; 148                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 1479                                                                          ;
;     -- Dedicated logic registers            ; 1479                                                                          ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 48                                                                            ;
; Total memory bits                           ; 76800                                                                         ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1434                                                                          ;
; Total fan-out                               ; 14599                                                                         ;
; Average fan-out                             ; 3.68                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |de0_nano                                                                                                                               ; 2224 (0)            ; 1479 (0)                  ; 76800       ; 0            ; 0       ; 0         ; 48   ; 0            ; |de0_nano                                                                                                                                                                                                                                                                                                                                                                           ; de0_nano                                     ; work         ;
;    |PLL0:pll0|                                                                                                                          ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|PLL0:pll0                                                                                                                                                                                                                                                                                                                                                                 ; PLL0                                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|PLL0:pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                         ; altpll                                       ; work         ;
;          |PLL0_altpll:auto_generated|                                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated                                                                                                                                                                                                                                                                                                              ; PLL0_altpll                                  ; work         ;
;    |oscillator:comb_3|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|oscillator:comb_3                                                                                                                                                                                                                                                                                                                                                         ; oscillator                                   ; work         ;
;       |oscillator_altint_osc_i57:oscillator_altint_osc_i57_component|                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|oscillator:comb_3|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component                                                                                                                                                                                                                                                                                           ; oscillator_altint_osc_i57                    ; work         ;
;    |qsys_block:qsys|                                                                                                                    ; 2049 (0)            ; 1368 (0)                  ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys                                                                                                                                                                                                                                                                                                                                                           ; qsys_block                                   ; qsys_block   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                      ; qsys_block   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                    ; qsys_block   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                    ; qsys_block   ;
;       |qsys_block_jtag_uart:jtag_uart|                                                                                                  ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                            ; qsys_block_jtag_uart                         ; qsys_block   ;
;          |alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                            ; work         ;
;          |qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r                                                                                                                                                                                                                                                            ; qsys_block_jtag_uart_scfifo_r                ; qsys_block   ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                               ; scfifo                                       ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                    ; scfifo_jr21                                  ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                               ; a_dpfifo_l011                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                       ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                  ; cntr_do7                                     ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                       ; altsyncram_nio1                              ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                         ; cntr_1ob                                     ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                               ; cntr_1ob                                     ; work         ;
;          |qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w                                                                                                                                                                                                                                                            ; qsys_block_jtag_uart_scfifo_w                ; qsys_block   ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                               ; scfifo                                       ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                    ; scfifo_jr21                                  ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                               ; a_dpfifo_l011                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                       ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                  ; cntr_do7                                     ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                       ; altsyncram_nio1                              ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                         ; cntr_1ob                                     ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                               ; cntr_1ob                                     ; work         ;
;       |qsys_block_led:led|                                                                                                              ; 13 (13)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_led:led                                                                                                                                                                                                                                                                                                                                        ; qsys_block_led                               ; qsys_block   ;
;       |qsys_block_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 584 (0)             ; 401 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                            ; qsys_block_mm_interconnect_0                 ; qsys_block   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|                                                                  ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 69 (69)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_merlin_master_agent:nios2e_instruction_master_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                   ; qsys_block   ;
;          |altera_merlin_master_translator:nios2e_data_master_translator|                                                                ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator                                                                                                                                                                                                                                              ; altera_merlin_master_translator              ; qsys_block   ;
;          |altera_merlin_master_translator:nios2e_instruction_master_translator|                                                         ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator                                                                                                                                                                                                                                       ; altera_merlin_master_translator              ; qsys_block   ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                    ; qsys_block   ;
;          |altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                    ; qsys_block   ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 19 (10)             ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                    ; qsys_block   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor             ; qsys_block   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator               ; qsys_block   ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 5 (5)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; qsys_block   ;
;          |altera_merlin_slave_translator:nios2e_debug_mem_slave_translator|                                                             ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; qsys_block   ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator               ; qsys_block   ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 45 (45)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                     ; altera_merlin_width_adapter                  ; qsys_block   ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                     ; altera_merlin_width_adapter                  ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                           ; qsys_block_mm_interconnect_0_cmd_demux       ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                   ; qsys_block_mm_interconnect_0_cmd_demux_001   ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                         ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                       ; qsys_block_mm_interconnect_0_cmd_mux_001     ; qsys_block   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                     ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                         ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                       ; qsys_block_mm_interconnect_0_cmd_mux_001     ; qsys_block   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                     ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                         ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                       ; qsys_block_mm_interconnect_0_cmd_mux_001     ; qsys_block   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                     ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_router:router|                                                                                   ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                 ; qsys_block_mm_interconnect_0_router          ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_router_001:router_001|                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                         ; qsys_block_mm_interconnect_0_router_001      ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                   ; qsys_block_mm_interconnect_0_rsp_demux_001   ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                   ; qsys_block_mm_interconnect_0_rsp_demux_001   ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                   ; qsys_block_mm_interconnect_0_rsp_demux_001   ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                               ; qsys_block_mm_interconnect_0_rsp_mux         ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                       ; qsys_block_mm_interconnect_0_rsp_mux_001     ; qsys_block   ;
;       |qsys_block_nios2e:nios2e|                                                                                                        ; 1026 (0)            ; 582 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e                                                                                                                                                                                                                                                                                                                                  ; qsys_block_nios2e                            ; qsys_block   ;
;          |qsys_block_nios2e_cpu:cpu|                                                                                                    ; 1026 (738)          ; 582 (314)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu                                                                                                                                                                                                                                                                                                        ; qsys_block_nios2e_cpu                        ; qsys_block   ;
;             |qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|                                                       ; 288 (34)            ; 268 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci                                                                                                                                                                                                                                    ; qsys_block_nios2e_cpu_nios2_oci              ; qsys_block   ;
;                |qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|                                ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper                                                                                                                                            ; qsys_block_nios2e_cpu_debug_slave_wrapper    ; qsys_block   ;
;                   |qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|                               ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk                                                      ; qsys_block_nios2e_cpu_debug_slave_sysclk     ; qsys_block   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                   |qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|                                     ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck                                                            ; qsys_block_nios2e_cpu_debug_slave_tck        ; qsys_block   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                   |sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy|                                                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                       ; work         ;
;                |qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|                                      ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg                                                                                                                                                  ; qsys_block_nios2e_cpu_nios2_avalon_reg       ; qsys_block   ;
;                |qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break|                                        ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break                                                                                                                                                    ; qsys_block_nios2e_cpu_nios2_oci_break        ; qsys_block   ;
;                |qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|                                        ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug                                                                                                                                                    ; qsys_block_nios2e_cpu_nios2_oci_debug        ; qsys_block   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                      ; work         ;
;                |qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|                                              ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem                                                                                                                                                          ; qsys_block_nios2e_cpu_nios2_ocimem           ; qsys_block   ;
;                   |qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram                                                                           ; qsys_block_nios2e_cpu_ociram_sp_ram_module   ; qsys_block   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                   ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                              ; work         ;
;             |qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a                                                                                                                                                                                                                     ; qsys_block_nios2e_cpu_register_bank_a_module ; qsys_block   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                            ; altsyncram_6mc1                              ; work         ;
;             |qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b                                                                                                                                                                                                                     ; qsys_block_nios2e_cpu_register_bank_b_module ; qsys_block   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                            ; altsyncram_6mc1                              ; work         ;
;       |qsys_block_onchip_ram:onchip_ram|                                                                                                ; 1 (1)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                                                          ; qsys_block_onchip_ram                        ; qsys_block   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                ; altsyncram                                   ; work         ;
;             |altsyncram_lug1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_lug1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_lug1                              ; work         ;
;       |qsys_block_sdram:sdram|                                                                                                          ; 280 (227)           ; 248 (158)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram                                                                                                                                                                                                                                                                                                                                    ; qsys_block_sdram                             ; qsys_block   ;
;          |qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|                                                  ; 53 (53)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module                                                                                                                                                                                                                                                        ; qsys_block_sdram_input_efifo_module          ; qsys_block   ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                       ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                          ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                  ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                ; sld_shadow_jsm                               ; altera_sld   ;
;    |system_monitor:monitor0|                                                                                                            ; 24 (24)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_nano|system_monitor:monitor0                                                                                                                                                                                                                                                                                                                                                   ; system_monitor                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                      ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                      ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                      ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                      ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                      ;
; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_lug1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; qsys_block_onchip_ram.hex ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTINT_OSC                         ; 18.1    ; N/A          ; N/A          ; |de0_nano|oscillator:comb_3                                                                                                                                                                                                                                                   ; oscillator.v    ;
; Altera ; ALTPLL                             ; 18.1    ; N/A          ; N/A          ; |de0_nano|PLL0:pll0                                                                                                                                                                                                                                                           ; PLL0.v          ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys                                                                                                                                                                                                                                                     ; qsys_block.qsys ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_irq_mapper:irq_mapper                                                                                                                                                                                                                    ; qsys_block.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart                                                                                                                                                                                                                      ; qsys_block.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_led:led                                                                                                                                                                                                                                  ; qsys_block.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                      ; qsys_block.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                     ; qsys_block.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                      ; qsys_block.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                 ; qsys_block.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; qsys_block.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                 ; qsys_block.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; qsys_block.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                 ; qsys_block.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                  ; qsys_block.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                             ; qsys_block.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                          ; qsys_block.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                     ; qsys_block.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                             ; qsys_block.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                         ; qsys_block.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                 ; qsys_block.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                 ; qsys_block.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                     ; qsys_block.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                 ; qsys_block.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                          ; qsys_block.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                     ; qsys_block.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                ; qsys_block.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                               ; qsys_block.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                          ; qsys_block.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                     ; qsys_block.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent                                                                                                                                                  ; qsys_block.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator                                                                                                                                        ; qsys_block.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent                                                                                                                                               ; qsys_block.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo                                                                                                                                          ; qsys_block.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator                                                                                                                                     ; qsys_block.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent                                                                                                                                           ; qsys_block.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator                                                                                                                                 ; qsys_block.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent                                                                                                                                                        ; qsys_block.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                   ; qsys_block.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                              ; qsys_block.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router:router                                                                                                                                                           ; qsys_block.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_001:router_001                                                                                                                                                   ; qsys_block.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_002:router_002                                                                                                                                                   ; qsys_block.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_003:router_003                                                                                                                                                   ; qsys_block.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_003:router_004                                                                                                                                                   ; qsys_block.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_002:router_005                                                                                                                                                   ; qsys_block.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_006:router_006                                                                                                                                                   ; qsys_block.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                     ; qsys_block.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                             ; qsys_block.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                             ; qsys_block.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                 ; qsys_block.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                             ; qsys_block.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                         ; qsys_block.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                 ; qsys_block.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                             ; qsys_block.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                      ; qsys_block.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                        ; qsys_block.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                   ; qsys_block.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                               ; qsys_block.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                               ; qsys_block.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                   ; qsys_block.qsys ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e                                                                                                                                                                                                                            ; qsys_block.qsys ;
; Altera ; altera_nios2_gen2_unit             ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu                                                                                                                                                                                                  ; qsys_block.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram                                                                                                                                                                                                                    ; qsys_block.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|altera_reset_controller:rst_controller                                                                                                                                                                                                              ; qsys_block.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram                                                                                                                                                                                                                              ; qsys_block.qsys ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|m_next                      ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|m_state                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|i_next ;
+------------+------------+------------+------------+---------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000          ;
+------------+------------+------------+------------+---------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                   ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                   ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                   ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                   ;
+------------+------------+------------+------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|i_state                        ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                         ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|av_chipselect_pre                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_im:the_qsys_block_nios2e_cpu_nios2_oci_im|trc_wrap                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_im:the_qsys_block_nios2e_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_xbrk:the_qsys_block_nios2e_cpu_nios2_oci_xbrk|xbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                   ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                   ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                   ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                   ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                   ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                   ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                   ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                  ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                       ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][81]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                              ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                              ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                              ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                 ; Merged with qsys_block:qsys|qsys_block_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                         ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent|hold_waitrequest                                                                                                                                                                                       ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent|hold_waitrequest                                                                                                                                                                                ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                           ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|waitrequest_reset_override                                                                                                                                                                         ; Merged with qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                              ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                              ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                              ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                              ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                              ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                     ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][81]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][81]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][81]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][81]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][81]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break|trigger_state                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk|dbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break|trigbrktype                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                   ; Merged with qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|DRsize.011 ; Merged with qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|DRsize.001 ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 700                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                        ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                   ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                               ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                   ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                            ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                              ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                         ;                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk|dbrk_break,                                                                                          ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break|trigbrktype                                                                                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break|trigger_state                                                                                      ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                     ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                   ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                   ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                     ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                              ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                              ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                              ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                          ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                             ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                    ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                  ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                           ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|DRsize.101 ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                  ; Stuck at GND                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1479  ;
; Number of registers using Synchronous Clear  ; 84    ;
; Number of registers using Synchronous Load   ; 198   ;
; Number of registers using Asynchronous Clear ; 846   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 812   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                 ; 1       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ; 17      ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                               ; 11      ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                      ; 1       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                   ; 7       ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|i_read                                                                                                                                                                                                                                                       ; 6       ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                     ; 5       ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                     ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[14]                                                                                                                                                                                                                                                                      ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[11]                                                                                                                                                                                                                                                                      ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                      ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                       ; 2       ;
; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[5]                                                                                                                                                                                                                                                                       ; 2       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                ; 11      ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; 1       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; 4       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                      ; 2       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                               ; 9       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; 1       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                      ; 1       ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                            ; 2       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                    ; 3       ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                         ; 2       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; 1       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 1       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 40                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3]                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|readdata[2]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de0_nano|system_monitor:monitor0|counter[9]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_alu_result[28]                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|MonDReg[0]                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|MonDReg[25]                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break|break_readreg[5]                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|sr[27] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                   ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|MonAReg[4]                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[1]                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|active_addr[7]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|E_logic_result[5]                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_rf_wr_data[28]                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|Selector34                                                                                                                                                                                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|Selector27                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_lug1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_sdram:sdram ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL0:pll0|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL0 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK1                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; -1667                  ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_USED              ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_USED              ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; PLL0_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_monitor:monitor0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CLOCKS         ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_onchip_ram:onchip_ram ;
+----------------+---------------------------+--------------------------------------------------+
; Parameter Name ; Value                     ; Type                                             ;
+----------------+---------------------------+--------------------------------------------------+
; INIT_FILE      ; qsys_block_onchip_ram.hex ; String                                           ;
+----------------+---------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                   ;
+------------------------------------+---------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                ;
; WIDTH_A                            ; 32                        ; Signed Integer                                         ;
; WIDTHAD_A                          ; 11                        ; Signed Integer                                         ;
; NUMWORDS_A                         ; 2048                      ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                ;
; WIDTH_B                            ; 1                         ; Untyped                                                ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                 ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                ;
; INIT_FILE                          ; qsys_block_onchip_ram.hex ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 2048                      ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_lug1           ; Untyped                                                ;
+------------------------------------+---------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router:router|qsys_block_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_001:router_001|qsys_block_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_002:router_002|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_003:router_003|qsys_block_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_003:router_004|qsys_block_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_002:router_005|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_006:router_006|qsys_block_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 5     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 46    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 64    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL0:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                           ;
; Entity Instance            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                              ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_006:router_006|qsys_block_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_003:router_003|qsys_block_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_002:router_002|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_001:router_001|qsys_block_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router:router|qsys_block_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                     ;
+--------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_pib:the_qsys_block_nios2e_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo|qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace|qsys_block_nios2e_cpu_nios2_oci_td_mode:qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_itrace:the_qsys_block_nios2e_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_xbrk:the_qsys_block_nios2e_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_test_bench:the_qsys_block_nios2e_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                        ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; W_cpuid_reg     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_nios2e:nios2e" ;
+---------------------+--------+----------+----------------------------+
; Port                ; Type   ; Severity ; Details                    ;
+---------------------+--------+----------+----------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected     ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected     ;
+---------------------+--------+----------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic"                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "oscillator:comb_3" ;
+--------+-------+----------+-------------------+
; Port   ; Type  ; Severity ; Details           ;
+--------+-------+----------+-------------------+
; oscena ; Input ; Info     ; Stuck at VCC      ;
+--------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 1394                        ;
;     CLR               ; 333                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 85                          ;
;     ENA               ; 397                         ;
;     ENA CLR           ; 307                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 26                          ;
;     plain             ; 145                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 2079                        ;
;     arith             ; 140                         ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 44                          ;
;     normal            ; 1939                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 247                         ;
;         3 data inputs ; 549                         ;
;         4 data inputs ; 1109                        ;
; cycloneiii_oscillator ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Nov 02 12:06:31 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/common/system_monitor.sv
    Info (12023): Found entity 1: system_monitor File: C:/GitHub/FAccel-CNN/hardware/verilog/common/system_monitor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/qsys_block.v
    Info (12023): Found entity 1: qsys_block File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/qsys_block.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv
    Info (12023): Found entity 1: qsys_block_irq_mapper File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_004 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_rsp_mux_001 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_rsp_mux File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_rsp_demux_001 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_rsp_demux File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_cmd_mux_001 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_cmd_mux File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_cmd_demux_001 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_cmd_demux File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_router_006_default_decode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: qsys_block_mm_interconnect_0_router_006 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_router_003_default_decode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: qsys_block_mm_interconnect_0_router_003 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_router_002_default_decode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: qsys_block_mm_interconnect_0_router_002 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_router_001_default_decode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: qsys_block_mm_interconnect_0_router_001 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: qsys_block_mm_interconnect_0_router_default_decode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: qsys_block_mm_interconnect_0_router File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_sdram.v
    Info (12023): Found entity 1: qsys_block_sdram_input_efifo_module File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 21
    Info (12023): Found entity 2: qsys_block_sdram File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_onchip_ram.v
    Info (12023): Found entity 1: qsys_block_onchip_ram File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e.v
    Info (12023): Found entity 1: qsys_block_nios2e File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v
    Info (12023): Found entity 1: qsys_block_nios2e_cpu_register_bank_a_module File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 21
    Info (12023): Found entity 2: qsys_block_nios2e_cpu_register_bank_b_module File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 87
    Info (12023): Found entity 3: qsys_block_nios2e_cpu_nios2_oci_debug File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 153
    Info (12023): Found entity 4: qsys_block_nios2e_cpu_nios2_oci_break File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 295
    Info (12023): Found entity 5: qsys_block_nios2e_cpu_nios2_oci_xbrk File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 588
    Info (12023): Found entity 6: qsys_block_nios2e_cpu_nios2_oci_dbrk File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 795
    Info (12023): Found entity 7: qsys_block_nios2e_cpu_nios2_oci_itrace File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 982
    Info (12023): Found entity 8: qsys_block_nios2e_cpu_nios2_oci_td_mode File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1115
    Info (12023): Found entity 9: qsys_block_nios2e_cpu_nios2_oci_dtrace File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1183
    Info (12023): Found entity 10: qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1265
    Info (12023): Found entity 11: qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1337
    Info (12023): Found entity 12: qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1380
    Info (12023): Found entity 13: qsys_block_nios2e_cpu_nios2_oci_fifo File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1427
    Info (12023): Found entity 14: qsys_block_nios2e_cpu_nios2_oci_pib File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1913
    Info (12023): Found entity 15: qsys_block_nios2e_cpu_nios2_oci_im File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1936
    Info (12023): Found entity 16: qsys_block_nios2e_cpu_nios2_performance_monitors File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2006
    Info (12023): Found entity 17: qsys_block_nios2e_cpu_nios2_avalon_reg File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2023
    Info (12023): Found entity 18: qsys_block_nios2e_cpu_ociram_sp_ram_module File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2116
    Info (12023): Found entity 19: qsys_block_nios2e_cpu_nios2_ocimem File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2181
    Info (12023): Found entity 20: qsys_block_nios2e_cpu_nios2_oci File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2362
    Info (12023): Found entity 21: qsys_block_nios2e_cpu File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: qsys_block_nios2e_cpu_debug_slave_sysclk File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: qsys_block_nios2e_cpu_debug_slave_tck File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: qsys_block_nios2e_cpu_debug_slave_wrapper File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v
    Info (12023): Found entity 1: qsys_block_nios2e_cpu_test_bench File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_led.v
    Info (12023): Found entity 1: qsys_block_led File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_led.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file qsys_block/synthesis/submodules/qsys_block_jtag_uart.v
    Info (12023): Found entity 1: qsys_block_jtag_uart_sim_scfifo_w File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 21
    Info (12023): Found entity 2: qsys_block_jtag_uart_scfifo_w File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 78
    Info (12023): Found entity 3: qsys_block_jtag_uart_sim_scfifo_r File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 164
    Info (12023): Found entity 4: qsys_block_jtag_uart_scfifo_r File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 243
    Info (12023): Found entity 5: qsys_block_jtag_uart File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano.sv
    Info (12023): Found entity 1: de0_nano File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/de0_nano.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll0.v
    Info (12023): Found entity 1: PLL0 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/PLL0.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file oscillator.v
    Info (12023): Found entity 1: oscillator_altint_osc_i57 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/oscillator.v Line: 46
    Info (12023): Found entity 2: oscillator File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/oscillator.v Line: 68
Warning (10037): Verilog HDL or VHDL warning at qsys_block_sdram.v(318): conditional expression evaluates to a constant File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at qsys_block_sdram.v(328): conditional expression evaluates to a constant File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at qsys_block_sdram.v(338): conditional expression evaluates to a constant File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at qsys_block_sdram.v(682): conditional expression evaluates to a constant File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 682
Critical Warning (10846): Verilog HDL Instantiation warning at de0_nano.sv(24): instance has no name File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/de0_nano.sv Line: 24
Info (12127): Elaborating entity "de0_nano" for the top level hierarchy
Info (12128): Elaborating entity "oscillator" for hierarchy "oscillator:comb_3" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/de0_nano.sv Line: 24
Info (12128): Elaborating entity "oscillator_altint_osc_i57" for hierarchy "oscillator:comb_3|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/oscillator.v Line: 80
Info (12128): Elaborating entity "PLL0" for hierarchy "PLL0:pll0" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/de0_nano.sv Line: 32
Info (12128): Elaborating entity "altpll" for hierarchy "PLL0:pll0|altpll:altpll_component" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/PLL0.v Line: 107
Info (12130): Elaborated megafunction instantiation "PLL0:pll0|altpll:altpll_component" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/PLL0.v Line: 107
Info (12133): Instantiated megafunction "PLL0:pll0|altpll:altpll_component" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/PLL0.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-1667"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: PLL0_altpll File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/pll0_altpll.v Line: 30
Info (12128): Elaborating entity "PLL0_altpll" for hierarchy "PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "system_monitor" for hierarchy "system_monitor:monitor0" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/de0_nano.sv Line: 43
Info (12128): Elaborating entity "qsys_block" for hierarchy "qsys_block:qsys" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/de0_nano.sv Line: 58
Info (12128): Elaborating entity "qsys_block_jtag_uart" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/qsys_block.v Line: 85
Info (12128): Elaborating entity "qsys_block_jtag_uart_scfifo_w" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "qsys_block_jtag_uart_scfifo_r" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "qsys_block_led" for hierarchy "qsys_block:qsys|qsys_block_led:led" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/qsys_block.v Line: 96
Info (12128): Elaborating entity "qsys_block_nios2e" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/qsys_block.v Line: 125
Info (12128): Elaborating entity "qsys_block_nios2e_cpu" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e.v Line: 65
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_test_bench" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_test_bench:the_qsys_block_nios2e_cpu_test_bench" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 3563
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_register_bank_a_module" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 4079
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 58
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_register_bank_b_module" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 4097
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 4593
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_debug" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 220
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_break" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2561
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_xbrk" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_xbrk:the_qsys_block_nios2e_cpu_nios2_oci_xbrk" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2582
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_dbrk" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2608
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_itrace" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_itrace:the_qsys_block_nios2e_cpu_nios2_oci_itrace" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2624
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_dtrace" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2639
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_td_mode" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace|qsys_block_nios2e_cpu_nios2_oci_td_mode:qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1233
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_fifo" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2654
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo|qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1546
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo|qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1555
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo|qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 1564
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_pib" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_pib:the_qsys_block_nios2e_cpu_nios2_oci_pib" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2659
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_oci_im" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_im:the_qsys_block_nios2e_cpu_nios2_oci_im" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2673
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_avalon_reg" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2692
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_nios2_ocimem" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2712
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_ociram_sp_ram_module" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2156
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_debug_slave_wrapper" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 2814
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_debug_slave_tck" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "qsys_block_nios2e_cpu_debug_slave_sysclk" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "qsys_block_onchip_ram" for hierarchy "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/qsys_block.v Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v Line: 69
Info (12133): Instantiated megafunction "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "qsys_block_onchip_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lug1.tdf
    Info (12023): Found entity 1: altsyncram_lug1 File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/altsyncram_lug1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lug1" for hierarchy "qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_lug1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_block_sdram" for hierarchy "qsys_block:qsys|qsys_block_sdram:sdram" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/qsys_block.v Line: 162
Info (12128): Elaborating entity "qsys_block_sdram_input_efifo_module" for hierarchy "qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 298
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/qsys_block.v Line: 215
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 519
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 579
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 643
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 707
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 771
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 835
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 899
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 980
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1061
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1145
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1186
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1645
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1686
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1727
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_router" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router:router" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1743
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_router_default_decode" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router:router|qsys_block_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_router_001" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_001:router_001" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1759
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_router_001_default_decode" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_001:router_001|qsys_block_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_router_002" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_002:router_002" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1775
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_router_002_default_decode" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_002:router_002|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_router_003" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_003:router_003" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1791
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_router_003_default_decode" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_003:router_003|qsys_block_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_router_006" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_006:router_006" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1839
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_router_006_default_decode" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_006:router_006|qsys_block_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1889
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_cmd_demux" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1930
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_cmd_demux_001" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1959
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_cmd_mux" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1976
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_cmd_mux_001" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 1999
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_rsp_demux" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 2079
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_rsp_demux_001" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 2102
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_rsp_mux" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 2206
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_rsp_mux_001" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 2235
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 2301
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 2367
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_avalon_st_adapter" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 2396
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v Line: 2512
Info (12128): Elaborating entity "qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "qsys_block_irq_mapper" for hierarchy "qsys_block:qsys|qsys_block_irq_mapper:irq_mapper" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/qsys_block.v Line: 222
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys_block:qsys|altera_reset_controller:rst_controller" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/qsys_block.v Line: 285
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.11.02.12:07:36 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/de0_nano.sv Line: 10
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 283 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/output_files/de0_nano.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2976 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2777 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Mon Nov 02 12:08:40 2020
    Info: Elapsed time: 00:02:09
    Info: Total CPU time (on all processors): 00:03:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de0_nano/quartus_projects/inference_test/18.1/output_files/de0_nano.map.smsg.


