
---------- Begin Simulation Statistics ----------
final_tick                               141085671500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 159792                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663836                       # Number of bytes of host memory used
host_op_rate                                   159797                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   625.81                       # Real time elapsed on the host
host_tick_rate                              225443876                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100002967                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.141086                       # Number of seconds simulated
sim_ticks                                141085671500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100002967                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.821713                       # CPI: cycles per instruction
system.cpu.discardedOps                          2175                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       183938581                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.354395                       # IPC: instructions per cycle
system.cpu.numCycles                        282171343                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                68435612     68.43%     68.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                     60      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      10      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                7      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::MemRead               20869810     20.87%     89.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10697466     10.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100002967                       # Class of committed instruction
system.cpu.tickCycles                        98232762                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1197038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2410909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1212469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2426410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            449                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  494684                       # Number of BP lookups
system.cpu.branchPred.condPredicted            493121                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               684                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               491106                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  490264                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.828550                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     474                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                142                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              140                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           93                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     28151496                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28151496                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     28151523                       # number of overall hits
system.cpu.dcache.overall_hits::total        28151523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2426446                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2426446                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2426459                       # number of overall misses
system.cpu.dcache.overall_misses::total       2426459                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 195790771500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 195790771500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 195790771500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 195790771500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     30577942                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30577942                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     30577982                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30577982                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.079353                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.079353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.079353                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.079353                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80690.347735                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80690.347735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80689.915428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80689.915428                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1212184                       # number of writebacks
system.cpu.dcache.writebacks::total           1212184                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1213173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1213173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1213173                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1213173                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1213273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1213273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1213282                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1213282                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  98994064500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  98994064500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  98994836500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  98994836500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.039678                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039678                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.039678                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039678                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81592.571911                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81592.571911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81592.602956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81592.602956                       # average overall mshr miss latency
system.cpu.dcache.replacements                1212259                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19899458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19899458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7297500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7297500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19899551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19899551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78467.741935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78467.741935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77267.441860                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77267.441860                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8252038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8252038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2426353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2426353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 195783474000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 195783474000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10678391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10678391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80690.432925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80690.432925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1213166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1213166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1213187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1213187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  98987419500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  98987419500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81592.878509                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81592.878509                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.325000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.325000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       772000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       772000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.225000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.225000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85777.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85777.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        73000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        73000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        73000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        73000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        72000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        72000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        72000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.262335                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29364853                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1213283                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.202806                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.262335                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          774                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          62369343                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         62369343                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            68211553                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           20968522                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10734433                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7842234                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7842234                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7842234                       # number of overall hits
system.cpu.icache.overall_hits::total         7842234                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          658                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            658                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          658                       # number of overall misses
system.cpu.icache.overall_misses::total           658                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47681500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47681500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47681500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47681500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7842892                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7842892                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7842892                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7842892                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72464.285714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72464.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72464.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72464.285714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.icache.writebacks::total               210                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          658                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          658                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          658                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47023500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47023500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71464.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71464.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71464.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71464.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                    210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7842234                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7842234                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          658                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           658                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47681500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47681500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7842892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7842892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72464.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72464.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71464.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71464.285714                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           447.921394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7842892                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               658                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11919.288754                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   447.921394                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.874846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15686442                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15686442                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 141085671500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100002967                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   57                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::total                       66                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  57                       # number of overall hits
system.l2.overall_hits::.cpu.data                   9                       # number of overall hits
system.l2.overall_hits::total                      66                       # number of overall hits
system.l2.demand_misses::.cpu.inst                601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1213274                       # number of demand (read+write) misses
system.l2.demand_misses::total                1213875                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               601                       # number of overall misses
system.l2.overall_misses::.cpu.data           1213274                       # number of overall misses
system.l2.overall_misses::total               1213875                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  97174875500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      97220308500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45433000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  97174875500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     97220308500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1213283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1213941                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1213283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1213941                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.913374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999993                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999946                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.913374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999993                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999946                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75595.673877                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80093.099745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80090.873031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75595.673877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80093.099745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80090.873031                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1196823                       # number of writebacks
system.l2.writebacks::total                   1196823                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1213270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1213871                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1213270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1213871                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39423000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  85041907000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  85081330000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39423000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  85041907000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  85081330000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.913374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999942                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.913374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999942                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65595.673877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70093.142499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70090.915756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65595.673877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70093.142499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70090.915756                       # average overall mshr miss latency
system.l2.replacements                        1197487                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1212184                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1212184                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1212184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1212184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          200                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              200                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          200                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          200                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1213187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1213187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  97167639000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   97167639000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1213187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1213187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80092.878509                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80092.878509                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1213187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1213187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  85035769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  85035769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70092.878509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70092.878509                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.913374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75595.673877                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75595.673877                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          601                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          601                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39423000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39423000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.913374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65595.673877                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65595.673877                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7236500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7236500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           96                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            96                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.906250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.906250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83178.160920                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83178.160920                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           83                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           83                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6138000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6138000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.864583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.864583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73951.807229                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73951.807229                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16279.490142                       # Cycle average of tags in use
system.l2.tags.total_refs                     2426388                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1213871                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998885                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         5.357193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16274.132949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993621                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7737                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7785                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6066655                       # Number of tag accesses
system.l2.tags.data_accesses                  6066655                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1196823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1213270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000079836500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        74799                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        74800                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3582954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1126546                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1213871                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1196823                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1213871                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1196823                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1213871                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1196823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1213782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  74800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        74800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.228222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.003040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.714962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        74799    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         74800                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        74799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.015513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            74797    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         74799                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                77687744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76596672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    550.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    542.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  141085651000                       # Total gap between requests
system.mem_ctrls.avgGap                      58524.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        38464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     77649280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     76594880                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 272628.677250191162                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 550369709.230182170868                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 542896235.922866106033                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          601                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1213270                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1196823                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14839250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  35096181000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3444220294500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24690.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28926.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2877802.56                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        38464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     77649280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      77687744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        38464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        38464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     76596672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     76596672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          601                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1213270                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1213871                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1196823                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1196823                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       272629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    550369709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        550642338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       272629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       272629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    542908937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       542908937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    542908937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       272629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    550369709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1093551275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1213871                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1196795                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        75878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        75841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        75820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        75818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        75847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        75878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        75914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        75936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        75935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        75921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        75954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        75857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        75849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        75839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        75788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        75796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        74784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        74786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        74758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        74753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        74817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        74817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        74880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        74880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        74880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        74880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        74800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        74752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        74752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        74752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        74752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        74752                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             12350939000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            6069355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        35111020250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10174.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28924.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1112839                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1111238                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       186587                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   826.863522                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   733.837841                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   298.461922                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2041      1.09%      1.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5570      2.99%      4.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        23525     12.61%     16.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3960      2.12%     18.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5933      3.18%     21.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        14467      7.75%     29.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         8987      4.82%     34.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4248      2.28%     36.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       117856     63.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       186587                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              77687744                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           76594880                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              550.642338                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              542.896236                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       665862120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       353914110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     4333494480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3124039500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11136662160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33637012710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  25850992800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   79101977880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   560.666275                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  66252651750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4710940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  70122079750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       666383340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       354183555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     4333544460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3123204300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11136662160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  33858413820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  25664549760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   79136941395                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   560.914093                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  65756612250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4710940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  70618119250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                684                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1196823                       # Transaction distribution
system.membus.trans_dist::CleanEvict              215                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1213187                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1213187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           684                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3624780                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3624780                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    154284416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               154284416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1213871                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1213871    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1213871                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7677862000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6398202250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               754                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2409007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1213187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1213187                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           658                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           96                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1526                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3638825                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3640351                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        55552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    155229888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              155285440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1197487                       # Total snoops (count)
system.tol2bus.snoopTraffic                  76596672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2411428                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000194                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013915                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2410961     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    467      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2411428                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 141085671500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2425599000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            987000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1819926496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
