

================================================================
== Vitis HLS Report for 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4'
================================================================
* Date:           Wed Sep  4 19:39:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.449 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      769|      769|  2.538 us|  2.538 us|  769|  769|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_329_4  |      767|      767|         5|          3|          1|   255|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 8 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p2_V = alloca i32 1"   --->   Operation 9 'alloca' 'p2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%maxValue_V_1 = alloca i32 1"   --->   Operation 10 'alloca' 'maxValue_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%maxValue_V_2 = alloca i32 1"   --->   Operation 11 'alloca' 'maxValue_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%maxValue_V_6 = alloca i32 1"   --->   Operation 12 'alloca' 'maxValue_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_i_i1466_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %conv_i_i1466"   --->   Operation 13 'read' 'conv_i_i1466_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %j"   --->   Operation 14 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln285_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %zext_ln285"   --->   Operation 15 'read' 'zext_ln285_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty_99"   --->   Operation 17 'read' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_56 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty_98"   --->   Operation 18 'read' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_i_i1466_cast = zext i29 %conv_i_i1466_read"   --->   Operation 19 'zext' 'conv_i_i1466_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln285_cast = zext i22 %zext_ln285_read"   --->   Operation 20 'zext' 'zext_ln285_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %tmp_56, i18 %maxValue_V_6"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %tmp_55, i18 %maxValue_V_2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %tmp, i18 %maxValue_V_1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 1023, i12 %p2_V"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %zext_ln285_cast, i32 %lhs_V"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond41"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p2_V_2 = load i12 %p2_V"   --->   Operation 27 'load' 'p2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i12 %p2_V_2"   --->   Operation 28 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%hist_0_addr = getelementptr i32 %hist_0, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 29 'getelementptr' 'hist_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%hist_1_addr = getelementptr i32 %hist_1, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 30 'getelementptr' 'hist_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%hist_2_addr = getelementptr i32 %hist_2, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 31 'getelementptr' 'hist_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%hist_0_load = load i10 %hist_0_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 32 'load' 'hist_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%hist_1_load = load i10 %hist_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 33 'load' 'hist_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%hist_2_load = load i10 %hist_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 34 'load' 'hist_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%hist_0_load = load i10 %hist_0_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 35 'load' 'hist_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%hist_1_load = load i10 %hist_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 36 'load' 'hist_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%hist_2_load = load i10 %hist_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 37 'load' 'hist_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/1] (0.47ns)   --->   "%rhs_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %hist_0_load, i32 %hist_1_load, i32 %hist_2_load, i2 %j_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 38 'mux' 'rhs_V' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.44>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%n2_V_1 = load i32 %lhs_V"   --->   Operation 39 'load' 'n2_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i32 %n2_V_1"   --->   Operation 40 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln232_23 = zext i32 %rhs_V"   --->   Operation 41 'zext' 'zext_ln232_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.01ns)   --->   "%ret_V = sub i33 %zext_ln232, i33 %zext_ln232_23"   --->   Operation 42 'sub' 'ret_V' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.00ns)   --->   "%icmp_ln1081 = icmp_sgt  i33 %ret_V, i33 %conv_i_i1466_cast"   --->   Operation 43 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln1081, void %while.cond41.for.inc62_crit_edge.exitStub, void %land.rhs48" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 44 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln330 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:330]   --->   Operation 45 'specpipeline' 'specpipeline_ln330' <Predicate = (icmp_ln1081)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln331 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:331]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln331' <Predicate = (icmp_ln1081)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln1834 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 47 'specloopname' 'specloopname_ln1834' <Predicate = (icmp_ln1081)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.97ns)   --->   "%icmp_ln1069 = icmp_eq  i12 %p2_V_2, i12 0"   --->   Operation 48 'icmp' 'icmp_ln1069' <Predicate = (icmp_ln1081)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln1069, void %while.body51, void %land.rhs48.for.inc62_crit_edge.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 49 'br' 'br_ln329' <Predicate = (icmp_ln1081)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.80ns)   --->   "%p2_V_3 = add i12 %p2_V_2, i12 4095"   --->   Operation 50 'add' 'p2_V_3' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%maxValue_V_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %maxValue_V"   --->   Operation 51 'read' 'maxValue_V_read' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%maxValue_V_3_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %maxValue_V_3"   --->   Operation 52 'read' 'maxValue_V_3_read' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%maxValue_V_4_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %maxValue_V_4"   --->   Operation 53 'read' 'maxValue_V_4_read' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%maxValue_V_1_load_1 = load i18 %maxValue_V_1"   --->   Operation 85 'load' 'maxValue_V_1_load_1' <Predicate = (icmp_ln1081 & icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%maxValue_V_2_load_1 = load i18 %maxValue_V_2"   --->   Operation 86 'load' 'maxValue_V_2_load_1' <Predicate = (icmp_ln1081 & icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%maxValue_V_6_load_1 = load i18 %maxValue_V_6"   --->   Operation 87 'load' 'maxValue_V_6_load_1' <Predicate = (icmp_ln1081 & icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %maxValue_V_6_load_1, i18 %p_out"   --->   Operation 88 'store' 'store_ln0' <Predicate = (icmp_ln1081 & icmp_ln1069)> <Delay = 0.42>
ST_3 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %maxValue_V_2_load_1, i18 %p_out1"   --->   Operation 89 'store' 'store_ln0' <Predicate = (icmp_ln1081 & icmp_ln1069)> <Delay = 0.42>
ST_3 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %maxValue_V_1_load_1, i18 %p_out2"   --->   Operation 90 'store' 'store_ln0' <Predicate = (icmp_ln1081 & icmp_ln1069)> <Delay = 0.42>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 91 'br' 'br_ln0' <Predicate = (icmp_ln1081 & icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%maxValue_V_1_load = load i18 %maxValue_V_1"   --->   Operation 92 'load' 'maxValue_V_1_load' <Predicate = (!icmp_ln1081)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%maxValue_V_2_load = load i18 %maxValue_V_2"   --->   Operation 93 'load' 'maxValue_V_2_load' <Predicate = (!icmp_ln1081)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%maxValue_V_6_load = load i18 %maxValue_V_6"   --->   Operation 94 'load' 'maxValue_V_6_load' <Predicate = (!icmp_ln1081)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %maxValue_V_6_load, i18 %p_out"   --->   Operation 95 'store' 'store_ln0' <Predicate = (!icmp_ln1081)> <Delay = 0.42>
ST_3 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %maxValue_V_2_load, i18 %p_out1"   --->   Operation 96 'store' 'store_ln0' <Predicate = (!icmp_ln1081)> <Delay = 0.42>
ST_3 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %maxValue_V_1_load, i18 %p_out2"   --->   Operation 97 'store' 'store_ln0' <Predicate = (!icmp_ln1081)> <Delay = 0.42>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln1081)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (icmp_ln1069) | (!icmp_ln1081)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.99>
ST_4 : Operation 54 [1/1] (1.01ns)   --->   "%n2_V = sub i32 %n2_V_1, i32 %rhs_V"   --->   Operation 54 'sub' 'n2_V' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.47ns)   --->   "%tmp_8 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %maxValue_V_read, i18 %maxValue_V_3_read, i18 %maxValue_V_4_read, i2 %j_read"   --->   Operation 55 'mux' 'tmp_8' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.08ns)   --->   "%icmp_ln1466 = icmp_eq  i18 %tmp_8, i18 64"   --->   Operation 56 'icmp' 'icmp_ln1466' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.42ns)   --->   "%br_ln854 = br i1 %icmp_ln1466, void %if.end.i.i1433, void %if.then.i.i1431"   --->   Operation 57 'br' 'br_ln854' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 0.42>
ST_4 : Operation 58 [1/1] (0.44ns)   --->   "%switch_ln854 = switch i2 %j_read, void %V32.i.i27.i.i2150.case.211, i2 0, void %V32.i.i27.i.i2150.case.09, i2 1, void %V32.i.i27.i.i2150.case.110"   --->   Operation 58 'switch' 'switch_ln854' <Predicate = (icmp_ln1466)> <Delay = 0.44>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V_3, i18 0"   --->   Operation 59 'write' 'write_ln854' <Predicate = (icmp_ln1081 & !icmp_ln1069 & icmp_ln1466 & j_read == 1)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln854 = br void %if.end.i.i1433"   --->   Operation 60 'br' 'br_ln854' <Predicate = (icmp_ln1081 & !icmp_ln1069 & icmp_ln1466 & j_read == 1)> <Delay = 0.42>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V, i18 0"   --->   Operation 61 'write' 'write_ln854' <Predicate = (icmp_ln1081 & !icmp_ln1069 & icmp_ln1466 & j_read == 0)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln854 = br void %if.end.i.i1433"   --->   Operation 62 'br' 'br_ln854' <Predicate = (icmp_ln1081 & !icmp_ln1069 & icmp_ln1466 & j_read == 0)> <Delay = 0.42>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V_4, i18 0"   --->   Operation 63 'write' 'write_ln854' <Predicate = (icmp_ln1081 & !icmp_ln1069 & icmp_ln1466 & j_read != 0 & j_read != 1)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.42ns)   --->   "%br_ln854 = br void %if.end.i.i1433"   --->   Operation 64 'br' 'br_ln854' <Predicate = (icmp_ln1081 & !icmp_ln1069 & icmp_ln1466 & j_read != 0 & j_read != 1)> <Delay = 0.42>
ST_4 : Operation 65 [1/1] (0.87ns)   --->   "%maxValue_V_7 = add i18 %tmp_8, i18 262080"   --->   Operation 65 'add' 'maxValue_V_7' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.44ns)   --->   "%switch_ln859 = switch i2 %j_read, void %V32.i.i27.i.i2150.case.2, i2 0, void %V32.i.i27.i.i2150.case.0, i2 1, void %V32.i.i27.i.i2150.case.1"   --->   Operation 66 'switch' 'switch_ln859' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 0.44>
ST_4 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln329 = store i12 %p2_V_3, i12 %p2_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 67 'store' 'store_ln329' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln329 = store i32 %n2_V, i32 %lhs_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 68 'store' 'store_ln329' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.85>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_281 = phi i18 %maxValue_V_4_read, void %V32.i.i27.i.i2150.case.110, i18 %maxValue_V_4_read, void %V32.i.i27.i.i2150.case.09, i18 0, void %V32.i.i27.i.i2150.case.211, i18 %maxValue_V_4_read, void %while.body51"   --->   Operation 69 'phi' 'empty_281' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_282 = phi i18 0, void %V32.i.i27.i.i2150.case.110, i18 %maxValue_V_3_read, void %V32.i.i27.i.i2150.case.09, i18 %maxValue_V_3_read, void %V32.i.i27.i.i2150.case.211, i18 %maxValue_V_3_read, void %while.body51"   --->   Operation 70 'phi' 'empty_282' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_283 = phi i18 %maxValue_V_read, void %V32.i.i27.i.i2150.case.110, i18 0, void %V32.i.i27.i.i2150.case.09, i18 %maxValue_V_read, void %V32.i.i27.i.i2150.case.211, i18 %maxValue_V_read, void %while.body51"   --->   Operation 71 'phi' 'empty_283' <Predicate = (icmp_ln1081 & !icmp_ln1069)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V_3, i18 %maxValue_V_7"   --->   Operation 72 'write' 'write_ln859' <Predicate = (icmp_ln1081 & !icmp_ln1069 & j_read == 1)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.42ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i2150.exit"   --->   Operation 73 'br' 'br_ln859' <Predicate = (icmp_ln1081 & !icmp_ln1069 & j_read == 1)> <Delay = 0.42>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V, i18 %maxValue_V_7"   --->   Operation 74 'write' 'write_ln859' <Predicate = (icmp_ln1081 & !icmp_ln1069 & j_read == 0)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i2150.exit"   --->   Operation 75 'br' 'br_ln859' <Predicate = (icmp_ln1081 & !icmp_ln1069 & j_read == 0)> <Delay = 0.42>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V_4, i18 %maxValue_V_7"   --->   Operation 76 'write' 'write_ln859' <Predicate = (icmp_ln1081 & !icmp_ln1069 & j_read != 0 & j_read != 1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.42ns)   --->   "%br_ln859 = br void %V32.i.i27.i.i2150.exit"   --->   Operation 77 'br' 'br_ln859' <Predicate = (icmp_ln1081 & !icmp_ln1069 & j_read != 0 & j_read != 1)> <Delay = 0.42>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_278 = phi i18 %empty_281, void %V32.i.i27.i.i2150.case.1, i18 %empty_281, void %V32.i.i27.i.i2150.case.0, i18 %maxValue_V_7, void %V32.i.i27.i.i2150.case.2"   --->   Operation 78 'phi' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_279 = phi i18 %maxValue_V_7, void %V32.i.i27.i.i2150.case.1, i18 %empty_282, void %V32.i.i27.i.i2150.case.0, i18 %empty_282, void %V32.i.i27.i.i2150.case.2"   --->   Operation 79 'phi' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_280 = phi i18 %empty_283, void %V32.i.i27.i.i2150.case.1, i18 %maxValue_V_7, void %V32.i.i27.i.i2150.case.0, i18 %empty_283, void %V32.i.i27.i.i2150.case.2"   --->   Operation 80 'phi' 'empty_280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln329 = store i18 %empty_278, i18 %maxValue_V_6" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 81 'store' 'store_ln329' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln329 = store i18 %empty_279, i18 %maxValue_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 82 'store' 'store_ln329' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln329 = store i18 %empty_280, i18 %maxValue_V_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 83 'store' 'store_ln329' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln329 = br void %while.cond41" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329]   --->   Operation 84 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('p2.V') [17]  (0 ns)
	'load' operation ('p2.V') on local variable 'p2.V' [37]  (0 ns)
	'getelementptr' operation ('hist_0_addr', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329) [39]  (0 ns)
	'load' operation ('hist_0_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329) on array 'hist_0' [42]  (1.24 ns)

 <State 2>: 1.71ns
The critical path consists of the following:
	'load' operation ('hist_0_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329) on array 'hist_0' [42]  (1.24 ns)
	'mux' operation ('i_op', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329) [45]  (0.476 ns)

 <State 3>: 2.45ns
The critical path consists of the following:
	'load' operation ('n2.V') on local variable 'lhs.V' [36]  (0 ns)
	'sub' operation ('ret.V') [48]  (1.02 ns)
	'icmp' operation ('icmp_ln1081') [49]  (1.01 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 1.99ns
The critical path consists of the following:
	'mux' operation ('tmp_8') [63]  (0.476 ns)
	'icmp' operation ('icmp_ln1466') [64]  (1.09 ns)
	multiplexor before 'phi' operation ('empty_281') with incoming values : ('maxValue_V_4_read') [78]  (0.427 ns)

 <State 5>: 0.854ns
The critical path consists of the following:
	'phi' operation ('empty_281') with incoming values : ('maxValue_V_4_read') [78]  (0 ns)
	multiplexor before 'phi' operation ('maxValue.V') with incoming values : ('maxValue_V_4_read') ('maxValue.V') [93]  (0.427 ns)
	'phi' operation ('maxValue.V') with incoming values : ('maxValue_V_4_read') ('maxValue.V') [93]  (0 ns)
	'store' operation ('store_ln329', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:329) of variable 'maxValue.V' on local variable 'maxValue.V' [96]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
