--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 111445 paths analyzed, 352 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.821ns.
--------------------------------------------------------------------------------
Slack:                  7.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.772ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.292 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A2      net (fanout=4)        0.928   M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A       Tilo                  0.259   myGame/M_muxA_out[13]
                                                       Mmux_M_myGame_asel21_1
    SLICE_X22Y27.B3      net (fanout=16)       1.488   Mmux_M_myGame_asel21
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.772ns (5.426ns logic, 7.346ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  7.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.755ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A2      net (fanout=4)        0.928   M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A       Tilo                  0.259   myGame/M_muxA_out[13]
                                                       Mmux_M_myGame_asel21_1
    SLICE_X22Y27.B3      net (fanout=16)       1.488   Mmux_M_myGame_asel21
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.755ns (5.450ns logic, 7.305ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  7.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.741ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.292 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.430   M_myGame_sqc[3]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X17Y24.A2      net (fanout=14)       1.299   M_myGame_sqc[2]
    SLICE_X17Y24.A       Tilo                  0.259   M_myGame_lvl[0]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y27.B6      net (fanout=21)       1.086   M_myRom_out[0]
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.741ns (5.426ns logic, 7.315ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  7.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.742ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.292 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X16Y23.B1      net (fanout=4)        1.052   M_state_q_FSM_FFd4_1
    SLICE_X16Y23.B       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       Mmux_M_myGame_asel11_1
    SLICE_X22Y27.B5      net (fanout=16)       1.339   Mmux_M_myGame_asel11
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.742ns (5.421ns logic, 7.321ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  7.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.725ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X16Y23.B1      net (fanout=4)        1.052   M_state_q_FSM_FFd4_1
    SLICE_X16Y23.B       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       Mmux_M_myGame_asel11_1
    SLICE_X22Y27.B5      net (fanout=16)       1.339   Mmux_M_myGame_asel11
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.725ns (5.445ns logic, 7.280ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  7.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.725ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.292 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A2      net (fanout=4)        0.928   M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A       Tilo                  0.259   myGame/M_muxA_out[13]
                                                       Mmux_M_myGame_asel21_1
    SLICE_X22Y27.B3      net (fanout=16)       1.488   Mmux_M_myGame_asel21
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A1       net (fanout=1)        1.260   myGame/myalu/myAdd/n0029[2]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.725ns (5.426ns logic, 7.299ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  7.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.720ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.292 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.525   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X16Y23.B3      net (fanout=4)        0.935   M_state_q_FSM_FFd5_1
    SLICE_X16Y23.B       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       Mmux_M_myGame_asel11_1
    SLICE_X22Y27.B5      net (fanout=16)       1.339   Mmux_M_myGame_asel11
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.720ns (5.516ns logic, 7.204ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  7.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.712ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.292 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.430   M_myGame_sqc[3]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X17Y24.A2      net (fanout=14)       1.299   M_myGame_sqc[2]
    SLICE_X17Y24.A       Tilo                  0.259   M_myGame_lvl[0]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y28.B5      net (fanout=21)       1.614   M_myRom_out[0]
    SLICE_X22Y28.B       Tilo                  0.235   myGame/myalu/Sh11
                                                       myGame/M_muxA_out<14>1
    DSP48_X0Y6.B14       net (fanout=11)       1.682   myGame/M_muxA_out[14]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.712ns (5.426ns logic, 7.286ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  7.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.724ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.430   M_myGame_sqc[3]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X17Y24.A2      net (fanout=14)       1.299   M_myGame_sqc[2]
    SLICE_X17Y24.A       Tilo                  0.259   M_myGame_lvl[0]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y27.B6      net (fanout=21)       1.086   M_myRom_out[0]
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.724ns (5.450ns logic, 7.274ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  7.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.708ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A2      net (fanout=4)        0.928   M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A       Tilo                  0.259   myGame/M_muxA_out[13]
                                                       Mmux_M_myGame_asel21_1
    SLICE_X22Y27.B3      net (fanout=16)       1.488   Mmux_M_myGame_asel21
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A1       net (fanout=1)        1.260   myGame/myalu/myAdd/n0029[2]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.708ns (5.450ns logic, 7.258ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  7.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.703ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.291 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.525   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X16Y23.B3      net (fanout=4)        0.935   M_state_q_FSM_FFd5_1
    SLICE_X16Y23.B       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       Mmux_M_myGame_asel11_1
    SLICE_X22Y27.B5      net (fanout=16)       1.339   Mmux_M_myGame_asel11
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.703ns (5.540ns logic, 7.163ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  7.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.694ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.292 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.430   M_myGame_sqc[3]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X17Y24.A2      net (fanout=14)       1.299   M_myGame_sqc[2]
    SLICE_X17Y24.A       Tilo                  0.259   M_myGame_lvl[0]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y27.B6      net (fanout=21)       1.086   M_myRom_out[0]
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A1       net (fanout=1)        1.260   myGame/myalu/myAdd/n0029[2]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.694ns (5.426ns logic, 7.268ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  7.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.695ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.292 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X16Y23.B1      net (fanout=4)        1.052   M_state_q_FSM_FFd4_1
    SLICE_X16Y23.B       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       Mmux_M_myGame_asel11_1
    SLICE_X22Y27.B5      net (fanout=16)       1.339   Mmux_M_myGame_asel11
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A1       net (fanout=1)        1.260   myGame/myalu/myAdd/n0029[2]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.695ns (5.421ns logic, 7.274ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  7.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.677ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.283 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A2      net (fanout=4)        0.928   M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A       Tilo                  0.259   myGame/M_muxA_out[13]
                                                       Mmux_M_myGame_asel21_1
    SLICE_X22Y27.B3      net (fanout=16)       1.488   Mmux_M_myGame_asel21
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.D2       net (fanout=1)        0.974   myGame/myalu/myAdd/n0029[13]
    SLICE_X9Y24.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y24.B2       net (fanout=4)        0.548   z10
    SLICE_X9Y24.B        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X12Y24.AX      net (fanout=1)        1.079   M_state_q_FSM_FFd5-In
    SLICE_X12Y24.CLK     Tdick                 0.085   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     12.677ns (5.421ns logic, 7.256ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  7.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.695ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.430   M_myGame_sqc[3]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X17Y24.A2      net (fanout=14)       1.299   M_myGame_sqc[2]
    SLICE_X17Y24.A       Tilo                  0.259   M_myGame_lvl[0]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y28.B5      net (fanout=21)       1.614   M_myRom_out[0]
    SLICE_X22Y28.B       Tilo                  0.235   myGame/myalu/Sh11
                                                       myGame/M_muxA_out<14>1
    DSP48_X0Y6.B14       net (fanout=11)       1.682   myGame/M_muxA_out[14]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.695ns (5.450ns logic, 7.245ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  7.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.678ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X16Y23.B1      net (fanout=4)        1.052   M_state_q_FSM_FFd4_1
    SLICE_X16Y23.B       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       Mmux_M_myGame_asel11_1
    SLICE_X22Y27.B5      net (fanout=16)       1.339   Mmux_M_myGame_asel11
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A1       net (fanout=1)        1.260   myGame/myalu/myAdd/n0029[2]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.678ns (5.445ns logic, 7.233ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  7.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.670ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.292 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A2      net (fanout=4)        0.928   M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A       Tilo                  0.259   myGame/M_muxA_out[13]
                                                       Mmux_M_myGame_asel21_1
    SLICE_X22Y26.B2      net (fanout=16)       1.599   Mmux_M_myGame_asel21
    SLICE_X22Y26.B       Tilo                  0.235   myGame/myalu/Sh65
                                                       myGame/muxA/Mmux_out11
    DSP48_X0Y6.B0        net (fanout=9)        2.026   myGame/M_muxA_out[0]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.670ns (5.426ns logic, 7.244ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  7.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.673ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.292 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.525   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X16Y23.B3      net (fanout=4)        0.935   M_state_q_FSM_FFd5_1
    SLICE_X16Y23.B       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       Mmux_M_myGame_asel11_1
    SLICE_X22Y27.B5      net (fanout=16)       1.339   Mmux_M_myGame_asel11
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A1       net (fanout=1)        1.260   myGame/myalu/myAdd/n0029[2]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.673ns (5.516ns logic, 7.157ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  7.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.665ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.292 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.430   M_myGame_sqc[3]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X17Y24.A2      net (fanout=14)       1.299   M_myGame_sqc[2]
    SLICE_X17Y24.A       Tilo                  0.259   M_myGame_lvl[0]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y28.B5      net (fanout=21)       1.614   M_myRom_out[0]
    SLICE_X22Y28.B       Tilo                  0.235   myGame/myalu/Sh11
                                                       myGame/M_muxA_out<14>1
    DSP48_X0Y6.B14       net (fanout=11)       1.682   myGame/M_muxA_out[14]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A1       net (fanout=1)        1.260   myGame/myalu/myAdd/n0029[2]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.665ns (5.426ns logic, 7.239ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  7.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.677ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.430   M_myGame_sqc[3]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X17Y24.A2      net (fanout=14)       1.299   M_myGame_sqc[2]
    SLICE_X17Y24.A       Tilo                  0.259   M_myGame_lvl[0]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y27.B6      net (fanout=21)       1.086   M_myRom_out[0]
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A1       net (fanout=1)        1.260   myGame/myalu/myAdd/n0029[2]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.677ns (5.450ns logic, 7.227ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  7.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.646ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.430   M_myGame_sqc[3]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X17Y24.A2      net (fanout=14)       1.299   M_myGame_sqc[2]
    SLICE_X17Y24.A       Tilo                  0.259   M_myGame_lvl[0]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y27.B6      net (fanout=21)       1.086   M_myRom_out[0]
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.D2       net (fanout=1)        0.974   myGame/myalu/myAdd/n0029[13]
    SLICE_X9Y24.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y24.B2       net (fanout=4)        0.548   z10
    SLICE_X9Y24.B        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X12Y24.AX      net (fanout=1)        1.079   M_state_q_FSM_FFd5-In
    SLICE_X12Y24.CLK     Tdick                 0.085   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     12.646ns (5.421ns logic, 7.225ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  7.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.647ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.283 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X16Y23.B1      net (fanout=4)        1.052   M_state_q_FSM_FFd4_1
    SLICE_X16Y23.B       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       Mmux_M_myGame_asel11_1
    SLICE_X22Y27.B5      net (fanout=16)       1.339   Mmux_M_myGame_asel11
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.D2       net (fanout=1)        0.974   myGame/myalu/myAdd/n0029[13]
    SLICE_X9Y24.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y24.B2       net (fanout=4)        0.548   z10
    SLICE_X9Y24.B        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X12Y24.AX      net (fanout=1)        1.079   M_state_q_FSM_FFd5-In
    SLICE_X12Y24.CLK     Tdick                 0.085   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     12.647ns (5.416ns logic, 7.231ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  7.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.653ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.AQ      Tcko                  0.430   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A2      net (fanout=4)        0.928   M_state_q_FSM_FFd4_1
    SLICE_X19Y23.A       Tilo                  0.259   myGame/M_muxA_out[13]
                                                       Mmux_M_myGame_asel21_1
    SLICE_X22Y26.B2      net (fanout=16)       1.599   Mmux_M_myGame_asel21
    SLICE_X22Y26.B       Tilo                  0.235   myGame/myalu/Sh65
                                                       myGame/muxA/Mmux_out11
    DSP48_X0Y6.B0        net (fanout=9)        2.026   myGame/M_muxA_out[0]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.653ns (5.450ns logic, 7.203ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  7.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.656ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.291 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.525   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X16Y23.B3      net (fanout=4)        0.935   M_state_q_FSM_FFd5_1
    SLICE_X16Y23.B       Tilo                  0.254   M_state_q_FSM_FFd1_2
                                                       Mmux_M_myGame_asel11_1
    SLICE_X22Y27.B5      net (fanout=16)       1.339   Mmux_M_myGame_asel11
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A1       net (fanout=1)        1.260   myGame/myalu/myAdd/n0029[2]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.656ns (5.540ns logic, 7.116ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  7.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.650ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.292 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X19Y23.A1      net (fanout=4)        0.760   M_state_q_FSM_FFd2_1
    SLICE_X19Y23.A       Tilo                  0.259   myGame/M_muxA_out[13]
                                                       Mmux_M_myGame_asel21_1
    SLICE_X22Y27.B3      net (fanout=16)       1.488   Mmux_M_myGame_asel21
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.650ns (5.472ns logic, 7.178ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  7.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          myGame/board/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.649ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.292 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to myGame/board/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.525   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X19Y23.A6      net (fanout=4)        0.710   M_state_q_FSM_FFd5_1
    SLICE_X19Y23.A       Tilo                  0.259   myGame/M_muxA_out[13]
                                                       Mmux_M_myGame_asel21_1
    SLICE_X22Y27.B3      net (fanout=16)       1.488   Mmux_M_myGame_asel21
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X18Y27.A5      net (fanout=4)        1.384   z9
    SLICE_X18Y27.CLK     Tas                   0.349   M_myGame_display[1]
                                                       myGame/muxBoard/Mmux_out17
                                                       myGame/board/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.649ns (5.521ns logic, 7.128ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  7.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.648ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.430   M_myGame_sqc[3]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X17Y24.A2      net (fanout=14)       1.299   M_myGame_sqc[2]
    SLICE_X17Y24.A       Tilo                  0.259   M_myGame_lvl[0]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y28.B5      net (fanout=21)       1.614   M_myRom_out[0]
    SLICE_X22Y28.B       Tilo                  0.235   myGame/myalu/Sh11
                                                       myGame/M_muxA_out<14>1
    DSP48_X0Y6.B14       net (fanout=11)       1.682   myGame/M_muxA_out[14]
    DSP48_X0Y6.M2        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A1       net (fanout=1)        1.260   myGame/myalu/myAdd/n0029[2]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.648ns (5.450ns logic, 7.198ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  7.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.633ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.291 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.AQ      Tcko                  0.476   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X19Y23.A1      net (fanout=4)        0.760   M_state_q_FSM_FFd2_1
    SLICE_X19Y23.A       Tilo                  0.259   myGame/M_muxA_out[13]
                                                       Mmux_M_myGame_asel21_1
    SLICE_X22Y27.B3      net (fanout=16)       1.488   Mmux_M_myGame_asel21
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.633ns (5.496ns logic, 7.137ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  7.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/sequence/M_reg_q_2 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.617ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/sequence/M_reg_q_2 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.430   M_myGame_sqc[3]
                                                       myGame/sequence/M_reg_q_2
    SLICE_X17Y24.A2      net (fanout=14)       1.299   M_myGame_sqc[2]
    SLICE_X17Y24.A       Tilo                  0.259   M_myGame_lvl[0]
                                                       myGame_myRom/Mram_out16
    SLICE_X22Y28.B5      net (fanout=21)       1.614   M_myRom_out[0]
    SLICE_X22Y28.B       Tilo                  0.235   myGame/myalu/Sh11
                                                       myGame/M_muxA_out<14>1
    DSP48_X0Y6.B14       net (fanout=11)       1.682   myGame/M_muxA_out[14]
    DSP48_X0Y6.M13       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.D2       net (fanout=1)        0.974   myGame/myalu/myAdd/n0029[13]
    SLICE_X9Y24.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z11
    SLICE_X9Y24.B2       net (fanout=4)        0.548   z10
    SLICE_X9Y24.B        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In12
    SLICE_X12Y24.AX      net (fanout=1)        1.079   M_state_q_FSM_FFd5-In
    SLICE_X12Y24.CLK     Tdick                 0.085   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     12.617ns (5.421ns logic, 7.196ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  7.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.632ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.291 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.525   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X19Y23.A6      net (fanout=4)        0.710   M_state_q_FSM_FFd5_1
    SLICE_X19Y23.A       Tilo                  0.259   myGame/M_muxA_out[13]
                                                       Mmux_M_myGame_asel21_1
    SLICE_X22Y27.B3      net (fanout=16)       1.488   Mmux_M_myGame_asel21
    SLICE_X22Y27.B       Tilo                  0.235   myGame/myalu/Sh10
                                                       myGame/muxA/Mmux_out91
    DSP48_X0Y6.B2        net (fanout=10)       2.239   myGame/M_muxA_out[2]
    DSP48_X0Y6.M4        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y24.A3       net (fanout=1)        1.307   myGame/myalu/myAdd/n0029[4]
    SLICE_X9Y24.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/z10
    SLICE_X17Y27.A3      net (fanout=4)        1.343   z9
    SLICE_X17Y27.CLK     Tas                   0.373   M_myGame_sqc[3]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.632ns (5.545ns logic, 7.087ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5_1/CLK
  Logical resource: M_state_q_FSM_FFd5_1/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[9]/CLK
  Logical resource: myGame/board/M_reg_q_8/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[9]/CLK
  Logical resource: myGame/board/M_reg_q_9/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: M_state_q_FSM_FFd1_2/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[7]/CLK
  Logical resource: myGame/sequence/M_reg_q_4/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[7]/CLK
  Logical resource: myGame/sequence/M_reg_q_5/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[7]/CLK
  Logical resource: myGame/sequence/M_reg_q_6/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[7]/CLK
  Logical resource: myGame/sequence/M_reg_q_7/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[11]/CLK
  Logical resource: myGame/board/M_reg_q_10/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[11]/CLK
  Logical resource: myGame/board/M_reg_q_11/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: myGame/M_sequence_out[15]/SR
  Logical resource: myGame/sequence/M_reg_q_14/SR
  Location pin: SLICE_X14Y30.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: myGame/M_sequence_out[15]/SR
  Logical resource: myGame/sequence/M_reg_q_9/SR
  Location pin: SLICE_X14Y30.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_27_1/CLK
  Logical resource: M_counter_q_27_2/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q_27_1/CLK
  Logical resource: M_counter_q_27_1/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[15]/CLK
  Logical resource: myGame/sequence/M_reg_q_14/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[15]/CLK
  Logical resource: myGame/sequence/M_reg_q_11/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[15]/CLK
  Logical resource: myGame/sequence/M_reg_q_12/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[15]/CLK
  Logical resource: myGame/sequence/M_reg_q_9/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[15]/CLK
  Logical resource: myGame/sequence/M_reg_q_15/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_display[1]/CLK
  Logical resource: myGame/board/M_reg_q_0/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_display[1]/CLK
  Logical resource: myGame/board/M_reg_q_1/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_display[4]/CLK
  Logical resource: myGame/board/M_reg_q_2/CK
  Location pin: SLICE_X18Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.821|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 111445 paths, 0 nets, and 1698 connections

Design statistics:
   Minimum period:  12.821ns{1}   (Maximum frequency:  77.997MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 19:39:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



