vhdl work "C:/VHDL/project_3/project_3.srcs/sources_1/imports/new/kadai3.vhd"
vhdl work "C:/VHDL/project_3/project_3.srcs/sim_1/new/kadai56.vhd"
verilog work C:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
