#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 11 14:21:47 2024
# Process ID: 3416
# Current directory: C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10756 C:\Users\evanm\Documents\ESIREM\4a\S7\FPGA\Projet_TP\Projet_TP.xpr
# Log file: C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/vivado.log
# Journal file: C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Mem_Cache_tb_behav_v2.wcfg
source Mem_Cache_tb.tcl
close_sim
cd
ls
pwd
cd Documents
cd C:\Users\evanm\Documents\ESIREM\4a\S7\FPGA\Projet_TP
cd C:\Users\evanm\Documents\ESIREM\4a\S7\FPGA\Projet_TP
cd ESIREM\4a\S7\FPGA\Projet_TP
cd ESIREM
cd 4a
cd S7
cd FPGA
cd Projet_TP
ls
launch_simulation
open_wave_config C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Mem_Cache_tb_behav_v2.wcfg
source Mem_Cache_tb.tcl
run all
close_sim
launch_simulation
open_wave_config C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Mem_Cache_tb_behav_v2.wcfg
source Mem_Cache_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Mem_Cache_tb_behav_v2.wcfg
source Mem_Cache_tb.tcl
ls
relaunch_sim
run all
close_sim
