{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 18:17:03 2011 " "Info: Processing started: Mon Sep 26 18:17:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD_controller -c LCD_controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD_controller -c LCD_controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50Mhz " "Info: Assuming node \"clock_50Mhz\" is an undefined clock" {  } { { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 10 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_400Hz " "Info: Detected ripple clock \"clock_400Hz\" as buffer" {  } { { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 34 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_400Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50Mhz register clock_count_400Hz\[6\] register clock_400Hz 220.95 MHz 4.526 ns Internal " "Info: Clock \"clock_50Mhz\" has Internal fmax of 220.95 MHz between source register \"clock_count_400Hz\[6\]\" and destination register \"clock_400Hz\" (period= 4.526 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.025 ns + Longest register register " "Info: + Longest register to register delay is 4.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_count_400Hz\[6\] 1 REG LCFF_X40_Y16_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y16_N25; Fanout = 3; REG Node = 'clock_count_400Hz\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_count_400Hz[6] } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.371 ns) 1.156 ns LessThan0~3 2 COMB LCCOMB_X40_Y15_N24 1 " "Info: 2: + IC(0.785 ns) + CELL(0.371 ns) = 1.156 ns; Loc. = LCCOMB_X40_Y15_N24; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { clock_count_400Hz[6] LessThan0~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 1.686 ns LessThan0~4 3 COMB LCCOMB_X40_Y15_N26 1 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 1.686 ns; Loc. = LCCOMB_X40_Y15_N26; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.082 ns LessThan0~5 4 COMB LCCOMB_X40_Y15_N28 2 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 2.082 ns; Loc. = LCCOMB_X40_Y15_N28; Fanout = 2; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { LessThan0~4 LessThan0~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.150 ns) 3.941 ns clock_400Hz~2 5 COMB LCCOMB_X12_Y18_N4 1 " "Info: 5: + IC(1.709 ns) + CELL(0.150 ns) = 3.941 ns; Loc. = LCCOMB_X12_Y18_N4; Fanout = 1; COMB Node = 'clock_400Hz~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { LessThan0~5 clock_400Hz~2 } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.025 ns clock_400Hz 6 REG LCFF_X12_Y18_N5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.025 ns; Loc. = LCFF_X12_Y18_N5; Fanout = 2; REG Node = 'clock_400Hz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_400Hz~2 clock_400Hz } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.030 ns ( 25.59 % ) " "Info: Total cell delay = 1.030 ns ( 25.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.995 ns ( 74.41 % ) " "Info: Total interconnect delay = 2.995 ns ( 74.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { clock_count_400Hz[6] LessThan0~3 LessThan0~4 LessThan0~5 clock_400Hz~2 clock_400Hz } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.025 ns" { clock_count_400Hz[6] {} LessThan0~3 {} LessThan0~4 {} LessThan0~5 {} clock_400Hz~2 {} clock_400Hz {} } { 0.000ns 0.785ns 0.255ns 0.246ns 1.709ns 0.000ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.287 ns - Smallest " "Info: - Smallest clock skew is -0.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 2.390 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50Mhz\" to destination register is 2.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.537 ns) 2.390 ns clock_400Hz 2 REG LCFF_X12_Y18_N5 2 " "Info: 2: + IC(0.854 ns) + CELL(0.537 ns) = 2.390 ns; Loc. = LCFF_X12_Y18_N5; Fanout = 2; REG Node = 'clock_400Hz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { clock_50Mhz clock_400Hz } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 64.27 % ) " "Info: Total cell delay = 1.536 ns ( 64.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.854 ns ( 35.73 % ) " "Info: Total interconnect delay = 0.854 ns ( 35.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { clock_50Mhz clock_400Hz } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.390 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_400Hz {} } { 0.000ns 0.000ns 0.854ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 2.677 ns - Longest register " "Info: - Longest clock path from clock \"clock_50Mhz\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clock_50Mhz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50Mhz clock_50Mhz~clkctrl } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns clock_count_400Hz\[6\] 3 REG LCFF_X40_Y16_N25 3 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X40_Y16_N25; Fanout = 3; REG Node = 'clock_count_400Hz\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clock_50Mhz~clkctrl clock_count_400Hz[6] } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50Mhz clock_50Mhz~clkctrl clock_count_400Hz[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} clock_count_400Hz[6] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { clock_50Mhz clock_400Hz } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.390 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_400Hz {} } { 0.000ns 0.000ns 0.854ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50Mhz clock_50Mhz~clkctrl clock_count_400Hz[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} clock_count_400Hz[6] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { clock_count_400Hz[6] LessThan0~3 LessThan0~4 LessThan0~5 clock_400Hz~2 clock_400Hz } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.025 ns" { clock_count_400Hz[6] {} LessThan0~3 {} LessThan0~4 {} LessThan0~5 {} clock_400Hz~2 {} clock_400Hz {} } { 0.000ns 0.785ns 0.255ns 0.246ns 1.709ns 0.000ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { clock_50Mhz clock_400Hz } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.390 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_400Hz {} } { 0.000ns 0.000ns 0.854ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50Mhz clock_50Mhz~clkctrl clock_count_400Hz[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} clock_count_400Hz[6] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "clock_count_400Hz\[9\] reset clock_50Mhz 5.669 ns register " "Info: tsu for register \"clock_count_400Hz\[9\]\" (data pin = \"reset\", clock pin = \"clock_50Mhz\") is 5.669 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.382 ns + Longest pin register " "Info: + Longest pin to register delay is 8.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_W26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.874 ns) + CELL(0.438 ns) 7.174 ns clock_count_400Hz\[18\]~94 2 COMB LCCOMB_X40_Y15_N22 20 " "Info: 2: + IC(5.874 ns) + CELL(0.438 ns) = 7.174 ns; Loc. = LCCOMB_X40_Y15_N22; Fanout = 20; COMB Node = 'clock_count_400Hz\[18\]~94'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.312 ns" { reset clock_count_400Hz[18]~94 } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.510 ns) 8.382 ns clock_count_400Hz\[9\] 3 REG LCFF_X40_Y16_N31 3 " "Info: 3: + IC(0.698 ns) + CELL(0.510 ns) = 8.382 ns; Loc. = LCFF_X40_Y16_N31; Fanout = 3; REG Node = 'clock_count_400Hz\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { clock_count_400Hz[18]~94 clock_count_400Hz[9] } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 21.59 % ) " "Info: Total cell delay = 1.810 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.572 ns ( 78.41 % ) " "Info: Total interconnect delay = 6.572 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { reset clock_count_400Hz[18]~94 clock_count_400Hz[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { reset {} reset~combout {} clock_count_400Hz[18]~94 {} clock_count_400Hz[9] {} } { 0.000ns 0.000ns 5.874ns 0.698ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50Mhz\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clock_50Mhz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50Mhz clock_50Mhz~clkctrl } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns clock_count_400Hz\[9\] 3 REG LCFF_X40_Y16_N31 3 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X40_Y16_N31; Fanout = 3; REG Node = 'clock_count_400Hz\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clock_50Mhz~clkctrl clock_count_400Hz[9] } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50Mhz clock_50Mhz~clkctrl clock_count_400Hz[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} clock_count_400Hz[9] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { reset clock_count_400Hz[18]~94 clock_count_400Hz[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { reset {} reset~combout {} clock_count_400Hz[18]~94 {} clock_count_400Hz[9] {} } { 0.000ns 0.000ns 5.874ns 0.698ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50Mhz clock_50Mhz~clkctrl clock_count_400Hz[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} clock_count_400Hz[9] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50Mhz data_bus\[2\] data_bus_value\[2\] 10.321 ns register " "Info: tco from clock \"clock_50Mhz\" to destination pin \"data_bus\[2\]\" through register \"data_bus_value\[2\]\" is 10.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 5.468 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to source register is 5.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.787 ns) 2.640 ns clock_400Hz 2 REG LCFF_X12_Y18_N5 2 " "Info: 2: + IC(0.854 ns) + CELL(0.787 ns) = 2.640 ns; Loc. = LCFF_X12_Y18_N5; Fanout = 2; REG Node = 'clock_400Hz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { clock_50Mhz clock_400Hz } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.000 ns) 3.926 ns clock_400Hz~clkctrl 3 COMB CLKCTRL_G1 95 " "Info: 3: + IC(1.286 ns) + CELL(0.000 ns) = 3.926 ns; Loc. = CLKCTRL_G1; Fanout = 95; COMB Node = 'clock_400Hz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clock_400Hz clock_400Hz~clkctrl } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 5.468 ns data_bus_value\[2\] 4 REG LCFF_X20_Y28_N25 2 " "Info: 4: + IC(1.005 ns) + CELL(0.537 ns) = 5.468 ns; Loc. = LCFF_X20_Y28_N25; Fanout = 2; REG Node = 'data_bus_value\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clock_400Hz~clkctrl data_bus_value[2] } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.48 % ) " "Info: Total cell delay = 2.323 ns ( 42.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.145 ns ( 57.52 % ) " "Info: Total interconnect delay = 3.145 ns ( 57.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.468 ns" { clock_50Mhz clock_400Hz clock_400Hz~clkctrl data_bus_value[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.468 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_400Hz {} clock_400Hz~clkctrl {} data_bus_value[2] {} } { 0.000ns 0.000ns 0.854ns 1.286ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.603 ns + Longest register pin " "Info: + Longest register to pin delay is 4.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_bus_value\[2\] 1 REG LCFF_X20_Y28_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y28_N25; Fanout = 2; REG Node = 'data_bus_value\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_value[2] } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(2.652 ns) 4.603 ns data_bus\[2\] 2 PIN PIN_H1 0 " "Info: 2: + IC(1.951 ns) + CELL(2.652 ns) = 4.603 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'data_bus\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.603 ns" { data_bus_value[2] data_bus[2] } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 57.61 % ) " "Info: Total cell delay = 2.652 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.951 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.951 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.603 ns" { data_bus_value[2] data_bus[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.603 ns" { data_bus_value[2] {} data_bus[2] {} } { 0.000ns 1.951ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.468 ns" { clock_50Mhz clock_400Hz clock_400Hz~clkctrl data_bus_value[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.468 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_400Hz {} clock_400Hz~clkctrl {} data_bus_value[2] {} } { 0.000ns 0.000ns 0.854ns 1.286ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.603 ns" { data_bus_value[2] data_bus[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.603 ns" { data_bus_value[2] {} data_bus[2] {} } { 0.000ns 1.951ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_bus_value\[2\] address_in\[10\] clock_50Mhz -1.080 ns register " "Info: th for register \"data_bus_value\[2\]\" (data pin = \"address_in\[10\]\", clock pin = \"clock_50Mhz\") is -1.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 5.468 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to destination register is 5.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.787 ns) 2.640 ns clock_400Hz 2 REG LCFF_X12_Y18_N5 2 " "Info: 2: + IC(0.854 ns) + CELL(0.787 ns) = 2.640 ns; Loc. = LCFF_X12_Y18_N5; Fanout = 2; REG Node = 'clock_400Hz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { clock_50Mhz clock_400Hz } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.000 ns) 3.926 ns clock_400Hz~clkctrl 3 COMB CLKCTRL_G1 95 " "Info: 3: + IC(1.286 ns) + CELL(0.000 ns) = 3.926 ns; Loc. = CLKCTRL_G1; Fanout = 95; COMB Node = 'clock_400Hz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clock_400Hz clock_400Hz~clkctrl } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 5.468 ns data_bus_value\[2\] 4 REG LCFF_X20_Y28_N25 2 " "Info: 4: + IC(1.005 ns) + CELL(0.537 ns) = 5.468 ns; Loc. = LCFF_X20_Y28_N25; Fanout = 2; REG Node = 'data_bus_value\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clock_400Hz~clkctrl data_bus_value[2] } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.48 % ) " "Info: Total cell delay = 2.323 ns ( 42.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.145 ns ( 57.52 % ) " "Info: Total interconnect delay = 3.145 ns ( 57.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.468 ns" { clock_50Mhz clock_400Hz clock_400Hz~clkctrl data_bus_value[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.468 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_400Hz {} clock_400Hz~clkctrl {} data_bus_value[2] {} } { 0.000ns 0.000ns 0.854ns 1.286ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.814 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns address_in\[10\] 1 PIN PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C8; Fanout = 2; PIN Node = 'address_in\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_in[10] } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.609 ns) + CELL(0.271 ns) 6.730 ns Selector7~14 2 COMB LCCOMB_X20_Y28_N24 1 " "Info: 2: + IC(5.609 ns) + CELL(0.271 ns) = 6.730 ns; Loc. = LCCOMB_X20_Y28_N24; Fanout = 1; COMB Node = 'Selector7~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { address_in[10] Selector7~14 } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.814 ns data_bus_value\[2\] 3 REG LCFF_X20_Y28_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.814 ns; Loc. = LCFF_X20_Y28_N25; Fanout = 2; REG Node = 'data_bus_value\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector7~14 data_bus_value[2] } "NODE_NAME" } } { "LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/LABS/Project/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.205 ns ( 17.68 % ) " "Info: Total cell delay = 1.205 ns ( 17.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.609 ns ( 82.32 % ) " "Info: Total interconnect delay = 5.609 ns ( 82.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.814 ns" { address_in[10] Selector7~14 data_bus_value[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.814 ns" { address_in[10] {} address_in[10]~combout {} Selector7~14 {} data_bus_value[2] {} } { 0.000ns 0.000ns 5.609ns 0.000ns } { 0.000ns 0.850ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.468 ns" { clock_50Mhz clock_400Hz clock_400Hz~clkctrl data_bus_value[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.468 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_400Hz {} clock_400Hz~clkctrl {} data_bus_value[2] {} } { 0.000ns 0.000ns 0.854ns 1.286ns 1.005ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.814 ns" { address_in[10] Selector7~14 data_bus_value[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.814 ns" { address_in[10] {} address_in[10]~combout {} Selector7~14 {} data_bus_value[2] {} } { 0.000ns 0.000ns 5.609ns 0.000ns } { 0.000ns 0.850ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 18:17:04 2011 " "Info: Processing ended: Mon Sep 26 18:17:04 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
