// Seed: 4004684226
`define pp_3 0
`timescale 1 ps / 1ps `timescale 1 ps / 1 ps `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  logic id_3;
  assign id_1 = id_3;
  logic id_4;
  type_7 id_5 (
      .id_0(id_4),
      .id_1(1)
  );
endmodule
