
---------- Begin Simulation Statistics ----------
final_tick                               234430953000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84616                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738048                       # Number of bytes of host memory used
host_op_rate                                    84927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3372.40                       # Real time elapsed on the host
host_tick_rate                               69514667                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   285357881                       # Number of instructions simulated
sim_ops                                     286407286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.234431                       # Number of seconds simulated
sim_ticks                                234430953000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.731691                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               57947432                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            67591612                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13126274                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         63387499                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           4594514                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        4606039                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11525                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78032653                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6945                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        262440                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7073626                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  37539045                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1137358                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         787805                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      129840360                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           243852242                       # Number of instructions committed
system.cpu0.commit.committedOps             244114658                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    448661774                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.544095                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.019590                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    309666052     69.02%     69.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     73262402     16.33%     85.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41919519      9.34%     94.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     17041766      3.80%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2662366      0.59%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2275692      0.51%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       115201      0.03%     99.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       581418      0.13%     99.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1137358      0.25%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    448661774                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  26214481                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7441097                       # Number of function calls committed.
system.cpu0.commit.int_insts                231983766                       # Number of committed integer instructions.
system.cpu0.commit.loads                     23475508                       # Number of loads committed
system.cpu0.commit.membars                     524887                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       524896      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       184450032     75.56%     75.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18424      0.01%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           32816      0.01%     75.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7340032      3.01%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      11010054      4.51%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       3932176      1.61%     84.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3670016      1.50%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23475782      9.62%     96.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9398227      3.85%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        244114658                       # Class of committed instruction
system.cpu0.commit.refs                      33136204                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  243852242                       # Number of Instructions Simulated
system.cpu0.committedOps                    244114658                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.922268                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.922268                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            160443717                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6054995                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            50462590                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             405043056                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                75107991                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                219462972                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7074376                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12292046                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5517583                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78032653                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 55751932                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    390294658                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               470008                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     460933493                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           90                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26254074                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.166470                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          64184637                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          62541946                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.983326                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         467606639                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.986291                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.284340                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               210351792     44.98%     44.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               150192391     32.12%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59195098     12.66%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                23085340      4.94%     94.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8968969      1.92%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7415038      1.59%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 8387929      1.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1736      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8346      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           467606639                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 57054861                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                17814410                       # number of floating regfile writes
system.cpu0.idleCycles                        1142820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7739339                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                54479629                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.733020                       # Inst execution rate
system.cpu0.iew.exec_refs                    51733452                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13007116                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              146511854                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             40079954                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            263246                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1918462                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16157811                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          373952876                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             38726336                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6795089                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            343602924                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                769616                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               485779                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7074376                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2388383                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        24153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1305982                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         7996                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1279                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          341                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16604446                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6497115                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1279                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       316837                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7422502                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                263576764                       # num instructions consuming a value
system.cpu0.iew.wb_count                    341260970                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820161                       # average fanout of values written-back
system.cpu0.iew.wb_producers                216175312                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.728024                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     341685734                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               394436825                       # number of integer regfile reads
system.cpu0.int_regfile_writes              261299853                       # number of integer regfile writes
system.cpu0.ipc                              0.520219                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520219                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           525059      0.15%      0.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            264150702     75.39%     75.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               18565      0.01%     75.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                33052      0.01%     75.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            8588157      2.45%     78.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           15657441      4.47%     82.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            4727260      1.35%     83.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4290131      1.22%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39072525     11.15%     96.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           13011153      3.71%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         323931      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             350398014                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               33587554                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           67174512                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     33471718                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          42145793                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2101646                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005998                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1980316     94.23%     94.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8335      0.40%     94.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  16019      0.76%     95.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  203      0.01%     95.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  353      0.02%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   34      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 90544      4.31%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5836      0.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             318387047                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1104976970                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    307789252                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        461646070                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 373164627                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                350398014                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             788249                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      129838214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1647170                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           444                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     39301971                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    467606639                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.749344                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.144646                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          264584208     56.58%     56.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          117885757     25.21%     81.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           54344944     11.62%     93.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           13348207      2.85%     96.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8686556      1.86%     98.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5260662      1.13%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2101461      0.45%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1039304      0.22%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             355540      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      467606639                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.747517                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2313838                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          783467                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            40079954                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16157811                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               50318223                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              25952286                       # number of misc regfile writes
system.cpu0.numCycles                       468749459                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      112449                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              154067900                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200372909                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4707315                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                88228923                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                832460                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                40743                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            516638848                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             392203794                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          317556293                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                210822259                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                484044                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7074376                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7392181                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               117183379                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         58760823                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       457878025                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         21000                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               567                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10465611                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           566                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   821477562                       # The number of ROB reads
system.cpu0.rob.rob_writes                  766856237                       # The number of ROB writes
system.cpu0.timesIdled                          15859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  148                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.403047                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3705897                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3844170                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           651233                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4900452                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             43675                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          52160                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8485                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5959517                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4776                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262264                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           620875                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   3408230                       # Number of branches committed
system.cpu1.commit.bw_lim_events                81419                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         787036                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5703915                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            14268075                       # Number of instructions committed
system.cpu1.commit.committedOps              14530409                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    116142946                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.125108                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.571144                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    108563524     93.47%     93.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3968670      3.42%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1495623      1.29%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1413760      1.22%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       469006      0.40%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115086      0.10%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        24599      0.02%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11259      0.01%     99.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        81419      0.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    116142946                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               60492                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13482558                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3731267                       # Number of loads committed
system.cpu1.commit.membars                     524558                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       524558      3.61%      3.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8689260     59.80%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3993525     27.48%     90.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1322374      9.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14530409                       # Class of committed instruction
system.cpu1.commit.refs                       5315923                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   14268075                       # Number of Instructions Simulated
system.cpu1.committedOps                     14530409                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.244062                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.244062                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100314420                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                31056                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3424904                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22653658                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3648390                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11812714                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                621248                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                55471                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               789931                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5959517                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2814308                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    113363242                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               190897                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23715766                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1303212                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050665                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3171829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3749572                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201619                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         117186703                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.204617                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.600307                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100678737     85.91%     85.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11664028      9.95%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3232931      2.76%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  968525      0.83%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  343336      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  239011      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   52666      0.04%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1218      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6251      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           117186703                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                         440199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              645282                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4072479                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.153974                       # Inst execution rate
system.cpu1.iew.exec_refs                     6368171                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1962774                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               93359094                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              4942012                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            262754                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           573519                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2322905                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           20232285                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              4405397                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           775785                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18111474                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                108293                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               252362                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                621248                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               767946                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12072                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          151778                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6324                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          789                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          303                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1210745                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       738249                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           789                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       298919                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        346363                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  8478201                       # num instructions consuming a value
system.cpu1.iew.wb_count                     17716055                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778537                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  6600596                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.150612                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      17737981                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                22766685                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11476712                       # number of integer regfile writes
system.cpu1.ipc                              0.121299                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.121299                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           524630      2.78%      2.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11714893     62.03%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 651      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4865212     25.76%     90.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1781801      9.43%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18887259                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 90                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     131159                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006944                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  41501     31.64%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     31.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 84483     64.41%     96.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5169      3.94%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18493740                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         155136106                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     17716025                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25934519                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19444924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18887259                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             787361                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5701875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            43816                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           325                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2980621                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    117186703                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.161172                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.545941                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          104493915     89.17%     89.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8733443      7.45%     96.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2470394      2.11%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             973286      0.83%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             385999      0.33%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              56368      0.05%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              53322      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              12406      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               7570      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      117186703                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.160569                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2267935                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          748488                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             4942012                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2322905                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     72                       # number of misc regfile reads
system.cpu1.numCycles                       117626902                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   351227741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               97702074                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              9305103                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2177233                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4260208                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                195162                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1318                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             27879489                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              21758442                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           13669238                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11702288                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                256404                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                621248                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2893631                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4364135                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        27879471                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7254                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               293                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3951695                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           289                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136295500                       # The number of ROB reads
system.cpu1.rob.rob_writes                   41513401                       # The number of ROB writes
system.cpu1.timesIdled                           7670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.527593                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3456789                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3656910                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           606734                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4598277                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             42193                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          49931                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            7738                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5566034                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4554                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        262261                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           577115                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3222753                       # Number of branches committed
system.cpu2.commit.bw_lim_events                79349                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         787017                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        5233575                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            13672627                       # Number of instructions committed
system.cpu2.commit.committedOps              13934957                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    114828417                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.121355                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.563497                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    107564695     93.67%     93.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3806069      3.31%     96.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1428214      1.24%     98.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1353917      1.18%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       449347      0.39%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       113074      0.10%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        23105      0.02%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10647      0.01%     99.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        79349      0.07%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    114828417                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               59195                       # Number of function calls committed.
system.cpu2.commit.int_insts                 12928923                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3593729                       # Number of loads committed
system.cpu2.commit.membars                     524552                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       524552      3.76%      3.76% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8300376     59.57%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3855984     27.67%     91.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1253353      8.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13934957                       # Class of committed instruction
system.cpu2.commit.refs                       5109361                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   13672627                       # Number of Instructions Simulated
system.cpu2.committedOps                     13934957                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.503281                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.503281                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100072665                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                30325                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3201423                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21428942                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3401323                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10966731                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                577475                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                54634                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               772044                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5566034                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2613792                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    112219762                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               173950                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      22390737                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1214188                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047875                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2963371                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3498982                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192588                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         115790238                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.195642                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.591534                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100304373     86.63%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10848005      9.37%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3095188      2.67%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  921970      0.80%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  330040      0.29%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  229479      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53383      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1115      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6685      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           115790238                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                         471955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              600013                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3830907                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.148253                       # Inst execution rate
system.cpu2.iew.exec_refs                     6090310                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1863068                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               93241517                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              4698291                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            262738                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           532583                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2185174                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19166338                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              4227242                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           715861                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             17236271                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108554                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               253452                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                577475                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               768034                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12325                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          144356                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         5920                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          799                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          367                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1104562                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       669542                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           799                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       277509                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        322504                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  8201712                       # num instructions consuming a value
system.cpu2.iew.wb_count                     16866706                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.781284                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  6407866                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.145075                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      16885408                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                21677110                       # number of integer regfile reads
system.cpu2.int_regfile_writes               10964999                       # number of integer regfile writes
system.cpu2.ipc                              0.117602                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.117602                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           524618      2.92%      2.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11080672     61.72%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 654      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4671127     26.02%     90.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1674994      9.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             19      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              17952132                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     43                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 80                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     129584                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007218                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  43587     33.64%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 81861     63.17%     96.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 4130      3.19%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17557055                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151866527                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     16866676                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24398075                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18378995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 17952132                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             787343                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        5231380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42521                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           326                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2707545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    115790238                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.155040                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.538318                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          103775762     89.62%     89.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8238124      7.11%     96.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2347633      2.03%     98.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             923195      0.80%     99.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             378737      0.33%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              53045      0.05%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              54599      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              11754      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7389      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      115790238                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.154411                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2166288                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          698241                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             4698291                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2185174                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     66                       # number of misc regfile reads
system.cpu2.numCycles                       116262193                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   352592031                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               97546061                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              8963514                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2156884                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3973929                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                176250                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1103                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26374053                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20592553                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13001210                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10882007                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                208622                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                577475                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2802993                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 4037696                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26374035                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7773                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               276                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3904305                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           274                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133917288                       # The number of ROB reads
system.cpu2.rob.rob_writes                   39299760                       # The number of ROB writes
system.cpu2.timesIdled                           7943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.607721                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3405684                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3599795                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           595148                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4525672                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             42143                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          49017                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6874                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5471711                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4540                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        262264                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           567427                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3190533                       # Number of branches committed
system.cpu3.commit.bw_lim_events                78546                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         787038                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5090066                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            13564937                       # Number of instructions committed
system.cpu3.commit.committedOps              13827262                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    114541767                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.120718                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.562020                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    107330102     93.70%     93.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3783633      3.30%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1416528      1.24%     98.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1340927      1.17%     99.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       445006      0.39%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       113424      0.10%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        22927      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        10674      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        78546      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    114541767                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               58889                       # Number of function calls committed.
system.cpu3.commit.int_insts                 12829176                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3572497                       # Number of loads committed
system.cpu3.commit.membars                     524544                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       524544      3.79%      3.79% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8230132     59.52%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3834755     27.73%     91.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1237139      8.95%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13827262                       # Class of committed instruction
system.cpu3.commit.refs                       5071918                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   13564937                       # Number of Instructions Simulated
system.cpu3.committedOps                     13827262                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.547378                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.547378                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            100009038                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                28230                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3156093                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21141019                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3344618                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10791203                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                567790                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                50699                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               767890                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5471711                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2567285                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    111967880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               169975                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      22063700                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1191022                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047192                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2917147                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3447827                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190295                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         115480539                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.193335                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.589870                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               100260928     86.82%     86.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10646580      9.22%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3020529      2.62%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  937511      0.81%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  324858      0.28%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  228731      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   53467      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1164      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    6771      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           115480539                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu3.idleCycles                         464099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              588801                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3774490                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.146921                       # Inst execution rate
system.cpu3.iew.exec_refs                     6032312                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1841038                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               93163740                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4646778                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            262748                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           521939                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2155248                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18915440                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4191274                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           703407                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17034702                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                108498                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               214267                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                567790                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               728119                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11188                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          142675                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         5826                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          830                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          287                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1074281                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       655827                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           830                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       272264                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        316537                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  8120851                       # num instructions consuming a value
system.cpu3.iew.wb_count                     16668018                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.782423                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  6353944                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.143758                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      16686824                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21426565                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10844582                       # number of integer regfile writes
system.cpu3.ipc                              0.116995                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.116995                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           524623      2.96%      2.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10930055     61.62%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 650      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4630857     26.11%     90.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1651850      9.31%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             26      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17738109                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     126889                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007153                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  40953     32.27%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 81888     64.54%     96.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 4040      3.18%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17340323                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         151123503                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     16667988                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24003975                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18128108                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17738109                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             787332                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5088177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            39953                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           294                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2640161                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    115480539                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.153603                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.535771                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          103611263     89.72%     89.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8132119      7.04%     96.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2322706      2.01%     98.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             915664      0.79%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             377435      0.33%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              51143      0.04%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              50819      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              11903      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               7487      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      115480539                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.152988                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2140113                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          684429                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4646778                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2155248                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     79                       # number of misc regfile reads
system.cpu3.numCycles                       115944638                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   352909723                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               97441403                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              8904140                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2169823                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3933986                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                161817                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1487                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26024811                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20320471                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12841844                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10737409                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                245437                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                567790                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2791589                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3937704                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26024793                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8362                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               315                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3828556                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           310                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   133380055                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38774218                       # The number of ROB writes
system.cpu3.timesIdled                           8120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2895015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5684653                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       291844                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       106229                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3776877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2193477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7577551                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2299706                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1478144                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1980581                       # Transaction distribution
system.membus.trans_dist::CleanEvict           808880                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              374                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            212                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1416423                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1416404                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1478144                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            39                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8579201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8579201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    312008256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               312008256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              561                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2895192                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2895192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2895192                       # Request fanout histogram
system.membus.respLayer1.occupancy        15354720750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14389917501                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4188766583.333333                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   26739517198.021393                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           41     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      2.38%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 173348487000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    58502756500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 175928196500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2601426                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2601426                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2601426                       # number of overall hits
system.cpu2.icache.overall_hits::total        2601426                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        12366                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12366                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        12366                       # number of overall misses
system.cpu2.icache.overall_misses::total        12366                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    546669000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    546669000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    546669000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    546669000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2613792                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2613792                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2613792                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2613792                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004731                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004731                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004731                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004731                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 44207.423581                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44207.423581                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 44207.423581                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44207.423581                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          236                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          118                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         9671                       # number of writebacks
system.cpu2.icache.writebacks::total             9671                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2663                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2663                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2663                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2663                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         9703                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9703                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         9703                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9703                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    418487500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    418487500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    418487500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    418487500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003712                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003712                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003712                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003712                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 43129.702154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43129.702154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 43129.702154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43129.702154                       # average overall mshr miss latency
system.cpu2.icache.replacements                  9671                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2601426                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2601426                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        12366                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12366                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    546669000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    546669000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2613792                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2613792                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004731                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004731                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 44207.423581                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44207.423581                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2663                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2663                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         9703                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9703                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    418487500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    418487500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 43129.702154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43129.702154                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.209421                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2553111                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9671                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           263.996588                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        371695000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.209421                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.975294                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975294                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5237287                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5237287                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4591615                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4591615                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4591615                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4591615                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       681775                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        681775                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       681775                       # number of overall misses
system.cpu2.dcache.overall_misses::total       681775                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  61229660972                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  61229660972                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  61229660972                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  61229660972                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5273390                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5273390                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5273390                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5273390                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.129286                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.129286                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.129286                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.129286                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89809.190674                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89809.190674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89809.190674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89809.190674                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       769728                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       285678                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            10682                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2294                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.058416                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   124.532694                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       554608                       # number of writebacks
system.cpu2.dcache.writebacks::total           554608                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       345075                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       345075                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       345075                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       345075                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       336700                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336700                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       336700                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       336700                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  31579020477                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  31579020477                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  31579020477                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  31579020477                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063849                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063849                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063849                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063849                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93789.784606                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93789.784606                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93789.784606                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93789.784606                       # average overall mshr miss latency
system.cpu2.dcache.replacements                554608                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3548735                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3548735                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       471422                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       471422                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  39742582500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39742582500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4020157                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4020157                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117265                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117265                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 84303.622869                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 84303.622869                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       276473                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       276473                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       194949                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       194949                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16220995500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16220995500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.048493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 83206.353969                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83206.353969                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1042880                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1042880                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       210353                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       210353                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21487078472                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21487078472                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1253233                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1253233                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.167848                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.167848                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102147.715849                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102147.715849                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        68602                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        68602                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       141751                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       141751                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  15358024977                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15358024977                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.113108                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.113108                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108345.090878                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108345.090878                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          123                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          123                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           61                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1375000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1375000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.331522                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.331522                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22540.983607                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22540.983607                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           35                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           26                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       158000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       158000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.141304                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.141304                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6076.923077                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6076.923077                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           69                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           57                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       350500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       350500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.452381                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.452381                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6149.122807                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6149.122807                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           57                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       297500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       297500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.452381                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.452381                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5219.298246                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5219.298246                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        46500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        46500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         9108                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           9108                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       253153                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       253153                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  23471764000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  23471764000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       262261                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       262261                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965271                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965271                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92717.700363                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92717.700363                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       253153                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       253153                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  23218611000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  23218611000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965271                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965271                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91717.700363                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91717.700363                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.158040                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5190610                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589768                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.801105                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        371706500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.158040                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.942439                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.942439                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11661717                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11661717                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 81                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           41                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4294623304.878049                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   27062827539.705585                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           40     97.56%     97.56% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      2.44%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 173347993000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             41                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    58351397500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 176079555500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2554836                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2554836                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2554836                       # number of overall hits
system.cpu3.icache.overall_hits::total        2554836                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        12449                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12449                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        12449                       # number of overall misses
system.cpu3.icache.overall_misses::total        12449                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    529787500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    529787500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    529787500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    529787500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2567285                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2567285                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2567285                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2567285                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004849                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004849                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004849                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004849                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 42556.631055                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 42556.631055                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 42556.631055                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 42556.631055                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          532                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          266                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         9911                       # number of writebacks
system.cpu3.icache.writebacks::total             9911                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2506                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2506                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2506                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2506                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         9943                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9943                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         9943                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9943                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    418064000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    418064000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    418064000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    418064000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003873                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003873                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003873                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003873                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 42046.062557                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 42046.062557                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 42046.062557                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 42046.062557                       # average overall mshr miss latency
system.cpu3.icache.replacements                  9911                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2554836                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2554836                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        12449                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12449                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    529787500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    529787500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2567285                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2567285                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004849                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004849                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 42556.631055                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 42556.631055                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2506                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2506                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         9943                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9943                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    418064000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    418064000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003873                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003873                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 42046.062557                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 42046.062557                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.948066                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2508395                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9911                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           253.092019                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        379113000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.948066                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998377                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998377                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5144513                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5144513                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4550703                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4550703                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4550703                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4550703                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       674284                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        674284                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       674284                       # number of overall misses
system.cpu3.dcache.overall_misses::total       674284                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  59881778985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  59881778985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  59881778985                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  59881778985                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5224987                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5224987                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5224987                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5224987                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.129050                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.129050                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.129050                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.129050                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 88807.948854                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 88807.948854                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 88807.948854                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 88807.948854                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       760597                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       156326                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10536                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1282                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    72.190300                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   121.939158                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       554277                       # number of writebacks
system.cpu3.dcache.writebacks::total           554277                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       337825                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       337825                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       337825                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       337825                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       336459                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       336459                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       336459                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       336459                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  31473009998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  31473009998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  31473009998                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  31473009998                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.064394                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064394                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.064394                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064394                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 93541.887713                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93541.887713                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 93541.887713                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93541.887713                       # average overall mshr miss latency
system.cpu3.dcache.replacements                554277                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3523089                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3523089                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       464892                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       464892                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  38419622000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  38419622000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      3987981                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3987981                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.116573                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.116573                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82642.037290                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82642.037290                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       270015                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       270015                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       194877                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       194877                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16115029500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16115029500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.048866                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048866                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 82693.337336                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82693.337336                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1027614                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1027614                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       209392                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       209392                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  21462156985                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21462156985                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1237006                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1237006                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.169273                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.169273                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102497.502221                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102497.502221                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        67810                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        67810                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       141582                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       141582                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15357980498                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15357980498                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.114455                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.114455                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 108474.103332                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108474.103332                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          138                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          138                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           60                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       819000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       819000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.303030                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.303030                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data        13650                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        13650                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           37                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           23                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.116162                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.116162                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  3304.347826                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3304.347826                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           72                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       562000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       562000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.485714                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.485714                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8264.705882                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8264.705882                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           68                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       501000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       501000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.485714                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.485714                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7367.647059                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7367.647059                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        99500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        99500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         9092                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           9092                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       253172                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       253172                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  23485353500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  23485353500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       262264                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       262264                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.965333                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.965333                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92764.419051                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92764.419051                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       253172                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       253172                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  23232181500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  23232181500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.965333                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.965333                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91764.419051                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91764.419051                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.664419                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5149477                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           589533                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.734841                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        379124500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.664419                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.989513                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989513                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11564738                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11564738                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        11245400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   23728456.701290                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     53659500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   234374726000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     56227000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     55730358                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        55730358                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     55730358                       # number of overall hits
system.cpu0.icache.overall_hits::total       55730358                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        21573                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         21573                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        21573                       # number of overall misses
system.cpu0.icache.overall_misses::total        21573                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1108650496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1108650496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1108650496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1108650496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     55751931                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     55751931                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     55751931                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     55751931                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000387                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000387                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000387                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000387                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 51390.650165                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51390.650165                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 51390.650165                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51390.650165                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3361                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.016667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18158                       # number of writebacks
system.cpu0.icache.writebacks::total            18158                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         3381                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3381                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         3381                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3381                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18192                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18192                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18192                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18192                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    944233998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    944233998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    944233998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    944233998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000326                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000326                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000326                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000326                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 51903.803760                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51903.803760                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 51903.803760                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51903.803760                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18158                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     55730358                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       55730358                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        21573                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        21573                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1108650496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1108650496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     55751931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     55751931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000387                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000387                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 51390.650165                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51390.650165                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         3381                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3381                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18192                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18192                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    944233998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    944233998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 51903.803760                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51903.803760                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999737                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           55748445                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18158                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3070.186419                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999737                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        111522052                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       111522052                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39787207                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39787207                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39787207                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39787207                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6921883                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6921883                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6921883                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6921883                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 325139434161                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 325139434161                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 325139434161                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 325139434161                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     46709090                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     46709090                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     46709090                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     46709090                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.148191                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148191                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.148191                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148191                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 46972.685635                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46972.685635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 46972.685635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46972.685635                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1168928                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       301160                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            22559                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2392                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.816481                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   125.903010                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2002601                       # number of writebacks
system.cpu0.dcache.writebacks::total          2002601                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5136746                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5136746                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5136746                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5136746                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1785137                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1785137                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1785137                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1785137                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  93513440854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  93513440854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  93513440854                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  93513440854                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038218                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038218                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038218                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038218                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 52384.461727                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52384.461727                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 52384.461727                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52384.461727                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2002601                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     30736655                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30736655                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6574500                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6574500                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 294026674500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 294026674500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     37311155                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     37311155                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.176207                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.176207                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 44722.286790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44722.286790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4984058                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4984058                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1590442                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1590442                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  74367900000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  74367900000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042626                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042626                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 46759.265663                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46759.265663                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9050552                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9050552                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       347383                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       347383                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31112759661                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31112759661                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9397935                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9397935                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036964                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036964                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 89563.276444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89563.276444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       152688                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       152688                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       194695                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       194695                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19145540854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19145540854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020717                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020717                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 98336.068487                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98336.068487                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          286                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          286                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           59                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1428000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1428000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.171014                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.171014                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24203.389831                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24203.389831                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           40                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           40                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       782000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       782000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.055072                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055072                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41157.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41157.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          250                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          250                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           71                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       359500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       359500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          321                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          321                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.221184                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.221184                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5063.380282                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5063.380282                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           69                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           69                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       290500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       290500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.214953                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.214953                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4210.144928                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4210.144928                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9482                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9482                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       252958                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       252958                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  23451618500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  23451618500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       262440                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       262440                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.963870                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.963870                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 92709.534784                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 92709.534784                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       252958                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       252958                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  23198660500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  23198660500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.963870                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.963870                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 91709.534784                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 91709.534784                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.759818                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           41835142                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2037933                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.528222                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.759818                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992494                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992494                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         95982357                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        95982357                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8932                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              634404                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6656                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               50910                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6475                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               49801                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6772                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               49883                       # number of demand (read+write) hits
system.l2.demand_hits::total                   813833                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8932                       # number of overall hits
system.l2.overall_hits::.cpu0.data             634404                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6656                       # number of overall hits
system.l2.overall_hits::.cpu1.data              50910                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6475                       # number of overall hits
system.l2.overall_hits::.cpu2.data              49801                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6772                       # number of overall hits
system.l2.overall_hits::.cpu3.data              49883                       # number of overall hits
system.l2.overall_hits::total                  813833                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              9259                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1368525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3039                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            508016                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            504618                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3171                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            504444                       # number of demand (read+write) misses
system.l2.demand_misses::total                2904300                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             9259                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1368525                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3039                       # number of overall misses
system.l2.overall_misses::.cpu1.data           508016                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3228                       # number of overall misses
system.l2.overall_misses::.cpu2.data           504618                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3171                       # number of overall misses
system.l2.overall_misses::.cpu3.data           504444                       # number of overall misses
system.l2.overall_misses::total               2904300                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    814831500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 106654939500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    308060000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53363915000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    328670500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53140512500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    324287500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53038531000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     267973747500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    814831500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 106654939500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    308060000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53363915000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    328670500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53140512500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    324287500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53038531000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    267973747500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18191                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2002929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          558926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            9703                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          554419                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            9943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          554327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3718133                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18191                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2002929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         558926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           9703                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         554419                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           9943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         554327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3718133                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.508988                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.683262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.313461                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.908915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.332681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.910174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.318918                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.910012                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.781118                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.508988                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.683262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.313461                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.908915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.332681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.910174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.318918                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.910012                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.781118                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88004.266119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77934.228092                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101368.871339                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105043.768307                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101818.618340                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 105308.396649                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102266.635131                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 105142.554971                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92267.929449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88004.266119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77934.228092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101368.871339                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105043.768307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101818.618340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 105308.396649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102266.635131                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 105142.554971                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92267.929449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1980581                       # number of writebacks
system.l2.writebacks::total                   1980581                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2055                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            376                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2110                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            384                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2096                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            393                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                9750                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2055                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           376                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2110                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           384                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2096                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           393                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               9750                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         9008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1366470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       505906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       502522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       502359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2894550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         9008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1366470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       505906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       502522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       502359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2894550                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    704028501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  92884789001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    250730000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48193098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    268504000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  48007048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    264750500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  47908992500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 238481940502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    704028501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  92884789001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    250730000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48193098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    268504000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  48007048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    264750500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  47908992500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 238481940502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.495190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.682236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.274678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.905139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.293105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.906394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.279393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.906250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.778496                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.495190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.682236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.274678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.905139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.293105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.906394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.279393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.906250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.778496                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78155.917074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67974.261419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94153.210665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95260.973382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94410.689170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95532.231425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95302.555796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95368.038594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82389.988254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78155.917074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67974.261419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94153.210665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95260.973382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94410.689170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95532.231425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95302.555796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95368.038594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82389.988254                       # average overall mshr miss latency
system.l2.replacements                        5077939                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2505313                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2505313                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2505313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2505313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1010743                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1010743                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1010743                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1010743                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   60                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 27                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       242000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       242000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.791667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.125000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.310345                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12736.842105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8962.962963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       380000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        61000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       104500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       545500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.791667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.310345                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20203.703704                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.457143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        42000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       204000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       325000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.457143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20312.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            26036                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            16692                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            16467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76329                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         386786                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         343375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         342996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         343248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1416405                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  41183741500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37666689500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  37642924500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37651971000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  154145326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       412822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       360509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       359688                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       359715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1492734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.936932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.952473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.953593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.954222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106476.815345                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109695.491809                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109747.415422                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109693.198504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108828.567041                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       386786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       343375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       342996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       343248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1416405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  37315881500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34232939500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34212964500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34219491000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 139981276500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.936932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.952473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.953593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.954222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96476.815345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99695.491809                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99747.415422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99693.198504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98828.567041                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6475                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6772                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28835                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         9259                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3039                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3171                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18697                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    814831500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    308060000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    328670500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    324287500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1775849500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         9703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         9943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          47532                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.508988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.313461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.332681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.318918                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.393356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88004.266119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101368.871339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101818.618340                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102266.635131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94980.451409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          251                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          376                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          384                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          393                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1404                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         9008                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    704028501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    250730000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    268504000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    264750500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1488013001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.495190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.274678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.293105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.279393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.363818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78155.917074                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94153.210665                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94410.689170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95302.555796                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86047.128954                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       608368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        33776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        33109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        33416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            708669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       981739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       164641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       161622                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       161196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1469198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  65471198000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15697225500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  15497588000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15386560000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 112052571500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1590107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       198417                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       194731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       194612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2177867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.617404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.829773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.829976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.828294                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.674604                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 66689.005937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 95342.141386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 95887.861801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 95452.492618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76267.849194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2055                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2110                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2096                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2085                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8346                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       979684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       162531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       159526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       159111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1460852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  55568907501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  13960158500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  13794083500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  13689501500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  97012651001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.616112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.819138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.819212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.817581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.670772                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 56721.256549                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85892.282088                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 86469.186841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 86037.429845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66408.267916                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              39                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            41                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.951220                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           39                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       306500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       139000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       136000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       179500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       761000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.951220                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19156.250000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19857.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19428.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19944.444444                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19512.820513                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999578                       # Cycle average of tags in use
system.l2.tags.total_refs                     7224406                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5077941                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.422704                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.000452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.086845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       36.665417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.034736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.095931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.027758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.028932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.028882                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.328132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.572897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.031684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.031701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62952821                       # Number of tag accesses
system.l2.tags.data_accesses                 62952821                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        576448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      87454016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        170432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32377984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        182016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32161408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        177792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      32150976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          185251072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       576448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       170432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       182016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       177792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1106688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    126757184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       126757184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           9007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1366469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         505906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         502522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         502359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2894548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1980581                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1980581                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2458924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        373048076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           727003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        138113093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           776416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        137189256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           758398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        137144757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             790215923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2458924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       727003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       776416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       758398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4720742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      540701569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            540701569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      540701569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2458924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       373048076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          727003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       138113093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          776416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       137189256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          758398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       137144757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1330917492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1978353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      9007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    977986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    494230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    490988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    490737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001880964750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       120058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       120058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5802581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1864027                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2894548                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1980581                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2894548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1980581                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 423315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2228                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             80722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             79981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            213000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            180643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            190869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            181193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            230327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            391587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            345951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           104947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            81711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            75287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            78110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             66778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            104916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            127694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            147007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            173242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            346590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            354246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            69878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68301                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  76108433500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12356165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122444052250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30797.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49547.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1259028                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1349886                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2894548                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1980581                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  925976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  646124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  508426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  267868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   62815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   23002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   11988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 123804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 135216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 137019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 138564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 139816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 140219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 140802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 133756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 131121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 129113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 126748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 125019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 127699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1840641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    154.713024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.539195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.861527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1263639     68.65%     68.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       332247     18.05%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        76957      4.18%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32883      1.79%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20532      1.12%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13638      0.74%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10250      0.56%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7935      0.43%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        82560      4.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1840641                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       120058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.583110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.621538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     97.887535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       120057    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        120058                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       120058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.478136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.453382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.931055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            93084     77.53%     77.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1751      1.46%     78.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21094     17.57%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3297      2.75%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              661      0.55%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              115      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        120058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              158158912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                27092160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               126613248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               185251072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            126757184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       674.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       540.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    790.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    540.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  234430936500                       # Total gap between requests
system.mem_ctrls.avgGap                      48087.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       576448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     62591104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       170432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31630720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       182016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31423232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       177792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31407168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    126613248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2458924.440749938134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 266991637.405492275953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 727002.973877771175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 134925527.517690896988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 776416.243976110127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 134040456.679796889424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 758398.145487213042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 133971933.305240631104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 540087588.177829027176                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         9007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1366469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       505906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       502522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       502359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1980581                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    329476250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40390982000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    137855500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27159950000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    148025250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27110259000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    147028000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27020476250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5689568483750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36580.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29558.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51766.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53685.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52048.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53948.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52925.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53787.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2872676.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6467383440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3437484435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8852243400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5978549520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      18505581120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      96152525940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9050938080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       148444705935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.212910                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22610326000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7828080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 203992547000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6674864700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3547748160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8792360220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4348343520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      18505581120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      67949404740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32800934880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       142619237340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.363510                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  84593791000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7828080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 142009082000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3894519322.222222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25835554084.294128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           44     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      2.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 173348967000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    59177583500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 175253369500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2802099                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2802099                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2802099                       # number of overall hits
system.cpu1.icache.overall_hits::total        2802099                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12209                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12209                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12209                       # number of overall misses
system.cpu1.icache.overall_misses::total        12209                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    515271500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    515271500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    515271500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    515271500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2814308                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2814308                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2814308                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2814308                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004338                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004338                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004338                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004338                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 42204.234581                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42204.234581                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 42204.234581                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42204.234581                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9663                       # number of writebacks
system.cpu1.icache.writebacks::total             9663                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2514                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2514                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2514                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2514                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9695                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9695                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    399976000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    399976000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    399976000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    399976000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003445                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003445                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003445                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003445                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41255.905106                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41255.905106                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41255.905106                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41255.905106                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9663                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2802099                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2802099                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12209                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12209                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    515271500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    515271500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2814308                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2814308                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004338                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004338                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 42204.234581                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42204.234581                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2514                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2514                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    399976000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    399976000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003445                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003445                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41255.905106                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41255.905106                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.470838                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2753580                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9663                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           284.961192                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        364169000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.470838                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.952214                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.952214                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5638311                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5638311                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4816975                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4816975                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4816975                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4816975                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       692290                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        692290                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       692290                       # number of overall misses
system.cpu1.dcache.overall_misses::total       692290                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  61637040321                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  61637040321                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  61637040321                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  61637040321                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5509265                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5509265                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5509265                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5509265                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.125659                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.125659                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.125659                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.125659                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89033.555766                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89033.555766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89033.555766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89033.555766                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       795952                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       227361                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            10880                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1762                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.157353                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   129.035755                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       559160                       # number of writebacks
system.cpu1.dcache.writebacks::total           559160                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       351323                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       351323                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       351323                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       351323                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       340967                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       340967                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       340967                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       340967                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  31817968519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  31817968519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  31817968519                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  31817968519                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061890                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061890                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061890                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061890                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93316.856232                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93316.856232                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93316.856232                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93316.856232                       # average overall mshr miss latency
system.cpu1.dcache.replacements                559160                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3707731                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3707731                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       479284                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       479284                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  40065407500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40065407500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4187015                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4187015                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.114469                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.114469                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83594.293780                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83594.293780                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       280653                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       280653                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       198631                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       198631                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  16435590000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16435590000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047440                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047440                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82744.334973                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82744.334973                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1109244                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1109244                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       213006                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       213006                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21571632821                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21571632821                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1322250                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1322250                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.161094                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.161094                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101272.418716                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101272.418716                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        70670                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        70670                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142336                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142336                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15382378519                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15382378519                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107647                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107647                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108070.892248                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108070.892248                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           58                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1313000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1313000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.308511                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.308511                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22637.931034                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22637.931034                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           22                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.117021                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.117021                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6590.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6590.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           73                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           55                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       324000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       324000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.429688                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.429688                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5890.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5890.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           55                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       276000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       276000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.429688                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.429688                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5018.181818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5018.181818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        59000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        59000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        52000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        52000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9096                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9096                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       253168                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       253168                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  23475062500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  23475062500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262264                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262264                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.965317                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.965317                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92725.235812                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92725.235812                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       253168                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       253168                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  23221894500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  23221894500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.965317                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.965317                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91725.235812                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91725.235812                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.148206                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5420259                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           594045                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.124324                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        364180500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.148206                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942131                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942131                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12137765                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12137765                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 234430953000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2226353                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4485894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1212646                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3097358                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             433                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           231                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            664                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1632512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1632512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         47532                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2178824                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           41                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           41                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        54539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6043741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1712317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        29077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1698976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        29797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1698345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11295845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2326272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256352448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1238912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71556160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1239936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70976192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1270656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     70949248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              475909824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5219234                       # Total snoops (count)
system.tol2bus.snoopTraffic                 135765376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8937531                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.329541                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.562455                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6287116     70.35%     70.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2462223     27.55%     97.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 106337      1.19%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  57031      0.64%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  24824      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8937531                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7506738991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         886236964                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14758520                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         885863027                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          15127502                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3058538455                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27428686                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         892700879                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14743026                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               635817830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68265                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740096                       # Number of bytes of host memory used
host_op_rate                                    68361                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11518.35                       # Real time elapsed on the host
host_tick_rate                               34847604                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   786302054                       # Number of instructions simulated
sim_ops                                     787405206                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.401387                       # Number of seconds simulated
sim_ticks                                401386877000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.585672                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               21658143                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21748252                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           722961                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22280340                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             38150                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          46377                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8227                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22634520                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6315                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         12655                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           715602                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  17595904                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1304824                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          43116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       14432615                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           125917746                       # Number of instructions committed
system.cpu0.commit.committedOps             125930331                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    785095256                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.160401                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.935908                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    751787295     95.76%     95.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14192977      1.81%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1497382      0.19%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       621880      0.08%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       493830      0.06%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       475549      0.06%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10965340      1.40%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3756179      0.48%     99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1304824      0.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    785095256                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  38284853                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               79878                       # Number of function calls committed.
system.cpu0.commit.int_insts                106422405                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34994644                       # Number of loads committed
system.cpu0.commit.membars                      23588                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        24071      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68928212     54.74%     54.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6500      0.01%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             796      0.00%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      17111236     13.59%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1771969      1.41%     69.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       452700      0.36%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        589873      0.47%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       590648      0.47%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18485953     14.68%     85.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        199946      0.16%     85.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     16521346     13.12%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1246615      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125930331                       # Class of committed instruction
system.cpu0.commit.refs                      36453860                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  125917746                       # Number of Instructions Simulated
system.cpu0.committedOps                    125930331                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.316118                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.316118                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            748448128                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7424                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19326910                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             146107148                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 8401588                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 17683474                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                741799                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12467                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12074205                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22634520                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2358375                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    782284289                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                25024                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     162534780                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1498316                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.028460                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4315678                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          21696293                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.204366                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         787349194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.206457                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.622752                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               675875583     85.84%     85.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                86911885     11.04%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3463466      0.44%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                18998039      2.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  488958      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25703      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1470400      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  107259      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7901      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           787349194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 39613790                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                37504573                       # number of floating regfile writes
system.cpu0.idleCycles                        7962158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              740918                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18656408                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.345927                       # Inst execution rate
system.cpu0.iew.exec_refs                   182303643                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1486021                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              321003076                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             39096232                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22198                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           353507                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1603080                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          140190118                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            180817622                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           630249                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            275119961                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2262727                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            260199634                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                741799                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            265359256                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     13638896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           23660                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          132                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26028                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4101588                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       143864                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26028                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       205094                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        535824                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106940303                       # num instructions consuming a value
system.cpu0.iew.wb_count                    129798094                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876067                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 93686827                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.163204                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     129926459                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               289959687                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72325627                       # number of integer regfile writes
system.cpu0.ipc                              0.158325                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.158325                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            26391      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             72160715     26.17%     26.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6579      0.00%     26.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  823      0.00%     26.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           17219704      6.24%     32.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                471      0.00%     32.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2078877      0.75%     33.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            453277      0.16%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             589873      0.21%     33.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            607218      0.22%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           109745347     39.80%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             205072      0.07%     73.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       71385266     25.89%     99.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1270596      0.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             275750209                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              105503680                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          199186371                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     38774288                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          47037817                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40713378                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.147646                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1377608      3.38%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  113      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1866      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  10      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2834256      6.96%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 606      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              27430074     67.37%     77.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7298      0.02%     77.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          9061443     22.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             104      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             210933516                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1180912819                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91023806                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107438119                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 140139810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                275750209                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              50308                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       14259790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           536199                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          7192                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14312646                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    787349194                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.350226                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.140762                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          696564921     88.47%     88.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           26973803      3.43%     91.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13548204      1.72%     93.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8401423      1.07%     94.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22929957      2.91%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           13612142      1.73%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2320686      0.29%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1213389      0.15%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1784669      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      787349194                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.346720                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           641810                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          408492                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            39096232                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1603080                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               39786421                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              20516892                       # number of misc regfile writes
system.cpu0.numCycles                       795311352                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7462539                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              612046803                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            106913607                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              37040790                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12928646                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             119015555                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               746760                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            202659523                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             142777531                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121440187                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 22883691                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                515966                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                741799                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            138481293                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14526585                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44637896                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       158021627                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        266962                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7648                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 80620430                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7464                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   924126416                       # The number of ROB reads
system.cpu0.rob.rob_writes                  282981796                       # The number of ROB writes
system.cpu0.timesIdled                          78884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2318                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.768356                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21617564                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21667756                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           707889                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22171507                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             21862                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24134                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2272                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22476986                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1446                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         12250                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           702423                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17455258                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1286773                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          42295                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14369342                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           125185088                       # Number of instructions committed
system.cpu1.commit.committedOps             125198929                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    784415958                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.159608                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.934788                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    751479256     95.80%     95.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13982547      1.78%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1424169      0.18%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       577410      0.07%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       463628      0.06%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       469529      0.06%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     10989049      1.40%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3743597      0.48%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1286773      0.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    784415958                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  38304295                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               45612                       # Number of function calls committed.
system.cpu1.commit.int_insts                105684852                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34849193                       # Number of loads committed
system.cpu1.commit.membars                      25102                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        25102      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        68489953     54.70%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            234      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      17122364     13.68%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1771246      1.41%     69.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       452289      0.36%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       590495      0.47%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18329653     14.64%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         49372      0.04%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     16531790     13.20%     99.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1246287      1.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        125198929                       # Class of committed instruction
system.cpu1.commit.refs                      36157102                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  125185088                       # Number of Instructions Simulated
system.cpu1.committedOps                    125198929                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.293056                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.293056                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            749748937                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5492                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19265875                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145282512                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7001332                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17085354                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                727562                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14993                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12087800                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22476986                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2239449                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    783110069                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                16824                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     161744342                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1466056                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.028531                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2807888                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21639426                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205312                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         786650985                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.205646                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.620918                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               675616321     85.89%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86622299     11.01%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3385767      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                18981641      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  463059      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   15855      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1461920      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  103077      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1046      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           786650985                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 39632786                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                37524465                       # number of floating regfile writes
system.cpu1.idleCycles                        1145753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              727489                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18510241                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.348682                       # Inst execution rate
system.cpu1.iew.exec_refs                   182332136                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1333135                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321022686                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             38936321                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             20316                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           349587                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1447507                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139394326                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            180999001                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           619076                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            274690591                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2254337                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            261358873                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                727562                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            266505545                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     13663819                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18205                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        25595                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4087128                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139598                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         25595                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       195325                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        532164                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106704845                       # num instructions consuming a value
system.cpu1.iew.wb_count                    129035928                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.876422                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 93518423                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.163793                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129162041                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               289291301                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71819958                       # number of integer regfile writes
system.cpu1.ipc                              0.158905                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.158905                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26755      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             71692474     26.04%     26.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 243      0.00%     26.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     26.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           17231190      6.26%     32.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     32.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2077368      0.75%     33.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            452864      0.16%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             589824      0.21%     33.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            606853      0.22%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           109724021     39.85%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              51849      0.02%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       71585865     26.00%     99.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1270041      0.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             275309667                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              105750710                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          199643458                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     38792725                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          47048979                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   40802126                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.148204                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1378694      3.38%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   89      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2205      0.01%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  19      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2837637      6.95%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 625      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              27486701     67.37%     77.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   26      0.00%     77.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          9096035     22.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              95      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             210334328                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1178966046                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90243203                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106566338                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 139344757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                275309667                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              49569                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14195397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           537059                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          7274                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14275377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    786650985                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.349977                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.141526                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          696331379     88.52%     88.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26583959      3.38%     91.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13463098      1.71%     93.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8385544      1.07%     94.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           22921067      2.91%     97.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           13645221      1.73%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2311005      0.29%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1211219      0.15%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1798493      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      786650985                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.349468                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           641025                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          406356                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            38936321                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1447507                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               39805059                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              20526218                       # number of misc regfile writes
system.cpu1.numCycles                       787796738                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14845149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              613123730                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106453905                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              37021227                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11516514                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             119460932                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               758361                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            201624369                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141969656                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          120929658                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22306475                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                390528                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                727562                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            138777535                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14475753                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44651192                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       156973177                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        199169                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6297                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 80799196                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6276                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   922687044                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281373441                       # The number of ROB writes
system.cpu1.timesIdled                          14951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.757082                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               21567506                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            21620025                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           706645                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22116454                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             21559                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          23365                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1806                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22421797                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1111                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         12100                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           701428                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  17404395                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1278040                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          41669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14381568                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           124835796                       # Number of instructions committed
system.cpu2.commit.committedOps             124849495                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    782782609                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.159494                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.934263                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    749920086     95.80%     95.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13956725      1.78%     97.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1421692      0.18%     97.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       573310      0.07%     97.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       472526      0.06%     97.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       469509      0.06%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     10967560      1.40%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3723161      0.48%     99.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1278040      0.16%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    782782609                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  38202582                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               45235                       # Number of function calls committed.
system.cpu2.commit.int_insts                105388206                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34751326                       # Number of loads committed
system.cpu2.commit.membars                      24977                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        24977      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        68292801     54.70%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            246      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      17072785     13.67%     68.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1769316      1.42%     69.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       451664      0.36%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       589530      0.47%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       18279285     14.64%     85.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         49284      0.04%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     16484141     13.20%     99.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1245322      1.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        124849495                       # Class of committed instruction
system.cpu2.commit.refs                      36058032                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  124835796                       # Number of Instructions Simulated
system.cpu2.committedOps                    124849495                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.298732                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.298732                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            748322903                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5240                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            19219014                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             144934034                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6964866                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 16935444                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                726217                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13665                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             12068125                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22421797                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2241273                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    781479824                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                16367                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     161377579                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1462868                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.028515                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2806297                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          21589065                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.205235                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         785017555                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.205605                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.620905                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               674242854     85.89%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                86413881     11.01%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3383793      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                18935294      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  462114      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   14623      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1461388      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  102637      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     971      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           785017555                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 39533927                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                37427636                       # number of floating regfile writes
system.cpu2.idleCycles                        1289681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              726235                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18460625                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.348584                       # Inst execution rate
system.cpu2.iew.exec_refs                   181978135                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1332386                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              319964682                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             38840086                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             19760                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           349414                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1446456                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          139057036                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            180645749                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           617395                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            274094240                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               2266372                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            260752941                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                726217                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            265900863                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     13636760                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           18153                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        25405                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4088760                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       139750                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         25405                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       194852                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        531383                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                106503003                       # num instructions consuming a value
system.cpu2.iew.wb_count                    128695140                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.876057                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 93302654                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163670                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     128821077                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               288646872                       # number of integer regfile reads
system.cpu2.int_regfile_writes               71625588                       # number of integer regfile writes
system.cpu2.ipc                              0.158762                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.158762                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26434      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             71498669     26.03%     26.04% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 256      0.00%     26.04% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     26.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           17183619      6.26%     32.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     32.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2076533      0.76%     33.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            452251      0.16%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             589824      0.21%     33.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            606204      0.22%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           109514205     39.87%     73.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              51655      0.02%     73.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       71442020     26.01%     99.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1269645      0.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             274711635                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              105523990                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          199223662                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38695438                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          46959958                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   40725552                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.148248                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1380592      3.39%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  111      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1305      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  15      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2816877      6.92%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 706      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              27441041     67.38%     77.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   25      0.00%     77.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          9084768     22.31%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             112      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             209886763                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1176480676                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     89999702                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106330024                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 139008220                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                274711635                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              48816                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14207541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           537961                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          7147                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14283408                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    785017555                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.349943                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.141616                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          694926626     88.52%     88.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           26499272      3.38%     91.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           13424966      1.71%     93.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8349100      1.06%     94.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           22887601      2.92%     97.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           13612411      1.73%     99.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2313850      0.29%     99.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1210260      0.15%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1793469      0.23%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      785017555                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.349369                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           640957                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          405567                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            38840086                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1446456                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               39707093                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              20473119                       # number of misc regfile writes
system.cpu2.numCycles                       786307236                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16335071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              611531926                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            106156104                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              37072795                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11462250                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             119656145                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               761934                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            201139503                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             141626520                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          120636166                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22162177                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                342257                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                726217                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            138938643                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14480062                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         44557850                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       156581653                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        196342                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5850                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 80746659                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5846                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   920727351                       # The number of ROB reads
system.cpu2.rob.rob_writes                  280698874                       # The number of ROB writes
system.cpu2.timesIdled                          14887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.777827                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               21566171                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            21614192                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           703091                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         22118919                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             22491                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          24443                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1952                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22422905                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1521                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         12124                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           697979                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  17429851                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1276942                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          41866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14255459                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           125005543                       # Number of instructions committed
system.cpu3.commit.committedOps             125019165                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    783256899                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.159615                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.934758                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    750368563     95.80%     95.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13958484      1.78%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1423822      0.18%     97.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       570105      0.07%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       473184      0.06%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       469347      0.06%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     10967449      1.40%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      3749003      0.48%     99.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1276942      0.16%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    783256899                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  38245061                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               45744                       # Number of function calls committed.
system.cpu3.commit.int_insts                105537958                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34799182                       # Number of loads committed
system.cpu3.commit.membars                      24815                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        24815      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        68395460     54.71%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            288      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      17095503     13.67%     68.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1767492      1.41%     69.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       450979      0.36%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        589680      0.47%     70.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       588690      0.47%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       18302911     14.64%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         50310      0.04%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     16508395     13.20%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1244322      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        125019165                       # Class of committed instruction
system.cpu3.commit.refs                      36105938                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  125005543                       # Number of Instructions Simulated
system.cpu3.committedOps                    125019165                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.292360                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.292360                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            748854691                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5149                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            19223862                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             144964377                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6945002                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16861246                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                722438                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13854                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             12090545                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22422905                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2224668                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    781954106                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                16192                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     161351859                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1455100                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.028507                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2792266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          21588662                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.205131                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         785473922                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.205454                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.620479                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               674679373     85.89%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                86442802     11.01%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3389356      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                18928151      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  461067      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   15545      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1453953      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  102551      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1124      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           785473922                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 39569312                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                37463785                       # number of floating regfile writes
system.cpu3.idleCycles                        1105909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              722140                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                18472223                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.348506                       # Inst execution rate
system.cpu3.iew.exec_refs                   181933797                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1332167                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              320453182                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             38855265                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             20236                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           345279                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1443969                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          139101029                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            180601630                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           614512                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            274127767                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2277550                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            260524795                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                722438                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            265676975                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     13636853                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           18224                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        24862                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4056083                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       137213                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         24862                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       193743                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        528397                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                106634476                       # num instructions consuming a value
system.cpu3.iew.wb_count                    128812653                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.876099                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 93422395                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.163763                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     128938557                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               288703829                       # number of integer regfile reads
system.cpu3.int_regfile_writes               71696500                       # number of integer regfile writes
system.cpu3.ipc                              0.158923                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.158923                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26469      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             71562733     26.05%     26.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 292      0.00%     26.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     26.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           17203725      6.26%     32.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     32.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2070386      0.75%     33.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            451592      0.16%     33.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     33.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             589680      0.21%     33.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            605509      0.22%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           109460678     39.84%     73.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              52591      0.02%     73.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       71449956     26.01%     99.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1268348      0.46%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             274742279                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              105532350                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          199249528                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38730467                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          46909071                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   40703847                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.148153                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1386424      3.41%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   87      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1398      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  16      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2815275      6.92%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 643      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              27424254     67.38%     77.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   15      0.00%     77.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          9075615     22.30%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             120      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             209887307                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1176944573                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     90082186                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        106298684                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 139051724                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                274742279                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              49305                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14081864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           531774                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          7439                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     14176791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    785473922                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.349779                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.141417                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          695365462     88.53%     88.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26511342      3.38%     91.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           13426151      1.71%     93.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8375583      1.07%     94.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           22864215      2.91%     97.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           13598029      1.73%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2324268      0.30%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1211703      0.15%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1797169      0.23%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      785473922                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.349287                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           638586                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          404400                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            38855265                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1443969                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               39738917                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              20492344                       # number of misc regfile writes
system.cpu3.numCycles                       786579831                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16062489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              611708206                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            106300888                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              37020723                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11445931                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             119905638                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               730248                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            201192057                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             141663715                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          120669482                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22112037                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                406908                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                722438                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            139259022                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14368594                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         44537636                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       156654421                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        226288                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6283                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 80813910                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6268                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   921243804                       # The number of ROB reads
system.cpu3.rob.rob_writes                  280768107                       # The number of ROB writes
system.cpu3.timesIdled                          14370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     54233831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     103437796                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      9046286                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5354395                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59380571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     48980092                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    120433174                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       54334487                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           53953440                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       728381                       # Transaction distribution
system.membus.trans_dist::CleanEvict         48476002                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12202                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4192                       # Transaction distribution
system.membus.trans_dist::ReadExReq            263577                       # Transaction distribution
system.membus.trans_dist::ReadExResp           262600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      53953442                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    157653836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              157653836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3516442944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3516442944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14506                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          54233413                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                54233413    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            54233413                       # Request fanout histogram
system.membus.respLayer1.occupancy       276204096476                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        127400391316                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1690                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          846                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9732484.042553                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   13229960.331200                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          846    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69564500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            846                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   393153195500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8233681500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2224424                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2224424                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2224424                       # number of overall hits
system.cpu2.icache.overall_hits::total        2224424                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16849                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16849                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16849                       # number of overall misses
system.cpu2.icache.overall_misses::total        16849                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1099245000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1099245000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1099245000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1099245000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2241273                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2241273                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2241273                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2241273                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007518                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007518                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007518                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007518                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65240.963855                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65240.963855                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65240.963855                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65240.963855                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    39.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15916                       # number of writebacks
system.cpu2.icache.writebacks::total            15916                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          933                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          933                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          933                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          933                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15916                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15916                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15916                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15916                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1036715000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1036715000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1036715000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1036715000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007101                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007101                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007101                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007101                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65136.654938                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65136.654938                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65136.654938                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65136.654938                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15916                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2224424                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2224424                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16849                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16849                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1099245000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1099245000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2241273                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2241273                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007518                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007518                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65240.963855                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65240.963855                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          933                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          933                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15916                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15916                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1036715000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1036715000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007101                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007101                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65136.654938                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65136.654938                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2298358                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15948                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           144.115751                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4498462                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4498462                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13228479                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13228479                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13228479                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13228479                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     23940799                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      23940799                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     23940799                       # number of overall misses
system.cpu2.dcache.overall_misses::total     23940799                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 2063943894995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2063943894995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 2063943894995                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2063943894995                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     37169278                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37169278                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     37169278                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37169278                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.644102                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.644102                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.644102                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.644102                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86210.318001                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86210.318001                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86210.318001                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86210.318001                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    674413373                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        72214                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13736150                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1127                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    49.097700                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    64.076309                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     14999664                       # number of writebacks
system.cpu2.dcache.writebacks::total         14999664                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      8940346                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8940346                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      8940346                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8940346                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     15000453                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15000453                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     15000453                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15000453                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1480773328168                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1480773328168                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1480773328168                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1480773328168                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.403571                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.403571                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.403571                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.403571                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98715.240678                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98715.240678                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98715.240678                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98715.240678                       # average overall mshr miss latency
system.cpu2.dcache.replacements              14999662                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     12437507                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12437507                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     23440300                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23440300                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 2029550469500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 2029550469500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     35877807                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35877807                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.653337                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.653337                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86583.809486                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86583.809486                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8522180                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8522180                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     14918120                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14918120                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1473987803500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1473987803500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.415804                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.415804                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 98805.198209                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98805.198209                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       790972                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        790972                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       500499                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       500499                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  34393425495                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  34393425495                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1291471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1291471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.387542                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.387542                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68718.270156                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68718.270156                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       418166                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       418166                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        82333                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        82333                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   6785524668                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6785524668                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.063751                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.063751                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 82415.613035                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 82415.613035                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3069                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3069                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          852                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          852                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     34489500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     34489500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.217292                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.217292                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 40480.633803                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 40480.633803                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          403                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          403                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          449                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          449                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3367500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3367500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.114512                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.114512                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         7500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1574                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1302                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1302                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      9115500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      9115500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2876                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2876                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.452712                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.452712                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7001.152074                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7001.152074                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1258                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1258                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      8052500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      8052500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.437413                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.437413                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6401.033386                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6401.033386                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1889000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1889000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1694000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1694000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1128                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1128                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        10972                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        10972                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    490237500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    490237500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        12100                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        12100                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.906777                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.906777                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 44680.778345                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 44680.778345                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        10972                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        10972                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    479265500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    479265500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.906777                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.906777                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 43680.778345                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 43680.778345                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.884063                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           28248877                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15009191                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.882105                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.884063                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996377                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996377                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89385514                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89385514                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1704                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          853                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9492836.459555                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   13435612.677983                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          853    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69491500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            853                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   393289487500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8097389500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2207355                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2207355                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2207355                       # number of overall hits
system.cpu3.icache.overall_hits::total        2207355                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17313                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17313                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17313                       # number of overall misses
system.cpu3.icache.overall_misses::total        17313                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1019518000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1019518000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1019518000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1019518000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2224668                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2224668                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2224668                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2224668                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007782                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007782                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007782                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007782                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58887.425634                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58887.425634                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58887.425634                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58887.425634                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          202                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.400000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16271                       # number of writebacks
system.cpu3.icache.writebacks::total            16271                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1042                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1042                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1042                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1042                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16271                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16271                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16271                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16271                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    948452000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    948452000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    948452000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    948452000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007314                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007314                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007314                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007314                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58290.947084                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58290.947084                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58290.947084                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58290.947084                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16271                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2207355                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2207355                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17313                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17313                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1019518000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1019518000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2224668                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2224668                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007782                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007782                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58887.425634                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58887.425634                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1042                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1042                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16271                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16271                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    948452000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    948452000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007314                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007314                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58290.947084                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58290.947084                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2280010                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16303                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           139.852174                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4465607                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4465607                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13237643                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13237643                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13237643                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13237643                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     23966162                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      23966162                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     23966162                       # number of overall misses
system.cpu3.dcache.overall_misses::total     23966162                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 2067207186644                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2067207186644                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 2067207186644                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2067207186644                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     37203805                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     37203805                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     37203805                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     37203805                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.644186                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.644186                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.644186                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.644186                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86255.245485                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86255.245485                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86255.245485                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86255.245485                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    674592970                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        72994                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13736079                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1133                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    49.111029                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    64.425419                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     14999190                       # number of writebacks
system.cpu3.dcache.writebacks::total         14999190                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      8965926                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      8965926                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      8965926                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      8965926                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     15000236                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     15000236                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     15000236                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     15000236                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 1480990247989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1480990247989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 1480990247989                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1480990247989                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.403191                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.403191                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.403191                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.403191                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 98731.129829                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98731.129829                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 98731.129829                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98731.129829                       # average overall mshr miss latency
system.cpu3.dcache.replacements              14999188                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12424261                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12424261                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     23488185                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     23488185                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 2034929246500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 2034929246500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     35912446                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35912446                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.654040                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.654040                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 86636.291672                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 86636.291672                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8570696                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8570696                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     14917489                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     14917489                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 1474319023500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1474319023500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.415385                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.415385                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 98831.581072                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98831.581072                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       813382                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        813382                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       477977                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       477977                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  32277940144                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  32277940144                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1291359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1291359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.370135                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.370135                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 67530.320798                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67530.320798                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       395230                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       395230                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        82747                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        82747                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6671224489                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6671224489                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.064077                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.064077                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 80621.949908                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80621.949908                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3270                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3270                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          886                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     22318000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     22318000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.213186                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.213186                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25189.616253                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25189.616253                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          392                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          392                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          494                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          494                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2896500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2896500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.118864                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.118864                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5863.360324                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5863.360324                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1491                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1491                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1489                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1489                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     10579000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     10579000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2980                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2980                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.499664                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.499664                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7104.768301                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7104.768301                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1435                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1435                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      9311000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      9311000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.481544                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.481544                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6488.501742                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6488.501742                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1776000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1776000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1609000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1609000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1153                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1153                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        10971                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        10971                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    493989000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    493989000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        12124                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        12124                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.904899                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.904899                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 45026.797922                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 45026.797922                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        10970                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        10970                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    483018000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    483018000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.904817                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.904817                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 44030.811304                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 44030.811304                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.899816                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           28258220                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15008633                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.882798                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.899816                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996869                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996869                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         89454736                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        89454736                       # Number of data accesses
system.cpu0.numPwrStateTransitions                598                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          299                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12479662.207358                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17334876.743123                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     52861000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            299                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   397655458000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3731419000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2279013                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2279013                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2279013                       # number of overall hits
system.cpu0.icache.overall_hits::total        2279013                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        79362                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         79362                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        79362                       # number of overall misses
system.cpu0.icache.overall_misses::total        79362                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5838697499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5838697499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5838697499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5838697499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2358375                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2358375                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2358375                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2358375                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.033651                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.033651                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.033651                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.033651                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73570.443021                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73570.443021                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73570.443021                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73570.443021                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2103                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.894737                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        74228                       # number of writebacks
system.cpu0.icache.writebacks::total            74228                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5133                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5133                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5133                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5133                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        74229                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        74229                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        74229                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        74229                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5465046999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5465046999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5465046999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5465046999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.031475                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031475                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.031475                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031475                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73624.149578                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73624.149578                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73624.149578                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73624.149578                       # average overall mshr miss latency
system.cpu0.icache.replacements                 74228                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2279013                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2279013                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        79362                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        79362                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5838697499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5838697499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2358375                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2358375                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.033651                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.033651                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73570.443021                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73570.443021                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5133                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5133                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        74229                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        74229                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5465046999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5465046999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.031475                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031475                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73624.149578                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73624.149578                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2353345                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            74261                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.690187                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4790979                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4790979                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     13609389                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13609389                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     13609389                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13609389                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23959841                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23959841                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23959841                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23959841                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2070039476630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2070039476630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2070039476630                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2070039476630                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     37569230                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     37569230                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     37569230                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37569230                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.637752                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.637752                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.637752                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.637752                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86396.210919                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86396.210919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86396.210919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86396.210919                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    674963912                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        79650                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13739207                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1191                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.126846                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.876574                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15038520                       # number of writebacks
system.cpu0.dcache.writebacks::total         15038520                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8922114                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8922114                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8922114                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8922114                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15037727                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15037727                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15037727                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15037727                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1482788623770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1482788623770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1482788623770                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1482788623770                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.400267                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.400267                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.400267                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.400267                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98604.571274                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98604.571274                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98604.571274                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98604.571274                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15038519                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12702636                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12702636                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23424105                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23424105                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2033198136500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2033198136500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     36126741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36126741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.648387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.648387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86799.394747                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86799.394747                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8485973                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8485973                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14938132                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14938132                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1474667099500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1474667099500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.413492                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.413492                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98718.306914                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98718.306914                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       906753                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        906753                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       535736                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       535736                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36841340130                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36841340130                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1442489                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1442489                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.371397                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.371397                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68767.714191                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68767.714191                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       436141                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       436141                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        99595                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        99595                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8121524270                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8121524270                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.069044                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.069044                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81545.501983                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81545.501983                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          908                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     29386000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     29386000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.195227                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.195227                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 32363.436123                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32363.436123                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          769                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          769                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1179000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1179000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.029886                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.029886                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8482.014388                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8482.014388                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2829                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2829                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1213                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1213                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8180500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8180500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4042                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4042                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.300099                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.300099                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6744.023083                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6744.023083                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1188                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1188                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7017500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7017500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.293914                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.293914                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5906.986532                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5906.986532                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       139000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       139000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       114000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       114000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2100                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2100                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        10555                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        10555                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    487884500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    487884500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        12655                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        12655                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.834058                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.834058                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46223.069635                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46223.069635                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        10555                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        10555                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    477329500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    477329500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.834058                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.834058                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45223.069635                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45223.069635                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.962386                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28669767                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15044839                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.905621                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.962386                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998825                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998825                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         90225963                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        90225963                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10488                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1226340                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6320                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1216326                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5306                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1214841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6441                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1211330                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4897392                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10488                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1226340                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6320                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1216326                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5306                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1214841                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6441                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1211330                       # number of overall hits
system.l2.overall_hits::total                 4897392                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63742                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13808354                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13812638                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          13784919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          13786853                       # number of demand (read+write) misses
system.l2.demand_misses::total               55286964                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63742                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13808354                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10018                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13812638                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10610                       # number of overall misses
system.l2.overall_misses::.cpu2.data         13784919                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9830                       # number of overall misses
system.l2.overall_misses::.cpu3.data         13786853                       # number of overall misses
system.l2.overall_misses::total              55286964                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5226808000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1438758952398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    856641000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1439931038870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    947088000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1437002919901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    845170500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 1437248781374                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5760817400043                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5226808000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1438758952398                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    856641000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1439931038870                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    947088000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1437002919901                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    845170500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 1437248781374                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5760817400043                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           74230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15034694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15028964                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        14999760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16271                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        14998183                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60184356                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          74230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15034694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15028964                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       14999760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16271                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       14998183                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60184356                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.858709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.918433                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.613172                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.919068                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.666625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.919009                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.604142                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.919235                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.918627                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.858709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.918433                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.613172                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.919068                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.666625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.919009                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.604142                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.919235                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.918627                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81999.435223                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104194.819484                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85510.181673                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104247.359474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89263.713478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104244.567552                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 85978.687691                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104247.777312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104198.476155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81999.435223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104194.819484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85510.181673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104247.359474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89263.713478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104244.567552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 85978.687691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104247.777312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104198.476155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              728381                       # number of writebacks
system.l2.writebacks::total                    728381                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            285                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         266641                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2503                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         265595                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2315                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         264510                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         266761                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1070776                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           285                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        266641                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2503                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        265595                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2315                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        264510                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        266761                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1070776                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13541713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13547043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     13520409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7664                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     13520092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          54216188                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13541713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13547043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     13520409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7664                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     13520092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         54216188                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4575675534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1287582371930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    611878501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1288776144902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    700650000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 1286225598929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    621175001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 1286338699403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5155432194200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4575675534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1287582371930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    611878501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1288776144902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    700650000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 1286225598929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    621175001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 1286338699403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5155432194200                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.854870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.900698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.459971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.901396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.521174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.901375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.471022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.901449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.900835                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.854870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.900698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.459971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.901396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.521174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.901375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.471022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.901449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.900835                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72106.710591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95082.680598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81420.958217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95133.391464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84466.546112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95132.151618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81051.017876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95142.747505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95090.274407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72106.710591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95082.680598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81420.958217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95133.391464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84466.546112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95132.151618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81051.017876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95142.747505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95090.274407                       # average overall mshr miss latency
system.l2.replacements                      103534892                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       914147                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           914147                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       914147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       914147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51097009                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51097009                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51097009                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51097009                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             316                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             333                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             367                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             285                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1301                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           726                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           556                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           492                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           497                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2271                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8783500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4765500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      4632500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      4212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     22393500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1042                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          889                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          859                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          782                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3572                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.696737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.625422                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.572759                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.635550                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.635778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12098.484848                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8571.043165                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  9415.650407                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  8474.849095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9860.634082                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              26                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          719                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          548                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          487                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          491                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2245                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14600000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     11025000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      9781000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     10023999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     45429999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.690019                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.616423                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.566938                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.627877                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.628499                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20305.980529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20118.613139                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20084.188912                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20415.476578                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20236.079733                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           135                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           187                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           145                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                469                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          110                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           98                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              454                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       656500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       595000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       660500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       909000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2821000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          245                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          285                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          279                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            923                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.982456                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.448980                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.343860                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.480287                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.491874                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5861.607143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5409.090909                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  6739.795918                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  6783.582090                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6213.656388                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          108                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          110                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          132                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          447                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2419999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2199500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2023500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2785498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9428497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.448980                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.340351                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.473118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.484290                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22407.398148                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19995.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20860.824742                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21102.257576                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21092.834452                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            27553                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            26045                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            25790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104993                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          75973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          62169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          62243                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          62355                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              262740                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7922005000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6735725000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6659553000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6555983000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27873266000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       103526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        88214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        88033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        87960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            367733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.733854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.704752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.707042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.708902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.714486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104273.952588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108345.397224                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106992.802403                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105139.651993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106086.876760                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        75973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        62169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        62243                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        62355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         262740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7162275000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6114034501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6037122501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   5932433000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25245865002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.733854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.704752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.707042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.708902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.714486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94273.952588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98345.389197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96992.794387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95139.651993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96086.872962                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10488                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10018                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5226808000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    856641000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    947088000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    845170500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7875707500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        74230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         122755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.858709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.613172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.666625                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.604142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.767382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81999.435223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85510.181673                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89263.713478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 85978.687691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83606.236730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          285                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2503                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2315                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2166                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          7269                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63457                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7664                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        86931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4575675534                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    611878501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    700650000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    621175001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6509379036                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.854870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.459971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.521174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.471022                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.708167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72106.710591                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81420.958217                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84466.546112                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81051.017876                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74879.836146                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1198787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1190281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1189051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1185725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4763844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     13732381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13750469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     13722676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     13724498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        54930024                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1430836947398                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1433195313870                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1430343366901                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 1430692798374                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5725068426543                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14931168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14940750                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     14911727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     14910223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59693868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.919712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.920333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.920261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.920476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.920195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104194.381688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104228.831313                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104232.102172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 104243.725226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104224.757421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       266641                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       265595                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       264510                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       266761                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1063507                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     13465740                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13484874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     13458166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     13457737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     53866517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1280420096930                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1282662110401                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 1280188476428                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 1280406266403                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5123676950162                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.901854                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.902557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.902522                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.902585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.902379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95087.243399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95118.583266                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95123.546286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 95142.761848                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95118.029446                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   111127421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 103534956                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.073332                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.354630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.301591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.155409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.082455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.018770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.021303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.018314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.028128                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.489916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.127428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.126288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.125333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1001135084                       # Number of tag accesses
system.l2.tags.data_accesses               1001135084                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4061248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     866668992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        480960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     867008576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        530880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     865304384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        490496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     865281088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3469826624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4061248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       480960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       530880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       490496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5563584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46616384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46616384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13541703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13547009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       13520381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       13520017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            54216041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       728381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             728381                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10118039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2159186166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1198245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2160032193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1322614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2155786433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1222003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2155728395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8644594088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10118039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1198245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1322614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1222003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13860902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116138286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116138286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116138286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10118039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2159186166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1198245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2160032193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1322614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2155786433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1222003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2155728395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8760732374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    372447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13448134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13455469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  13430240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  13428397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001205639250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23257                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23257                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            80627459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             352015                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    54216042                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     728381                       # Number of write requests accepted
system.mem_ctrls.readBursts                  54216042                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   728381                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 366870                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                355934                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1781080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            328770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            359690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            314711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            372536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            355532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            382868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            389197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5286205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6438683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6792016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6017578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5954403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6508155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5556753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7010995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18456                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1889239293094                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               269245860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2898911268094                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35083.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53833.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 46564641                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334019                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              54216042                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               728381                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  349118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1038083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2888214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6474035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11447589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 8527741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 6011551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5361407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4745418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3595595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2225562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 604673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 273423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  99605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  39716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7322959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    473.877286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   267.518787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.790577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2292575     31.31%     31.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1128910     15.42%     46.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       509661      6.96%     53.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       341320      4.66%     58.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       261786      3.57%     61.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       215264      2.94%     64.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       172501      2.36%     67.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       147132      2.01%     69.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2253810     30.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7322959                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2315.396354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    462.597633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2447.941671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         11941     51.34%     51.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           18      0.08%     51.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           15      0.06%     51.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           64      0.28%     51.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          210      0.90%     52.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          559      2.40%     55.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          948      4.08%     59.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         1590      6.84%     65.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         2075      8.92%     74.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         1866      8.02%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         1619      6.96%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         1264      5.43%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          560      2.41%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          300      1.29%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          163      0.70%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           57      0.25%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23257                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.014103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.013214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.176853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23095     99.30%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.12%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              106      0.46%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23257                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3446347008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23479680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23836160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3469826688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             46616384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8586.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8644.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    67.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  401386870000                       # Total gap between requests
system.mem_ctrls.avgGap                       7305.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4061312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    860680576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       480960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    861150016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       530880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    859535360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       490496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    859417408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23836160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10118198.258883288130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2144266854.045654535294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1198245.452354437672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2145436399.008132219315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1322614.241820367286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2141413706.457573175430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1222003.080085749971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2141119845.330668449402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59384502.498321592808                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13541703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13547009                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     13520381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     13520017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       728381                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1949929500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 723969054455                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    296713750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 724945302214                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    353054000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 723483989212                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    300151000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 723613073963                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10006706102500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30727.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53462.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39482.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53513.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42562.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53510.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39163.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53521.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13738285.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          46211943540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          24562238085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        353892586320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1179479880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31685306640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     182306970300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        610901280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       640449426045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1595.591343                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    167716000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13403260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 387815901000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6073926600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3228391320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30590494620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          764656920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31685306640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177336345720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4796690400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       254475812220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.991360                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10828577500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13403260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 377155039500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1780                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          891                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8405109.988777                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12511402.747912                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          891    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         1000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69565000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            891                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   393897924000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7488953000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2222049                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2222049                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2222049                       # number of overall hits
system.cpu1.icache.overall_hits::total        2222049                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17400                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17400                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17400                       # number of overall misses
system.cpu1.icache.overall_misses::total        17400                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1024427000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1024427000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1024427000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1024427000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2239449                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2239449                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2239449                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2239449                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007770                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007770                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007770                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007770                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58875.114943                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58875.114943                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58875.114943                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58875.114943                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          724                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16338                       # number of writebacks
system.cpu1.icache.writebacks::total            16338                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1062                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1062                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1062                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1062                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16338                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16338                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16338                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16338                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    958639500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    958639500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    958639500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    958639500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007296                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007296                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007296                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007296                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58675.449871                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58675.449871                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58675.449871                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58675.449871                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16338                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2222049                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2222049                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17400                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17400                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1024427000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1024427000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2239449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2239449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007770                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007770                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58875.114943                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58875.114943                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1062                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1062                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16338                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16338                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    958639500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    958639500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007296                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007296                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58675.449871                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58675.449871                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2296601                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16370                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           140.293280                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4495236                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4495236                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13389520                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13389520                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13389520                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13389520                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     23878668                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      23878668                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     23878668                       # number of overall misses
system.cpu1.dcache.overall_misses::total     23878668                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2063816298015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2063816298015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2063816298015                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2063816298015                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     37268188                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     37268188                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     37268188                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     37268188                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.640725                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.640725                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.640725                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.640725                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86429.289021                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86429.289021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86429.289021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86429.289021                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    676546225                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        84753                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13763570                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1174                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.154850                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.191652                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15029620                       # number of writebacks
system.cpu1.dcache.writebacks::total         15029620                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8848157                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8848157                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8848157                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8848157                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15030511                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15030511                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15030511                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15030511                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1483797636624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1483797636624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1483797636624                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1483797636624                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.403307                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.403307                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.403307                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.403307                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98719.041330                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98719.041330                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98719.041330                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98719.041330                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15029618                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12560902                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12560902                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     23414917                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23414917                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2032436397000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2032436397000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     35975819                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35975819                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.650852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.650852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86800.922549                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86800.922549                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8467171                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8467171                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14947746                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14947746                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1476934274500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1476934274500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.415494                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.415494                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98806.487246                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98806.487246                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       828618                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        828618                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       463751                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       463751                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  31379901015                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31379901015                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1292369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1292369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.358838                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.358838                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67665.408840                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67665.408840                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       380986                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       380986                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        82765                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        82765                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6863362124                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6863362124                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82925.900127                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82925.900127                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          926                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          926                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     23633500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     23633500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.219639                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.219639                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25522.138229                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25522.138229                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          368                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          368                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          558                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          558                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.132353                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.132353                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5719.534050                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5719.534050                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1544                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1544                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1446                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1446                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9278000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9278000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.483612                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.483612                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6416.320885                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6416.320885                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1372                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1372                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8111000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8111000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.458863                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.458863                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5911.807580                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5911.807580                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1988000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1988000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1783000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1783000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1089                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1089                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        11161                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        11161                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    497716000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    497716000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        12250                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        12250                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.911102                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.911102                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44594.211988                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44594.211988                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        11161                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        11161                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    486555000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    486555000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.911102                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.911102                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43594.211988                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43594.211988                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.902718                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28440585                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15039342                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.891079                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.902718                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996960                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996960                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89614600                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89614600                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 401386877000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59845414                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1642528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59275590                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       102806511                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13363                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4661                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18024                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          592                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           378633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          378633                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        122755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59722672                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       222687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45124071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        49014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     45103420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45013835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     45011674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             180621262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9501248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1924685440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2091264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1923749248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2037248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1919963008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2082688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1919831680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7703941824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       103588717                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49195328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        163778105                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.423006                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.576708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              101208830     61.80%     61.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1               56369744     34.42%     96.21% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5718120      3.49%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 452568      0.28%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  28843      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          163778105                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120406755136                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             30.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22661935227                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25061880                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22662412214                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25526116                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22716794614                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         111547504                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22707981146                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25788633                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
