Nov 02 10:48:36.886 VTTY: Console port: waiting connection on tcp port 5019 for protocol IPv6 (FD 11)
Nov 02 10:48:36.886 VTTY: Console port: waiting connection on tcp port 5019 for protocol IPv4 (FD 12)
Nov 02 10:48:36.899 slot0: C/H/S settings = 0/4/32
Nov 02 10:48:36.900 slot1: C/H/S settings = 0/4/32
Nov 02 10:48:37.163 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x602467a4,JIT on)
Nov 02 10:48:37.163 CPU0: CPU_STATE: Starting CPU (old state=2)...
Nov 02 10:48:37.299 ROM: Microcode has started.
Nov 02 10:48:37.301 ROM: trying to read bootvar 'WARM_REBOOT'
Nov 02 10:48:37.338 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x60252068 (size=2)
Nov 02 10:48:37.339 ROM: unhandled syscall 0x00000047 at pc=0x60a7a024 (a1=0x80007db4,a2=0x00000000,a3=0x00000000)
Nov 02 10:48:37.489 ROM: trying to read bootvar 'RANDOM_NUM'
Nov 02 10:48:37.498 CPU0: PCI: read request for device 'gt96100' at pc=0x6025d870: bus=0,device=0,function=0,reg=0x00
Nov 02 10:48:37.498 CPU0: PCI: read request for device 'gt96100' at pc=0x6025d874: bus=0,device=0,function=0,reg=0x00
Nov 02 10:48:37.498 CPU0: PCI: read request for device 'gt96100' at pc=0x6025d624: bus=0,device=0,function=0,reg=0x08
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x10
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x10
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x90
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x90
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x14
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x14
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x94
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x94
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x20
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x20
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0xa0
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0xa0
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x04
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x04
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x84
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x84
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x0c
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x0c
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x8c
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x8c
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x10
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x10
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x90
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x90
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x14
Nov 02 10:48:37.498 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x14
Nov 02 10:48:37.499 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x94
Nov 02 10:48:37.499 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x94
Nov 02 10:48:37.499 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d76c (bus=0,device=0,function=1,reg=0x10).
Nov 02 10:48:37.499 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d770 (bus=0,device=0,function=1,reg=0x10).
Nov 02 10:48:37.499 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d76c (bus=0,device=0,function=1,reg=0x90).
Nov 02 10:48:37.499 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d770 (bus=0,device=0,function=1,reg=0x90).
Nov 02 10:48:37.499 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d76c (bus=0,device=0,function=1,reg=0x14).
Nov 02 10:48:37.499 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d770 (bus=0,device=0,function=1,reg=0x14).
Nov 02 10:48:37.499 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d76c (bus=0,device=0,function=1,reg=0x94).
Nov 02 10:48:37.499 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d770 (bus=0,device=0,function=1,reg=0x94).
Nov 02 10:48:37.499 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6025ab60 (size=2)
Nov 02 10:48:37.499 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60272be0 (size=2)
Nov 02 10:48:37.499 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60272c0c (size=2)
Nov 02 10:48:37.499 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x60272c20 (size=2)
Nov 02 10:48:37.499 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60272c54 (size=1)
Nov 02 10:48:37.500 ROM: unhandled syscall 0x0000003e at pc=0x60a7a024 (a1=0x80007da4,a2=0x00002580,a3=0x64540000)
Nov 02 10:48:37.500 ROM: unhandled syscall 0x00000047 at pc=0x60a7a024 (a1=0x80007dac,a2=0x00000000,a3=0x64540000)
Nov 02 10:48:37.826 ROM: trying to read bootvar 'BOOT'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'CONFIG_FILE'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'BOOTLDR'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'RSHELF'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'DSHELF'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'DSHELFINFO'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'RESET_COUNTER'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'CHRG_ID'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'SLOTCACHE'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'OVERTEMP'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'DIAG'
Nov 02 10:48:37.826 ROM: trying to read bootvar 'WARM_REBOOT'
Nov 02 10:48:37.876 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607f3468 (size=2)
Nov 02 10:48:37.876 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607f3064 (size=1)
Nov 02 10:48:37.876 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607f30ec (size=1)
Nov 02 10:48:37.876 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607f30f8, value=0x00000000 (size=1)
Nov 02 10:48:37.876 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607f3104 (size=1)
Nov 02 10:48:37.876 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607f3114, value=0x00000080 (size=1)
Nov 02 10:48:37.876 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4e84 (size=1)
Nov 02 10:48:37.877 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607f4e90, value=0x00000080 (size=1)
Nov 02 10:48:37.877 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4e94 (size=1)
Nov 02 10:48:37.908 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Nov 02 10:48:37.940 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Nov 02 10:48:37.970 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Nov 02 10:48:38.002 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Nov 02 10:48:38.033 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Nov 02 10:48:38.064 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Nov 02 10:48:38.064 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607f3200, value=0x00000002 (size=1)
Nov 02 10:48:38.064 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607f3208, value=0x00000002 (size=1)
Nov 02 10:48:38.064 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607f3210, value=0x00000002 (size=1)
Nov 02 10:48:38.064 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607f3214, value=0x00000002 (size=1)
Nov 02 10:48:38.064 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607f3218, value=0x00000002 (size=1)
Nov 02 10:48:38.064 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607f321c, value=0x00000002 (size=1)
Nov 02 10:48:38.065 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607f4098 (size=1)
Nov 02 10:48:38.259 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d880: bus=0,device=6,function=0,reg=0x00
Nov 02 10:48:38.259 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d884: bus=0,device=6,function=0,reg=0x00
Nov 02 10:48:38.259 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d880: bus=0,device=6,function=0,reg=0x00
Nov 02 10:48:38.259 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d884: bus=0,device=6,function=0,reg=0x00
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x10
Nov 02 10:48:38.259 NM-4T(1): registers are mapped at 0x4d000000
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x10
Nov 02 10:48:38.259 NM-4T(1): registers are mapped at 0x4d000000
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x14
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x14
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x40
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x40
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x0c
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x0c
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x04
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x04
Nov 02 10:48:38.259 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d880: bus=0,device=6,function=0,reg=0x08
Nov 02 10:48:38.259 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d884: bus=0,device=6,function=0,reg=0x08
Nov 02 10:48:38.259 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0600
Nov 02 10:48:38.259 NM-4T(1): channel 0: CRC size set to 0x0002
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x0c
Nov 02 10:48:38.259 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x0c
Nov 02 10:48:38.259 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0000
Nov 02 10:48:38.259 NM-4T(1): channel 0: CRC size set to 0x0002
Nov 02 10:48:38.261 NM-4T(1): channel 0 disabled
Nov 02 10:48:38.261 NM-4T(1): channel 0: CRC size set to 0x0002
Nov 02 10:48:38.261 NM-4T(1): channel 0: clock rate set to 2016000
Nov 02 10:48:38.261 NM-4T(1): channel 0 enabled
Nov 02 10:48:38.261 NM-4T(1): unknown command 0x3000c
Nov 02 10:48:38.261 NM-4T(1): channel 0 enabled
Nov 02 10:48:38.262 NM-4T(1): channel 1 disabled
Nov 02 10:48:38.262 NM-4T(1): channel 1: CRC size set to 0x0002
Nov 02 10:48:38.262 NM-4T(1): channel 1: clock rate set to 2016000
Nov 02 10:48:38.262 NM-4T(1): channel 1 enabled
Nov 02 10:48:38.262 NM-4T(1): unknown command 0x3000c
Nov 02 10:48:38.262 NM-4T(1): channel 1 enabled
Nov 02 10:48:38.262 NM-4T(1): channel 2 disabled
Nov 02 10:48:38.263 NM-4T(1): channel 2: CRC size set to 0x0002
Nov 02 10:48:38.263 NM-4T(1): channel 2: clock rate set to 2016000
Nov 02 10:48:38.263 NM-4T(1): channel 2 enabled
Nov 02 10:48:38.263 NM-4T(1): unknown command 0x3000c
Nov 02 10:48:38.263 NM-4T(1): channel 2 enabled
Nov 02 10:48:38.263 NM-4T(1): channel 3 disabled
Nov 02 10:48:38.263 NM-4T(1): channel 3: CRC size set to 0x0002
Nov 02 10:48:38.263 NM-4T(1): channel 3: clock rate set to 2016000
Nov 02 10:48:38.263 NM-4T(1): channel 3 enabled
Nov 02 10:48:38.263 NM-4T(1): unknown command 0x3000c
Nov 02 10:48:38.263 NM-4T(1): channel 3 enabled
Nov 02 10:48:38.273 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6024f53c (size=2)
Nov 02 10:48:38.278 CPU0: JIT: partial JIT flush (count=777)
Nov 02 10:48:38.473 CPU0: JIT: flushing data structures (compiled pages=942)
Nov 02 10:48:38.634 CPU0: JIT: partial JIT flush (count=839)
Nov 02 10:48:38.891 ROM: trying to read bootvar 'PMDEBUG'
Nov 02 10:48:38.895 ROM: trying to read bootvar 'MONDEBUG'
Nov 02 10:48:38.938 CPU0: JIT: flushing data structures (compiled pages=985)
Nov 02 10:48:39.134 ROM: unhandled syscall 0x0000001a at pc=0x60a7a024 (a1=0x65062f64,a2=0x00000001,a3=0x00000023)
Nov 02 10:48:39.134 ROM: unhandled syscall 0x00000009 at pc=0x60a7a024 (a1=0x65062f64,a2=0x00000001,a3=0x00000023)
Nov 02 10:48:39.212 CPU0: JIT: partial JIT flush (count=821)
Nov 02 10:48:39.305 NM-4T(1): channel 0 disabled
Nov 02 10:48:39.306 NM-4T(1): channel 1 disabled
Nov 02 10:48:39.306 NM-4T(1): channel 2 disabled
Nov 02 10:48:39.306 NM-4T(1): channel 3 disabled
Nov 02 10:48:39.310 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607f3428 (size=2)
Nov 02 10:48:39.310 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607f3430 (size=2)
Nov 02 10:48:39.315 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Nov 02 10:48:39.473 ROM: trying to set bootvar 'BSI=0'
Nov 02 10:48:39.474 ROM: trying to read bootvar 'RET_2_RCALTS'
Nov 02 10:48:39.474 ROM: trying to set bootvar 'RET_2_RCALTS='
Nov 02 10:48:39.480 CPU0: JIT: flushing data structures (compiled pages=974)
Nov 02 10:48:39.495 ROM: trying to read bootvar 'RANDOM_NUM'
Nov 02 10:48:52.255 VTTY: Console port is now connected (accept_fd=11,conn_fd=18)
Nov 02 10:52:25.164 ROM: trying to set bootvar 'RANDOM_NUM=199056137'
Nov 02 10:54:08.901 CPU0: JIT: partial JIT flush (count=711)
Nov 02 10:56:03.182 CPU0: JIT: flushing data structures (compiled pages=986)
Nov 02 11:41:33.085 CPU0: JIT: partial JIT flush (count=573)
Nov 02 11:41:49.281 ROM: trying to read bootvar 'WARM_REBOOT'
Nov 02 11:41:49.281 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Nov 02 11:41:49.458 CPU0: JIT: flushing data structures (compiled pages=1026)
Nov 02 11:41:49.652 CPU0: JIT: partial JIT flush (count=776)
