#ifndef MEMORY_DRAM_H
#define MEMORY_DRAM_H

#define DMC0_CONCONTROL   *(uint32_t*)0xF0000000
#define DMC0_MEMCONTROL   *(uint32_t*)0xF0000004
#define DMC0_MEMCONFIG0   *(uint32_t*)0xF0000008
#define DMC0_MEMCONFIG1   *(uint32_t*)0xF000000C
#define DMC0_DIRECTCMD    *(uint32_t*)0xF0000010
#define DMC0_PRECHCONFIG  *(uint32_t*)0xF0000014
#define DMC0_PHYCONTROL0  *(uint32_t*)0xF0000018
#define DMC0_PHYCONTROL1  *(uint32_t*)0xF000001C
#define DMC0_RESERVED     *(uint32_t*)0xF0000020
#define DMC0_PWRDNCONFIG  *(uint32_t*)0xF0000028
#define DMC0_TIMINGAREF   *(uint32_t*)0xF0000030
#define DMC0_TIMINGROW    *(uint32_t*)0xF0000034
#define DMC0_TIMINGDATA   *(uint32_t*)0xF0000038
#define DMC0_TIMINGPOWER  *(uint32_t*)0xF000003C
#define DMC0_PHYSTATUS    *(uint32_t*)0xF0000040
#define DMC0_CHIP0STATUS  *(uint32_t*)0xF0000048
#define DMC0_CHIP1STATUS  *(uint32_t*)0xF000004C
#define DMC0_AREFSTATUS   *(uint32_t*)0xF0000050
#define DMC0_MRSTATUS     *(uint32_t*)0xF0000054
#define DMC0_PHYTEST0     *(uint32_t*)0xF0000058
#define DMC0_PHYTEST1     *(uint32_t*)0xF000005C
#define DMC0_QOSCONTROL0  *(uint32_t*)0xF0000060
#define DMC0_QOSCONFIG0   *(uint32_t*)0xF0000064
#define DMC0_QOSCONTROL1  *(uint32_t*)0xF0000068
#define DMC0_QOSCONFIG1   *(uint32_t*)0xF000006C
#define DMC0_QOSCONTROL2  *(uint32_t*)0xF0000070
#define DMC0_QOSCONFIG2   *(uint32_t*)0xF0000074
#define DMC0_QOSCONTROL3  *(uint32_t*)0xF0000078
#define DMC0_QOSCONFIG3   *(uint32_t*)0xF000007C
#define DMC0_QOSCONTROL4  *(uint32_t*)0xF0000080
#define DMC0_QOSCONFIG4   *(uint32_t*)0xF0000084
#define DMC0_QOSCONTROL5  *(uint32_t*)0xF0000088
#define DMC0_QOSCONFIG5   *(uint32_t*)0xF000008C
#define DMC0_QOSCONTROL6  *(uint32_t*)0xF0000090
#define DMC0_QOSCONFIG6   *(uint32_t*)0xF0000094
#define DMC0_QOSCONTROL7  *(uint32_t*)0xF0000098
#define DMC0_QOSCONFIG7   *(uint32_t*)0xF000009C
#define DMC0_QOSCONTROL8  *(uint32_t*)0xF00000A0
#define DMC0_QOSCONFIG8   *(uint32_t*)0xF00000A4
#define DMC0_QOSCONTROL9  *(uint32_t*)0xF00000A8
#define DMC0_QOSCONFIG9   *(uint32_t*)0xF00000AC
#define DMC0_QOSCONTROL10 *(uint32_t*)0xF00000B0
#define DMC0_QOSCONFIG10  *(uint32_t*)0xF00000B4
#define DMC0_QOSCONTROL11 *(uint32_t*)0xF00000B8
#define DMC0_QOSCONFIG11  *(uint32_t*)0xF00000BC
#define DMC0_QOSCONTROL12 *(uint32_t*)0xF00000C0
#define DMC0_QOSCONFIG12  *(uint32_t*)0xF00000C4
#define DMC0_QOSCONTROL13 *(uint32_t*)0xF00000C8
#define DMC0_QOSCONFIG13  *(uint32_t*)0xF00000CC
#define DMC0_QOSCONTROL14 *(uint32_t*)0xF00000D0
#define DMC0_QOSCONFIG14  *(uint32_t*)0xF00000D4
#define DMC0_QOSCONTROL15 *(uint32_t*)0xF00000D8
#define DMC0_QOSCONFIG15  *(uint32_t*)0xF00000DC

#define DMC1_CONCONTROL   *(uint32_t*)0xF1400000
#define DMC1_MEMCONTROL   *(uint32_t*)0xF1400004
#define DMC1_MEMCONFIG0   *(uint32_t*)0xF1400008
#define DMC1_MEMCONFIG1   *(uint32_t*)0xF140000C
#define DMC1_DIRECTCMD    *(uint32_t*)0xF1400010
#define DMC1_PRECHCONFIG  *(uint32_t*)0xF1400014
#define DMC1_PHYCONTROL0  *(uint32_t*)0xF1400018
#define DMC1_PHYCONTROL1  *(uint32_t*)0xF140001C
#define DMC1_RESERVED     *(uint32_t*)0xF1400020
#define DMC1_PWRDNCONFIG  *(uint32_t*)0xF1400028
#define DMC1_TIMINGAREF   *(uint32_t*)0xF1400030
#define DMC1_TIMINGROW    *(uint32_t*)0xF1400034
#define DMC1_TIMINGDATA   *(uint32_t*)0xF1400038
#define DMC1_TIMINGPOWER  *(uint32_t*)0xF140003C
#define DMC1_PHYSTATUS    *(uint32_t*)0xF1400040
#define DMC1_CHIP0STATUS  *(uint32_t*)0xF1400048
#define DMC1_CHIP1STATUS  *(uint32_t*)0xF140004C
#define DMC1_AREFSTATUS   *(uint32_t*)0xF1400050
#define DMC1_MRSTATUS     *(uint32_t*)0xF1400054
#define DMC1_PHYTEST0     *(uint32_t*)0xF1400058
#define DMC1_PHYTEST1     *(uint32_t*)0xF140005C
#define DMC1_QOSCONTROL0  *(uint32_t*)0xF1400060
#define DMC1_QOSCONFIG0   *(uint32_t*)0xF1400064
#define DMC1_QOSCONTROL1  *(uint32_t*)0xF1400068
#define DMC1_QOSCONFIG1   *(uint32_t*)0xF140006C
#define DMC1_QOSCONTROL2  *(uint32_t*)0xF1400070
#define DMC1_QOSCONFIG2   *(uint32_t*)0xF1400074
#define DMC1_QOSCONTROL3  *(uint32_t*)0xF1400078
#define DMC1_QOSCONFIG3   *(uint32_t*)0xF140007C
#define DMC1_QOSCONTROL4  *(uint32_t*)0xF1400080
#define DMC1_QOSCONFIG4   *(uint32_t*)0xF1400084
#define DMC1_QOSCONTROL5  *(uint32_t*)0xF1400088
#define DMC1_QOSCONFIG5   *(uint32_t*)0xF140008C
#define DMC1_QOSCONTROL6  *(uint32_t*)0xF1400090
#define DMC1_QOSCONFIG6   *(uint32_t*)0xF1400094
#define DMC1_QOSCONTROL7  *(uint32_t*)0xF1400098
#define DMC1_QOSCONFIG7   *(uint32_t*)0xF140009C
#define DMC1_QOSCONTROL8  *(uint32_t*)0xF14000A0
#define DMC1_QOSCONFIG8   *(uint32_t*)0xF14000A4
#define DMC1_QOSCONTROL9  *(uint32_t*)0xF14000A8
#define DMC1_QOSCONFIG9   *(uint32_t*)0xF14000AC
#define DMC1_QOSCONTROL10 *(uint32_t*)0xF14000B0
#define DMC1_QOSCONFIG10  *(uint32_t*)0xF14000B4
#define DMC1_QOSCONTROL11 *(uint32_t*)0xF14000B8
#define DMC1_QOSCONFIG11  *(uint32_t*)0xF14000BC
#define DMC1_QOSCONTROL12 *(uint32_t*)0xF14000C0
#define DMC1_QOSCONFIG12  *(uint32_t*)0xF14000C4
#define DMC1_QOSCONTROL13 *(uint32_t*)0xF14000C8
#define DMC1_QOSCONFIG13  *(uint32_t*)0xF14000CC
#define DMC1_QOSCONTROL14 *(uint32_t*)0xF14000D0
#define DMC1_QOSCONFIG14  *(uint32_t*)0xF14000D4
#define DMC1_QOSCONTROL15 *(uint32_t*)0xF14000D8
#define DMC1_QOSCONFIG15  *(uint32_t*)0xF14000DC

#endif //MEMORY_DRAM_H
