// Seed: 3920361488
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4
);
  assign id_1 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input wor id_2,
    output logic id_3,
    input supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7
);
  always id_3 = #1 -1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_5,
      id_0,
      id_6
  );
endmodule
module module_2;
  supply1 [!  1 : ""] id_1;
  assign id_1 = -1;
endmodule
module module_3 #(
    parameter id_0 = 32'd36,
    parameter id_1 = 32'd5
) (
    input wand _id_0,
    input tri1 _id_1
);
  supply0 [1  ||  id_0 : id_1] id_3;
  assign id_3 = -1 - 1;
  tri0 id_4;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4 = -1'b0;
  always @(1 or posedge -1 / -1 - id_1);
endmodule
