
robot_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000944c  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  0800950c  0800950c  0001950c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800998c  0800998c  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  0800998c  0800998c  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800998c  0800998c  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800998c  0800998c  0001998c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009990  08009990  00019990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08009994  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000591c  20000084  08009a18  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200059a0  08009a18  000259a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017bc6  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004108  00000000  00000000  00037cb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015e8  00000000  00000000  0003bdc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010ea  00000000  00000000  0003d3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a39e  00000000  00000000  0003e492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c7ff  00000000  00000000  00058830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098571  00000000  00000000  0007502f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005708  00000000  00000000  0010d5a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  00112ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000084 	.word	0x20000084
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080094f4 	.word	0x080094f4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000088 	.word	0x20000088
 8000104:	080094f4 	.word	0x080094f4

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	; 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	; 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			; (mov r8, r8)

0800041c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800041c:	b590      	push	{r4, r7, lr}
 800041e:	b087      	sub	sp, #28
 8000420:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	4a08      	ldr	r2, [pc, #32]	; (8000448 <MX_FREERTOS_Init+0x2c>)
 8000426:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000428:	c313      	stmia	r3!, {r0, r1, r4}
 800042a:	ca03      	ldmia	r2!, {r0, r1}
 800042c:	c303      	stmia	r3!, {r0, r1}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2100      	movs	r1, #0
 8000432:	0018      	movs	r0, r3
 8000434:	f005 ff2d 	bl	8006292 <osThreadCreate>
 8000438:	0002      	movs	r2, r0
 800043a:	4b04      	ldr	r3, [pc, #16]	; (800044c <MX_FREERTOS_Init+0x30>)
 800043c:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800043e:	46c0      	nop			; (mov r8, r8)
 8000440:	46bd      	mov	sp, r7
 8000442:	b007      	add	sp, #28
 8000444:	bd90      	pop	{r4, r7, pc}
 8000446:	46c0      	nop			; (mov r8, r8)
 8000448:	08009518 	.word	0x08009518
 800044c:	200000a0 	.word	0x200000a0

08000450 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000458:	2001      	movs	r0, #1
 800045a:	f005 ff42 	bl	80062e2 <osDelay>
 800045e:	e7fb      	b.n	8000458 <StartDefaultTask+0x8>

08000460 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000460:	b590      	push	{r4, r7, lr}
 8000462:	b08b      	sub	sp, #44	; 0x2c
 8000464:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000466:	2414      	movs	r4, #20
 8000468:	193b      	adds	r3, r7, r4
 800046a:	0018      	movs	r0, r3
 800046c:	2314      	movs	r3, #20
 800046e:	001a      	movs	r2, r3
 8000470:	2100      	movs	r1, #0
 8000472:	f008 f8e7 	bl	8008644 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000476:	4b42      	ldr	r3, [pc, #264]	; (8000580 <MX_GPIO_Init+0x120>)
 8000478:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800047a:	4b41      	ldr	r3, [pc, #260]	; (8000580 <MX_GPIO_Init+0x120>)
 800047c:	2104      	movs	r1, #4
 800047e:	430a      	orrs	r2, r1
 8000480:	635a      	str	r2, [r3, #52]	; 0x34
 8000482:	4b3f      	ldr	r3, [pc, #252]	; (8000580 <MX_GPIO_Init+0x120>)
 8000484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000486:	2204      	movs	r2, #4
 8000488:	4013      	ands	r3, r2
 800048a:	613b      	str	r3, [r7, #16]
 800048c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800048e:	4b3c      	ldr	r3, [pc, #240]	; (8000580 <MX_GPIO_Init+0x120>)
 8000490:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000492:	4b3b      	ldr	r3, [pc, #236]	; (8000580 <MX_GPIO_Init+0x120>)
 8000494:	2120      	movs	r1, #32
 8000496:	430a      	orrs	r2, r1
 8000498:	635a      	str	r2, [r3, #52]	; 0x34
 800049a:	4b39      	ldr	r3, [pc, #228]	; (8000580 <MX_GPIO_Init+0x120>)
 800049c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800049e:	2220      	movs	r2, #32
 80004a0:	4013      	ands	r3, r2
 80004a2:	60fb      	str	r3, [r7, #12]
 80004a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a6:	4b36      	ldr	r3, [pc, #216]	; (8000580 <MX_GPIO_Init+0x120>)
 80004a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004aa:	4b35      	ldr	r3, [pc, #212]	; (8000580 <MX_GPIO_Init+0x120>)
 80004ac:	2101      	movs	r1, #1
 80004ae:	430a      	orrs	r2, r1
 80004b0:	635a      	str	r2, [r3, #52]	; 0x34
 80004b2:	4b33      	ldr	r3, [pc, #204]	; (8000580 <MX_GPIO_Init+0x120>)
 80004b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004b6:	2201      	movs	r2, #1
 80004b8:	4013      	ands	r3, r2
 80004ba:	60bb      	str	r3, [r7, #8]
 80004bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004be:	4b30      	ldr	r3, [pc, #192]	; (8000580 <MX_GPIO_Init+0x120>)
 80004c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004c2:	4b2f      	ldr	r3, [pc, #188]	; (8000580 <MX_GPIO_Init+0x120>)
 80004c4:	2102      	movs	r1, #2
 80004c6:	430a      	orrs	r2, r1
 80004c8:	635a      	str	r2, [r3, #52]	; 0x34
 80004ca:	4b2d      	ldr	r3, [pc, #180]	; (8000580 <MX_GPIO_Init+0x120>)
 80004cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004ce:	2202      	movs	r2, #2
 80004d0:	4013      	ands	r3, r2
 80004d2:	607b      	str	r3, [r7, #4]
 80004d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004d6:	4b2a      	ldr	r3, [pc, #168]	; (8000580 <MX_GPIO_Init+0x120>)
 80004d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004da:	4b29      	ldr	r3, [pc, #164]	; (8000580 <MX_GPIO_Init+0x120>)
 80004dc:	2108      	movs	r1, #8
 80004de:	430a      	orrs	r2, r1
 80004e0:	635a      	str	r2, [r3, #52]	; 0x34
 80004e2:	4b27      	ldr	r3, [pc, #156]	; (8000580 <MX_GPIO_Init+0x120>)
 80004e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004e6:	2208      	movs	r2, #8
 80004e8:	4013      	ands	r3, r2
 80004ea:	603b      	str	r3, [r7, #0]
 80004ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_Pin|LED_ORANGE_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 80004ee:	23e0      	movs	r3, #224	; 0xe0
 80004f0:	019b      	lsls	r3, r3, #6
 80004f2:	4824      	ldr	r0, [pc, #144]	; (8000584 <MX_GPIO_Init+0x124>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	0019      	movs	r1, r3
 80004f8:	f001 ff16 	bl	8002328 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_ORANGE_Pin|LED_GREEN_Pin;
 80004fc:	193b      	adds	r3, r7, r4
 80004fe:	22e0      	movs	r2, #224	; 0xe0
 8000500:	0192      	lsls	r2, r2, #6
 8000502:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000504:	193b      	adds	r3, r7, r4
 8000506:	2201      	movs	r2, #1
 8000508:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050a:	193b      	adds	r3, r7, r4
 800050c:	2200      	movs	r2, #0
 800050e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000510:	193b      	adds	r3, r7, r4
 8000512:	2200      	movs	r2, #0
 8000514:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000516:	193b      	adds	r3, r7, r4
 8000518:	4a1a      	ldr	r2, [pc, #104]	; (8000584 <MX_GPIO_Init+0x124>)
 800051a:	0019      	movs	r1, r3
 800051c:	0010      	movs	r0, r2
 800051e:	f001 fd9f 	bl	8002060 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = BORDER_BACK_Pin|BORDER_FRONT_Pin;
 8000522:	0021      	movs	r1, r4
 8000524:	187b      	adds	r3, r7, r1
 8000526:	220c      	movs	r2, #12
 8000528:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2288      	movs	r2, #136	; 0x88
 800052e:	0352      	lsls	r2, r2, #13
 8000530:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000532:	187b      	adds	r3, r7, r1
 8000534:	2200      	movs	r2, #0
 8000536:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000538:	000c      	movs	r4, r1
 800053a:	187b      	adds	r3, r7, r1
 800053c:	4a12      	ldr	r2, [pc, #72]	; (8000588 <MX_GPIO_Init+0x128>)
 800053e:	0019      	movs	r1, r3
 8000540:	0010      	movs	r0, r2
 8000542:	f001 fd8d 	bl	8002060 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BUMPER3_Pin|BUMPER2_Pin|BUMPER1_Pin|BUMPER0_Pin;
 8000546:	0021      	movs	r1, r4
 8000548:	187b      	adds	r3, r7, r1
 800054a:	22f0      	movs	r2, #240	; 0xf0
 800054c:	0092      	lsls	r2, r2, #2
 800054e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000550:	187b      	adds	r3, r7, r1
 8000552:	2200      	movs	r2, #0
 8000554:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2200      	movs	r2, #0
 800055a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800055c:	187b      	adds	r3, r7, r1
 800055e:	4a09      	ldr	r2, [pc, #36]	; (8000584 <MX_GPIO_Init+0x124>)
 8000560:	0019      	movs	r1, r3
 8000562:	0010      	movs	r0, r2
 8000564:	f001 fd7c 	bl	8002060 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 8000568:	2200      	movs	r2, #0
 800056a:	2103      	movs	r1, #3
 800056c:	2006      	movs	r0, #6
 800056e:	f001 fc79 	bl	8001e64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000572:	2006      	movs	r0, #6
 8000574:	f001 fc8b 	bl	8001e8e <HAL_NVIC_EnableIRQ>

}
 8000578:	46c0      	nop			; (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	b00b      	add	sp, #44	; 0x2c
 800057e:	bd90      	pop	{r4, r7, pc}
 8000580:	40021000 	.word	0x40021000
 8000584:	50000400 	.word	0x50000400
 8000588:	50000c00 	.word	0x50000c00

0800058c <start_task>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Task handle
TaskHandle_t StartTask_Handler;
void start_task(void *pvParameters)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL(); // enter critical section
 8000594:	f007 fa8c 	bl	8007ab0 <vPortEnterCritical>
    // Create LED task
    createLedTask();
 8000598:	f001 f830 	bl	80015fc <createLedTask>
    // Create shell task
    createShellTask();
 800059c:	f001 fb1a 	bl	8001bd4 <createShellTask>
    // createBoardTask();
    // Create ydlidar task
    // createYdlidarTask();
    // Create balance task
    // createBalanceTask();
    vTaskDelete(StartTask_Handler); // delete start task
 80005a0:	4b05      	ldr	r3, [pc, #20]	; (80005b8 <start_task+0x2c>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	0018      	movs	r0, r3
 80005a6:	f006 fc3b 	bl	8006e20 <vTaskDelete>
    taskEXIT_CRITICAL();            // exit critical section
 80005aa:	f007 fa93 	bl	8007ad4 <vPortExitCritical>
}
 80005ae:	46c0      	nop			; (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	b002      	add	sp, #8
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	200000a4 	.word	0x200000a4

080005bc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af02      	add	r7, sp, #8
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80005c2:	f001 fb1d 	bl	8001c00 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80005c6:	f000 f831 	bl	800062c <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80005ca:	f7ff ff49 	bl	8000460 <MX_GPIO_Init>
    MX_TIM17_Init();
 80005ce:	f000 fc0f 	bl	8000df0 <MX_TIM17_Init>
    MX_TIM15_Init();
 80005d2:	f000 fac1 	bl	8000b58 <MX_TIM15_Init>
    MX_TIM16_Init();
 80005d6:	f000 fb83 	bl	8000ce0 <MX_TIM16_Init>
    MX_TIM1_Init();
 80005da:	f000 f9b1 	bl	8000940 <MX_TIM1_Init>
    MX_TIM3_Init();
 80005de:	f000 fa19 	bl	8000a14 <MX_TIM3_Init>
    MX_USART2_UART_Init();
 80005e2:	f000 fe1d 	bl	8001220 <MX_USART2_UART_Init>
    MX_TIM7_Init();
 80005e6:	f000 fa79 	bl	8000adc <MX_TIM7_Init>
    MX_USART4_UART_Init();
 80005ea:	f000 fe6b 	bl	80012c4 <MX_USART4_UART_Init>
    /* USER CODE BEGIN 2 */
    printf("\r\n\r\n>>>>>>>>>>>>>>Projet Robot Start<<<<<<<<<<<<<<\r\n");
 80005ee:	4b0b      	ldr	r3, [pc, #44]	; (800061c <main+0x60>)
 80005f0:	0018      	movs	r0, r3
 80005f2:	f007 fef7 	bl	80083e4 <puts>
    xTaskCreate((TaskFunction_t)start_task, // task function
 80005f6:	2380      	movs	r3, #128	; 0x80
 80005f8:	005a      	lsls	r2, r3, #1
 80005fa:	4909      	ldr	r1, [pc, #36]	; (8000620 <main+0x64>)
 80005fc:	4809      	ldr	r0, [pc, #36]	; (8000624 <main+0x68>)
 80005fe:	4b0a      	ldr	r3, [pc, #40]	; (8000628 <main+0x6c>)
 8000600:	9301      	str	r3, [sp, #4]
 8000602:	2301      	movs	r3, #1
 8000604:	9300      	str	r3, [sp, #0]
 8000606:	2300      	movs	r3, #0
 8000608:	f006 fadc 	bl	8006bc4 <xTaskCreate>
                (const char *)"start_task", // task name
                (uint16_t)256,              // stack size
                (void *)NULL,               // parameter
                (UBaseType_t)1,             // priority
                (TaskHandle_t *)&StartTask_Handler);
    vTaskStartScheduler();
 800060c:	f006 fc92 	bl	8006f34 <vTaskStartScheduler>

    /* USER CODE END 2 */

    /* Call init function for freertos objects (in freertos.c) */
    MX_FREERTOS_Init();
 8000610:	f7ff ff04 	bl	800041c <MX_FREERTOS_Init>

    /* Start scheduler */
    osKernelStart();
 8000614:	f005 fe35 	bl	8006282 <osKernelStart>

    /* We should never get here as control is now taken by the scheduler */
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
 8000618:	e7fe      	b.n	8000618 <main+0x5c>
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	0800952c 	.word	0x0800952c
 8000620:	08009560 	.word	0x08009560
 8000624:	0800058d 	.word	0x0800058d
 8000628:	200000a4 	.word	0x200000a4

0800062c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b093      	sub	sp, #76	; 0x4c
 8000630:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	2414      	movs	r4, #20
 8000634:	193b      	adds	r3, r7, r4
 8000636:	0018      	movs	r0, r3
 8000638:	2334      	movs	r3, #52	; 0x34
 800063a:	001a      	movs	r2, r3
 800063c:	2100      	movs	r1, #0
 800063e:	f008 f801 	bl	8008644 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	0018      	movs	r0, r3
 8000646:	2310      	movs	r3, #16
 8000648:	001a      	movs	r2, r3
 800064a:	2100      	movs	r1, #0
 800064c:	f007 fffa 	bl	8008644 <memset>

    /** Configure the main internal regulator output voltage
     */
    HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000650:	2380      	movs	r3, #128	; 0x80
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	0018      	movs	r0, r3
 8000656:	f001 fedd 	bl	8002414 <HAL_PWREx_ControlVoltageScaling>

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800065a:	193b      	adds	r3, r7, r4
 800065c:	2201      	movs	r2, #1
 800065e:	601a      	str	r2, [r3, #0]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000660:	193b      	adds	r3, r7, r4
 8000662:	2280      	movs	r2, #128	; 0x80
 8000664:	0252      	lsls	r2, r2, #9
 8000666:	605a      	str	r2, [r3, #4]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000668:	0021      	movs	r1, r4
 800066a:	187b      	adds	r3, r7, r1
 800066c:	2202      	movs	r2, #2
 800066e:	61da      	str	r2, [r3, #28]
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000670:	187b      	adds	r3, r7, r1
 8000672:	2203      	movs	r2, #3
 8000674:	621a      	str	r2, [r3, #32]
    RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000676:	187b      	adds	r3, r7, r1
 8000678:	2200      	movs	r2, #0
 800067a:	625a      	str	r2, [r3, #36]	; 0x24
    RCC_OscInitStruct.PLL.PLLN = 8;
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2208      	movs	r2, #8
 8000680:	629a      	str	r2, [r3, #40]	; 0x28
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2280      	movs	r2, #128	; 0x80
 8000686:	0292      	lsls	r2, r2, #10
 8000688:	62da      	str	r2, [r3, #44]	; 0x2c
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800068a:	187b      	adds	r3, r7, r1
 800068c:	2280      	movs	r2, #128	; 0x80
 800068e:	0592      	lsls	r2, r2, #22
 8000690:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000692:	187b      	adds	r3, r7, r1
 8000694:	0018      	movs	r0, r3
 8000696:	f001 ff09 	bl	80024ac <HAL_RCC_OscConfig>
 800069a:	1e03      	subs	r3, r0, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0x76>
    {
        Error_Handler();
 800069e:	f000 f819 	bl	80006d4 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 80006a2:	1d3b      	adds	r3, r7, #4
 80006a4:	2207      	movs	r2, #7
 80006a6:	601a      	str	r2, [r3, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	2202      	movs	r2, #2
 80006ac:	605a      	str	r2, [r3, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	2200      	movs	r2, #0
 80006b2:	609a      	str	r2, [r3, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006b4:	1d3b      	adds	r3, r7, #4
 80006b6:	2200      	movs	r2, #0
 80006b8:	60da      	str	r2, [r3, #12]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	2102      	movs	r1, #2
 80006be:	0018      	movs	r0, r3
 80006c0:	f002 fa04 	bl	8002acc <HAL_RCC_ClockConfig>
 80006c4:	1e03      	subs	r3, r0, #0
 80006c6:	d001      	beq.n	80006cc <SystemClock_Config+0xa0>
    {
        Error_Handler();
 80006c8:	f000 f804 	bl	80006d4 <Error_Handler>
    }
}
 80006cc:	46c0      	nop			; (mov r8, r8)
 80006ce:	46bd      	mov	sp, r7
 80006d0:	b013      	add	sp, #76	; 0x4c
 80006d2:	bd90      	pop	{r4, r7, pc}

080006d4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d8:	b672      	cpsid	i
}
 80006da:	46c0      	nop			; (mov r8, r8)
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 80006dc:	e7fe      	b.n	80006dc <Error_Handler+0x8>
	...

080006e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006e6:	4b12      	ldr	r3, [pc, #72]	; (8000730 <HAL_MspInit+0x50>)
 80006e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006ea:	4b11      	ldr	r3, [pc, #68]	; (8000730 <HAL_MspInit+0x50>)
 80006ec:	2101      	movs	r1, #1
 80006ee:	430a      	orrs	r2, r1
 80006f0:	641a      	str	r2, [r3, #64]	; 0x40
 80006f2:	4b0f      	ldr	r3, [pc, #60]	; (8000730 <HAL_MspInit+0x50>)
 80006f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f6:	2201      	movs	r2, #1
 80006f8:	4013      	ands	r3, r2
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006fe:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <HAL_MspInit+0x50>)
 8000700:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000702:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <HAL_MspInit+0x50>)
 8000704:	2180      	movs	r1, #128	; 0x80
 8000706:	0549      	lsls	r1, r1, #21
 8000708:	430a      	orrs	r2, r1
 800070a:	63da      	str	r2, [r3, #60]	; 0x3c
 800070c:	4b08      	ldr	r3, [pc, #32]	; (8000730 <HAL_MspInit+0x50>)
 800070e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000710:	2380      	movs	r3, #128	; 0x80
 8000712:	055b      	lsls	r3, r3, #21
 8000714:	4013      	ands	r3, r2
 8000716:	603b      	str	r3, [r7, #0]
 8000718:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800071a:	2302      	movs	r3, #2
 800071c:	425b      	negs	r3, r3
 800071e:	2200      	movs	r2, #0
 8000720:	2103      	movs	r1, #3
 8000722:	0018      	movs	r0, r3
 8000724:	f001 fb9e 	bl	8001e64 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000728:	46c0      	nop			; (mov r8, r8)
 800072a:	46bd      	mov	sp, r7
 800072c:	b002      	add	sp, #8
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40021000 	.word	0x40021000

08000734 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
    /* Place your implementation of fputc here */
    /* e.g. write a character to the USART2 and Loop until the end of transmission */
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800073c:	4b05      	ldr	r3, [pc, #20]	; (8000754 <__io_putchar+0x20>)
 800073e:	1d39      	adds	r1, r7, #4
 8000740:	4805      	ldr	r0, [pc, #20]	; (8000758 <__io_putchar+0x24>)
 8000742:	2201      	movs	r2, #1
 8000744:	f003 fe80 	bl	8004448 <HAL_UART_Transmit>

    return ch;
 8000748:	687b      	ldr	r3, [r7, #4]
}
 800074a:	0018      	movs	r0, r3
 800074c:	46bd      	mov	sp, r7
 800074e:	b002      	add	sp, #8
 8000750:	bd80      	pop	{r7, pc}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	0000ffff 	.word	0x0000ffff
 8000758:	20000274 	.word	0x20000274

0800075c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000760:	e7fe      	b.n	8000760 <NMI_Handler+0x4>

08000762 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000762:	b580      	push	{r7, lr}
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000766:	e7fe      	b.n	8000766 <HardFault_Handler+0x4>

08000768 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800076c:	f001 fab2 	bl	8001cd4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000770:	f006 ff4a 	bl	8007608 <xTaskGetSchedulerState>
 8000774:	0003      	movs	r3, r0
 8000776:	2b01      	cmp	r3, #1
 8000778:	d001      	beq.n	800077e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800077a:	f007 f9f5 	bl	8007b68 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BORDER_BACK_Pin);
 8000788:	2004      	movs	r0, #4
 800078a:	f001 fe05 	bl	8002398 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BORDER_FRONT_Pin);
 800078e:	2008      	movs	r0, #8
 8000790:	f001 fe02 	bl	8002398 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8000794:	46c0      	nop			; (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80007a0:	4b03      	ldr	r3, [pc, #12]	; (80007b0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 80007a2:	0018      	movs	r0, r3
 80007a4:	f002 fdce 	bl	8003344 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80007a8:	46c0      	nop			; (mov r8, r8)
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	200000ac 	.word	0x200000ac

080007b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80007b8:	4b03      	ldr	r3, [pc, #12]	; (80007c8 <TIM3_IRQHandler+0x14>)
 80007ba:	0018      	movs	r0, r3
 80007bc:	f002 fdc2 	bl	8003344 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80007c0:	46c0      	nop			; (mov r8, r8)
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	46c0      	nop			; (mov r8, r8)
 80007c8:	200000f8 	.word	0x200000f8

080007cc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80007d0:	4b03      	ldr	r3, [pc, #12]	; (80007e0 <TIM7_IRQHandler+0x14>)
 80007d2:	0018      	movs	r0, r3
 80007d4:	f002 fdb6 	bl	8003344 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80007d8:	46c0      	nop			; (mov r8, r8)
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	20000144 	.word	0x20000144

080007e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80007e8:	4b03      	ldr	r3, [pc, #12]	; (80007f8 <USART2_IRQHandler+0x14>)
 80007ea:	0018      	movs	r0, r3
 80007ec:	f003 ff20 	bl	8004630 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80007f0:	46c0      	nop			; (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	20000274 	.word	0x20000274

080007fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b086      	sub	sp, #24
 8000800:	af00      	add	r7, sp, #0
 8000802:	60f8      	str	r0, [r7, #12]
 8000804:	60b9      	str	r1, [r7, #8]
 8000806:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000808:	2300      	movs	r3, #0
 800080a:	617b      	str	r3, [r7, #20]
 800080c:	e00a      	b.n	8000824 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800080e:	e000      	b.n	8000812 <_read+0x16>
 8000810:	bf00      	nop
 8000812:	0001      	movs	r1, r0
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	1c5a      	adds	r2, r3, #1
 8000818:	60ba      	str	r2, [r7, #8]
 800081a:	b2ca      	uxtb	r2, r1
 800081c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	3301      	adds	r3, #1
 8000822:	617b      	str	r3, [r7, #20]
 8000824:	697a      	ldr	r2, [r7, #20]
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	429a      	cmp	r2, r3
 800082a:	dbf0      	blt.n	800080e <_read+0x12>
  }

  return len;
 800082c:	687b      	ldr	r3, [r7, #4]
}
 800082e:	0018      	movs	r0, r3
 8000830:	46bd      	mov	sp, r7
 8000832:	b006      	add	sp, #24
 8000834:	bd80      	pop	{r7, pc}

08000836 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000836:	b580      	push	{r7, lr}
 8000838:	b086      	sub	sp, #24
 800083a:	af00      	add	r7, sp, #0
 800083c:	60f8      	str	r0, [r7, #12]
 800083e:	60b9      	str	r1, [r7, #8]
 8000840:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
 8000846:	e009      	b.n	800085c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	1c5a      	adds	r2, r3, #1
 800084c:	60ba      	str	r2, [r7, #8]
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	0018      	movs	r0, r3
 8000852:	f7ff ff6f 	bl	8000734 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000856:	697b      	ldr	r3, [r7, #20]
 8000858:	3301      	adds	r3, #1
 800085a:	617b      	str	r3, [r7, #20]
 800085c:	697a      	ldr	r2, [r7, #20]
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	429a      	cmp	r2, r3
 8000862:	dbf1      	blt.n	8000848 <_write+0x12>
  }
  return len;
 8000864:	687b      	ldr	r3, [r7, #4]
}
 8000866:	0018      	movs	r0, r3
 8000868:	46bd      	mov	sp, r7
 800086a:	b006      	add	sp, #24
 800086c:	bd80      	pop	{r7, pc}

0800086e <_close>:

int _close(int file)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	b082      	sub	sp, #8
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000876:	2301      	movs	r3, #1
 8000878:	425b      	negs	r3, r3
}
 800087a:	0018      	movs	r0, r3
 800087c:	46bd      	mov	sp, r7
 800087e:	b002      	add	sp, #8
 8000880:	bd80      	pop	{r7, pc}

08000882 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000882:	b580      	push	{r7, lr}
 8000884:	b082      	sub	sp, #8
 8000886:	af00      	add	r7, sp, #0
 8000888:	6078      	str	r0, [r7, #4]
 800088a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	2280      	movs	r2, #128	; 0x80
 8000890:	0192      	lsls	r2, r2, #6
 8000892:	605a      	str	r2, [r3, #4]
  return 0;
 8000894:	2300      	movs	r3, #0
}
 8000896:	0018      	movs	r0, r3
 8000898:	46bd      	mov	sp, r7
 800089a:	b002      	add	sp, #8
 800089c:	bd80      	pop	{r7, pc}

0800089e <_isatty>:

int _isatty(int file)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	b082      	sub	sp, #8
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80008a6:	2301      	movs	r3, #1
}
 80008a8:	0018      	movs	r0, r3
 80008aa:	46bd      	mov	sp, r7
 80008ac:	b002      	add	sp, #8
 80008ae:	bd80      	pop	{r7, pc}

080008b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	60f8      	str	r0, [r7, #12]
 80008b8:	60b9      	str	r1, [r7, #8]
 80008ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80008bc:	2300      	movs	r3, #0
}
 80008be:	0018      	movs	r0, r3
 80008c0:	46bd      	mov	sp, r7
 80008c2:	b004      	add	sp, #16
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008d0:	4a14      	ldr	r2, [pc, #80]	; (8000924 <_sbrk+0x5c>)
 80008d2:	4b15      	ldr	r3, [pc, #84]	; (8000928 <_sbrk+0x60>)
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008dc:	4b13      	ldr	r3, [pc, #76]	; (800092c <_sbrk+0x64>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d102      	bne.n	80008ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008e4:	4b11      	ldr	r3, [pc, #68]	; (800092c <_sbrk+0x64>)
 80008e6:	4a12      	ldr	r2, [pc, #72]	; (8000930 <_sbrk+0x68>)
 80008e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008ea:	4b10      	ldr	r3, [pc, #64]	; (800092c <_sbrk+0x64>)
 80008ec:	681a      	ldr	r2, [r3, #0]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	18d3      	adds	r3, r2, r3
 80008f2:	693a      	ldr	r2, [r7, #16]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	d207      	bcs.n	8000908 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008f8:	f007 fefa 	bl	80086f0 <__errno>
 80008fc:	0003      	movs	r3, r0
 80008fe:	220c      	movs	r2, #12
 8000900:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000902:	2301      	movs	r3, #1
 8000904:	425b      	negs	r3, r3
 8000906:	e009      	b.n	800091c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000908:	4b08      	ldr	r3, [pc, #32]	; (800092c <_sbrk+0x64>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800090e:	4b07      	ldr	r3, [pc, #28]	; (800092c <_sbrk+0x64>)
 8000910:	681a      	ldr	r2, [r3, #0]
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	18d2      	adds	r2, r2, r3
 8000916:	4b05      	ldr	r3, [pc, #20]	; (800092c <_sbrk+0x64>)
 8000918:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800091a:	68fb      	ldr	r3, [r7, #12]
}
 800091c:	0018      	movs	r0, r3
 800091e:	46bd      	mov	sp, r7
 8000920:	b006      	add	sp, #24
 8000922:	bd80      	pop	{r7, pc}
 8000924:	20009000 	.word	0x20009000
 8000928:	00000400 	.word	0x00000400
 800092c:	200000a8 	.word	0x200000a8
 8000930:	200059a0 	.word	0x200059a0

08000934 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000938:	46c0      	nop			; (mov r8, r8)
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
	...

08000940 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000940:	b590      	push	{r4, r7, lr}
 8000942:	b08d      	sub	sp, #52	; 0x34
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000946:	240c      	movs	r4, #12
 8000948:	193b      	adds	r3, r7, r4
 800094a:	0018      	movs	r0, r3
 800094c:	2324      	movs	r3, #36	; 0x24
 800094e:	001a      	movs	r2, r3
 8000950:	2100      	movs	r1, #0
 8000952:	f007 fe77 	bl	8008644 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000956:	003b      	movs	r3, r7
 8000958:	0018      	movs	r0, r3
 800095a:	230c      	movs	r3, #12
 800095c:	001a      	movs	r2, r3
 800095e:	2100      	movs	r1, #0
 8000960:	f007 fe70 	bl	8008644 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000964:	4b28      	ldr	r3, [pc, #160]	; (8000a08 <MX_TIM1_Init+0xc8>)
 8000966:	4a29      	ldr	r2, [pc, #164]	; (8000a0c <MX_TIM1_Init+0xcc>)
 8000968:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800096a:	4b27      	ldr	r3, [pc, #156]	; (8000a08 <MX_TIM1_Init+0xc8>)
 800096c:	2200      	movs	r2, #0
 800096e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000970:	4b25      	ldr	r3, [pc, #148]	; (8000a08 <MX_TIM1_Init+0xc8>)
 8000972:	2200      	movs	r2, #0
 8000974:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000976:	4b24      	ldr	r3, [pc, #144]	; (8000a08 <MX_TIM1_Init+0xc8>)
 8000978:	4a25      	ldr	r2, [pc, #148]	; (8000a10 <MX_TIM1_Init+0xd0>)
 800097a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800097c:	4b22      	ldr	r3, [pc, #136]	; (8000a08 <MX_TIM1_Init+0xc8>)
 800097e:	2200      	movs	r2, #0
 8000980:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000982:	4b21      	ldr	r3, [pc, #132]	; (8000a08 <MX_TIM1_Init+0xc8>)
 8000984:	2200      	movs	r2, #0
 8000986:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000988:	4b1f      	ldr	r3, [pc, #124]	; (8000a08 <MX_TIM1_Init+0xc8>)
 800098a:	2200      	movs	r2, #0
 800098c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800098e:	0021      	movs	r1, r4
 8000990:	187b      	adds	r3, r7, r1
 8000992:	2203      	movs	r2, #3
 8000994:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2200      	movs	r2, #0
 800099a:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2201      	movs	r2, #1
 80009a0:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2200      	movs	r2, #0
 80009a6:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	2200      	movs	r2, #0
 80009b2:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	2201      	movs	r2, #1
 80009b8:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	2200      	movs	r2, #0
 80009be:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2200      	movs	r2, #0
 80009c4:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80009c6:	187a      	adds	r2, r7, r1
 80009c8:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <MX_TIM1_Init+0xc8>)
 80009ca:	0011      	movs	r1, r2
 80009cc:	0018      	movs	r0, r3
 80009ce:	f002 fc11 	bl	80031f4 <HAL_TIM_Encoder_Init>
 80009d2:	1e03      	subs	r3, r0, #0
 80009d4:	d001      	beq.n	80009da <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80009d6:	f7ff fe7d 	bl	80006d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009da:	003b      	movs	r3, r7
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80009e0:	003b      	movs	r3, r7
 80009e2:	2200      	movs	r2, #0
 80009e4:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e6:	003b      	movs	r3, r7
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009ec:	003a      	movs	r2, r7
 80009ee:	4b06      	ldr	r3, [pc, #24]	; (8000a08 <MX_TIM1_Init+0xc8>)
 80009f0:	0011      	movs	r1, r2
 80009f2:	0018      	movs	r0, r3
 80009f4:	f003 fbac 	bl	8004150 <HAL_TIMEx_MasterConfigSynchronization>
 80009f8:	1e03      	subs	r3, r0, #0
 80009fa:	d001      	beq.n	8000a00 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80009fc:	f7ff fe6a 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a00:	46c0      	nop			; (mov r8, r8)
 8000a02:	46bd      	mov	sp, r7
 8000a04:	b00d      	add	sp, #52	; 0x34
 8000a06:	bd90      	pop	{r4, r7, pc}
 8000a08:	200000ac 	.word	0x200000ac
 8000a0c:	40012c00 	.word	0x40012c00
 8000a10:	0000ffff 	.word	0x0000ffff

08000a14 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000a14:	b590      	push	{r4, r7, lr}
 8000a16:	b08d      	sub	sp, #52	; 0x34
 8000a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a1a:	240c      	movs	r4, #12
 8000a1c:	193b      	adds	r3, r7, r4
 8000a1e:	0018      	movs	r0, r3
 8000a20:	2324      	movs	r3, #36	; 0x24
 8000a22:	001a      	movs	r2, r3
 8000a24:	2100      	movs	r1, #0
 8000a26:	f007 fe0d 	bl	8008644 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a2a:	003b      	movs	r3, r7
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	230c      	movs	r3, #12
 8000a30:	001a      	movs	r2, r3
 8000a32:	2100      	movs	r1, #0
 8000a34:	f007 fe06 	bl	8008644 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a38:	4b25      	ldr	r3, [pc, #148]	; (8000ad0 <MX_TIM3_Init+0xbc>)
 8000a3a:	4a26      	ldr	r2, [pc, #152]	; (8000ad4 <MX_TIM3_Init+0xc0>)
 8000a3c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000a3e:	4b24      	ldr	r3, [pc, #144]	; (8000ad0 <MX_TIM3_Init+0xbc>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a44:	4b22      	ldr	r3, [pc, #136]	; (8000ad0 <MX_TIM3_Init+0xbc>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000a4a:	4b21      	ldr	r3, [pc, #132]	; (8000ad0 <MX_TIM3_Init+0xbc>)
 8000a4c:	4a22      	ldr	r2, [pc, #136]	; (8000ad8 <MX_TIM3_Init+0xc4>)
 8000a4e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a50:	4b1f      	ldr	r3, [pc, #124]	; (8000ad0 <MX_TIM3_Init+0xbc>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a56:	4b1e      	ldr	r3, [pc, #120]	; (8000ad0 <MX_TIM3_Init+0xbc>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000a5c:	0021      	movs	r1, r4
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2203      	movs	r2, #3
 8000a62:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a64:	187b      	adds	r3, r7, r1
 8000a66:	2200      	movs	r2, #0
 8000a68:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a6a:	187b      	adds	r3, r7, r1
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	2200      	movs	r2, #0
 8000a74:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	2200      	movs	r2, #0
 8000a7a:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	2200      	movs	r2, #0
 8000a80:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	2201      	movs	r2, #1
 8000a86:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8000a8e:	187b      	adds	r3, r7, r1
 8000a90:	2200      	movs	r2, #0
 8000a92:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000a94:	187a      	adds	r2, r7, r1
 8000a96:	4b0e      	ldr	r3, [pc, #56]	; (8000ad0 <MX_TIM3_Init+0xbc>)
 8000a98:	0011      	movs	r1, r2
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f002 fbaa 	bl	80031f4 <HAL_TIM_Encoder_Init>
 8000aa0:	1e03      	subs	r3, r0, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000aa4:	f7ff fe16 	bl	80006d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa8:	003b      	movs	r3, r7
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aae:	003b      	movs	r3, r7
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ab4:	003a      	movs	r2, r7
 8000ab6:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <MX_TIM3_Init+0xbc>)
 8000ab8:	0011      	movs	r1, r2
 8000aba:	0018      	movs	r0, r3
 8000abc:	f003 fb48 	bl	8004150 <HAL_TIMEx_MasterConfigSynchronization>
 8000ac0:	1e03      	subs	r3, r0, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000ac4:	f7ff fe06 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000ac8:	46c0      	nop			; (mov r8, r8)
 8000aca:	46bd      	mov	sp, r7
 8000acc:	b00d      	add	sp, #52	; 0x34
 8000ace:	bd90      	pop	{r4, r7, pc}
 8000ad0:	200000f8 	.word	0x200000f8
 8000ad4:	40000400 	.word	0x40000400
 8000ad8:	0000ffff 	.word	0x0000ffff

08000adc <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	230c      	movs	r3, #12
 8000ae8:	001a      	movs	r2, r3
 8000aea:	2100      	movs	r1, #0
 8000aec:	f007 fdaa 	bl	8008644 <memset>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000af0:	4b15      	ldr	r3, [pc, #84]	; (8000b48 <MX_TIM7_Init+0x6c>)
 8000af2:	4a16      	ldr	r2, [pc, #88]	; (8000b4c <MX_TIM7_Init+0x70>)
 8000af4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 6400-1;
 8000af6:	4b14      	ldr	r3, [pc, #80]	; (8000b48 <MX_TIM7_Init+0x6c>)
 8000af8:	4a15      	ldr	r2, [pc, #84]	; (8000b50 <MX_TIM7_Init+0x74>)
 8000afa:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afc:	4b12      	ldr	r3, [pc, #72]	; (8000b48 <MX_TIM7_Init+0x6c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 8000b02:	4b11      	ldr	r3, [pc, #68]	; (8000b48 <MX_TIM7_Init+0x6c>)
 8000b04:	4a13      	ldr	r2, [pc, #76]	; (8000b54 <MX_TIM7_Init+0x78>)
 8000b06:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b08:	4b0f      	ldr	r3, [pc, #60]	; (8000b48 <MX_TIM7_Init+0x6c>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000b0e:	4b0e      	ldr	r3, [pc, #56]	; (8000b48 <MX_TIM7_Init+0x6c>)
 8000b10:	0018      	movs	r0, r3
 8000b12:	f002 fab7 	bl	8003084 <HAL_TIM_Base_Init>
 8000b16:	1e03      	subs	r3, r0, #0
 8000b18:	d001      	beq.n	8000b1e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8000b1a:	f7ff fddb 	bl	80006d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b1e:	1d3b      	adds	r3, r7, #4
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b24:	1d3b      	adds	r3, r7, #4
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000b2a:	1d3a      	adds	r2, r7, #4
 8000b2c:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <MX_TIM7_Init+0x6c>)
 8000b2e:	0011      	movs	r1, r2
 8000b30:	0018      	movs	r0, r3
 8000b32:	f003 fb0d 	bl	8004150 <HAL_TIMEx_MasterConfigSynchronization>
 8000b36:	1e03      	subs	r3, r0, #0
 8000b38:	d001      	beq.n	8000b3e <MX_TIM7_Init+0x62>
  {
    Error_Handler();
 8000b3a:	f7ff fdcb 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	46bd      	mov	sp, r7
 8000b42:	b004      	add	sp, #16
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	20000144 	.word	0x20000144
 8000b4c:	40001400 	.word	0x40001400
 8000b50:	000018ff 	.word	0x000018ff
 8000b54:	0000270f 	.word	0x0000270f

08000b58 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b09c      	sub	sp, #112	; 0x70
 8000b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b5e:	2360      	movs	r3, #96	; 0x60
 8000b60:	18fb      	adds	r3, r7, r3
 8000b62:	0018      	movs	r0, r3
 8000b64:	2310      	movs	r3, #16
 8000b66:	001a      	movs	r2, r3
 8000b68:	2100      	movs	r1, #0
 8000b6a:	f007 fd6b 	bl	8008644 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b6e:	2354      	movs	r3, #84	; 0x54
 8000b70:	18fb      	adds	r3, r7, r3
 8000b72:	0018      	movs	r0, r3
 8000b74:	230c      	movs	r3, #12
 8000b76:	001a      	movs	r2, r3
 8000b78:	2100      	movs	r1, #0
 8000b7a:	f007 fd63 	bl	8008644 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b7e:	2338      	movs	r3, #56	; 0x38
 8000b80:	18fb      	adds	r3, r7, r3
 8000b82:	0018      	movs	r0, r3
 8000b84:	231c      	movs	r3, #28
 8000b86:	001a      	movs	r2, r3
 8000b88:	2100      	movs	r1, #0
 8000b8a:	f007 fd5b 	bl	8008644 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	0018      	movs	r0, r3
 8000b92:	2334      	movs	r3, #52	; 0x34
 8000b94:	001a      	movs	r2, r3
 8000b96:	2100      	movs	r1, #0
 8000b98:	f007 fd54 	bl	8008644 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000b9c:	4b4d      	ldr	r3, [pc, #308]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000b9e:	4a4e      	ldr	r2, [pc, #312]	; (8000cd8 <MX_TIM15_Init+0x180>)
 8000ba0:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8000ba2:	4b4c      	ldr	r3, [pc, #304]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ba8:	4b4a      	ldr	r3, [pc, #296]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 2560-1;
 8000bae:	4b49      	ldr	r3, [pc, #292]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000bb0:	4a4a      	ldr	r2, [pc, #296]	; (8000cdc <MX_TIM15_Init+0x184>)
 8000bb2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bb4:	4b47      	ldr	r3, [pc, #284]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000bba:	4b46      	ldr	r3, [pc, #280]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bc0:	4b44      	ldr	r3, [pc, #272]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000bc6:	4b43      	ldr	r3, [pc, #268]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000bc8:	0018      	movs	r0, r3
 8000bca:	f002 fa5b 	bl	8003084 <HAL_TIM_Base_Init>
 8000bce:	1e03      	subs	r3, r0, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8000bd2:	f7ff fd7f 	bl	80006d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bd6:	2160      	movs	r1, #96	; 0x60
 8000bd8:	187b      	adds	r3, r7, r1
 8000bda:	2280      	movs	r2, #128	; 0x80
 8000bdc:	0152      	lsls	r2, r2, #5
 8000bde:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000be0:	187a      	adds	r2, r7, r1
 8000be2:	4b3c      	ldr	r3, [pc, #240]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000be4:	0011      	movs	r1, r2
 8000be6:	0018      	movs	r0, r3
 8000be8:	f002 fdde 	bl	80037a8 <HAL_TIM_ConfigClockSource>
 8000bec:	1e03      	subs	r3, r0, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 8000bf0:	f7ff fd70 	bl	80006d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8000bf4:	4b37      	ldr	r3, [pc, #220]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f002 fa9c 	bl	8003134 <HAL_TIM_PWM_Init>
 8000bfc:	1e03      	subs	r3, r0, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_TIM15_Init+0xac>
  {
    Error_Handler();
 8000c00:	f7ff fd68 	bl	80006d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c04:	2154      	movs	r1, #84	; 0x54
 8000c06:	187b      	adds	r3, r7, r1
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	2200      	movs	r2, #0
 8000c10:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000c12:	187a      	adds	r2, r7, r1
 8000c14:	4b2f      	ldr	r3, [pc, #188]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000c16:	0011      	movs	r1, r2
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f003 fa99 	bl	8004150 <HAL_TIMEx_MasterConfigSynchronization>
 8000c1e:	1e03      	subs	r3, r0, #0
 8000c20:	d001      	beq.n	8000c26 <MX_TIM15_Init+0xce>
  {
    Error_Handler();
 8000c22:	f7ff fd57 	bl	80006d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c26:	2138      	movs	r1, #56	; 0x38
 8000c28:	187b      	adds	r3, r7, r1
 8000c2a:	2260      	movs	r2, #96	; 0x60
 8000c2c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000c2e:	187b      	adds	r3, r7, r1
 8000c30:	2200      	movs	r2, #0
 8000c32:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c34:	187b      	adds	r3, r7, r1
 8000c36:	2200      	movs	r2, #0
 8000c38:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c3a:	187b      	adds	r3, r7, r1
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c40:	187b      	adds	r3, r7, r1
 8000c42:	2200      	movs	r2, #0
 8000c44:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c46:	187b      	adds	r3, r7, r1
 8000c48:	2200      	movs	r2, #0
 8000c4a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c4c:	187b      	adds	r3, r7, r1
 8000c4e:	2200      	movs	r2, #0
 8000c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c52:	1879      	adds	r1, r7, r1
 8000c54:	4b1f      	ldr	r3, [pc, #124]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f002 fca5 	bl	80035a8 <HAL_TIM_PWM_ConfigChannel>
 8000c5e:	1e03      	subs	r3, r0, #0
 8000c60:	d001      	beq.n	8000c66 <MX_TIM15_Init+0x10e>
  {
    Error_Handler();
 8000c62:	f7ff fd37 	bl	80006d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c66:	2338      	movs	r3, #56	; 0x38
 8000c68:	18f9      	adds	r1, r7, r3
 8000c6a:	4b1a      	ldr	r3, [pc, #104]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000c6c:	2204      	movs	r2, #4
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f002 fc9a 	bl	80035a8 <HAL_TIM_PWM_ConfigChannel>
 8000c74:	1e03      	subs	r3, r0, #0
 8000c76:	d001      	beq.n	8000c7c <MX_TIM15_Init+0x124>
  {
    Error_Handler();
 8000c78:	f7ff fd2c 	bl	80006d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c7c:	1d3b      	adds	r3, r7, #4
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	2200      	movs	r2, #0
 8000c86:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c8e:	1d3b      	adds	r3, r7, #4
 8000c90:	2200      	movs	r2, #0
 8000c92:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c94:	1d3b      	adds	r3, r7, #4
 8000c96:	2200      	movs	r2, #0
 8000c98:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c9a:	1d3b      	adds	r3, r7, #4
 8000c9c:	2280      	movs	r2, #128	; 0x80
 8000c9e:	0192      	lsls	r2, r2, #6
 8000ca0:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000ca2:	1d3b      	adds	r3, r7, #4
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ca8:	1d3b      	adds	r3, r7, #4
 8000caa:	2200      	movs	r2, #0
 8000cac:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8000cae:	1d3a      	adds	r2, r7, #4
 8000cb0:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000cb2:	0011      	movs	r1, r2
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f003 fab3 	bl	8004220 <HAL_TIMEx_ConfigBreakDeadTime>
 8000cba:	1e03      	subs	r3, r0, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_TIM15_Init+0x16a>
  {
    Error_Handler();
 8000cbe:	f7ff fd09 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8000cc2:	4b04      	ldr	r3, [pc, #16]	; (8000cd4 <MX_TIM15_Init+0x17c>)
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	f000 fa17 	bl	80010f8 <HAL_TIM_MspPostInit>

}
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	b01c      	add	sp, #112	; 0x70
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	20000190 	.word	0x20000190
 8000cd8:	40014000 	.word	0x40014000
 8000cdc:	000009ff 	.word	0x000009ff

08000ce0 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b094      	sub	sp, #80	; 0x50
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ce6:	2334      	movs	r3, #52	; 0x34
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	0018      	movs	r0, r3
 8000cec:	231c      	movs	r3, #28
 8000cee:	001a      	movs	r2, r3
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	f007 fca7 	bl	8008644 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000cf6:	003b      	movs	r3, r7
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	2334      	movs	r3, #52	; 0x34
 8000cfc:	001a      	movs	r2, r3
 8000cfe:	2100      	movs	r1, #0
 8000d00:	f007 fca0 	bl	8008644 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000d04:	4b37      	ldr	r3, [pc, #220]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000d06:	4a38      	ldr	r2, [pc, #224]	; (8000de8 <MX_TIM16_Init+0x108>)
 8000d08:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8000d0a:	4b36      	ldr	r3, [pc, #216]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d10:	4b34      	ldr	r3, [pc, #208]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 2560-1;
 8000d16:	4b33      	ldr	r3, [pc, #204]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000d18:	4a34      	ldr	r2, [pc, #208]	; (8000dec <MX_TIM16_Init+0x10c>)
 8000d1a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d1c:	4b31      	ldr	r3, [pc, #196]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000d22:	4b30      	ldr	r3, [pc, #192]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d28:	4b2e      	ldr	r3, [pc, #184]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000d2e:	4b2d      	ldr	r3, [pc, #180]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000d30:	0018      	movs	r0, r3
 8000d32:	f002 f9a7 	bl	8003084 <HAL_TIM_Base_Init>
 8000d36:	1e03      	subs	r3, r0, #0
 8000d38:	d001      	beq.n	8000d3e <MX_TIM16_Init+0x5e>
  {
    Error_Handler();
 8000d3a:	f7ff fccb 	bl	80006d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8000d3e:	4b29      	ldr	r3, [pc, #164]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000d40:	0018      	movs	r0, r3
 8000d42:	f002 f9f7 	bl	8003134 <HAL_TIM_PWM_Init>
 8000d46:	1e03      	subs	r3, r0, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM16_Init+0x6e>
  {
    Error_Handler();
 8000d4a:	f7ff fcc3 	bl	80006d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d4e:	2134      	movs	r1, #52	; 0x34
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	2260      	movs	r2, #96	; 0x60
 8000d54:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	2200      	movs	r2, #0
 8000d5a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d5c:	187b      	adds	r3, r7, r1
 8000d5e:	2200      	movs	r2, #0
 8000d60:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d62:	187b      	adds	r3, r7, r1
 8000d64:	2200      	movs	r2, #0
 8000d66:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d68:	187b      	adds	r3, r7, r1
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d6e:	187b      	adds	r3, r7, r1
 8000d70:	2200      	movs	r2, #0
 8000d72:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d74:	187b      	adds	r3, r7, r1
 8000d76:	2200      	movs	r2, #0
 8000d78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d7a:	1879      	adds	r1, r7, r1
 8000d7c:	4b19      	ldr	r3, [pc, #100]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	0018      	movs	r0, r3
 8000d82:	f002 fc11 	bl	80035a8 <HAL_TIM_PWM_ConfigChannel>
 8000d86:	1e03      	subs	r3, r0, #0
 8000d88:	d001      	beq.n	8000d8e <MX_TIM16_Init+0xae>
  {
    Error_Handler();
 8000d8a:	f7ff fca3 	bl	80006d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d8e:	003b      	movs	r3, r7
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d94:	003b      	movs	r3, r7
 8000d96:	2200      	movs	r2, #0
 8000d98:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d9a:	003b      	movs	r3, r7
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000da0:	003b      	movs	r3, r7
 8000da2:	2200      	movs	r2, #0
 8000da4:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000da6:	003b      	movs	r3, r7
 8000da8:	2200      	movs	r2, #0
 8000daa:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000dac:	003b      	movs	r3, r7
 8000dae:	2280      	movs	r2, #128	; 0x80
 8000db0:	0192      	lsls	r2, r2, #6
 8000db2:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000db4:	003b      	movs	r3, r7
 8000db6:	2200      	movs	r2, #0
 8000db8:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000dba:	003b      	movs	r3, r7
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000dc0:	003a      	movs	r2, r7
 8000dc2:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000dc4:	0011      	movs	r1, r2
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	f003 fa2a 	bl	8004220 <HAL_TIMEx_ConfigBreakDeadTime>
 8000dcc:	1e03      	subs	r3, r0, #0
 8000dce:	d001      	beq.n	8000dd4 <MX_TIM16_Init+0xf4>
  {
    Error_Handler();
 8000dd0:	f7ff fc80 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8000dd4:	4b03      	ldr	r3, [pc, #12]	; (8000de4 <MX_TIM16_Init+0x104>)
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f000 f98e 	bl	80010f8 <HAL_TIM_MspPostInit>

}
 8000ddc:	46c0      	nop			; (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	b014      	add	sp, #80	; 0x50
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	200001dc 	.word	0x200001dc
 8000de8:	40014400 	.word	0x40014400
 8000dec:	000009ff 	.word	0x000009ff

08000df0 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b094      	sub	sp, #80	; 0x50
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000df6:	2334      	movs	r3, #52	; 0x34
 8000df8:	18fb      	adds	r3, r7, r3
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	231c      	movs	r3, #28
 8000dfe:	001a      	movs	r2, r3
 8000e00:	2100      	movs	r1, #0
 8000e02:	f007 fc1f 	bl	8008644 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e06:	003b      	movs	r3, r7
 8000e08:	0018      	movs	r0, r3
 8000e0a:	2334      	movs	r3, #52	; 0x34
 8000e0c:	001a      	movs	r2, r3
 8000e0e:	2100      	movs	r1, #0
 8000e10:	f007 fc18 	bl	8008644 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000e14:	4b37      	ldr	r3, [pc, #220]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000e16:	4a38      	ldr	r2, [pc, #224]	; (8000ef8 <MX_TIM17_Init+0x108>)
 8000e18:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000e1a:	4b36      	ldr	r3, [pc, #216]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e20:	4b34      	ldr	r3, [pc, #208]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 2560-1;
 8000e26:	4b33      	ldr	r3, [pc, #204]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000e28:	4a34      	ldr	r2, [pc, #208]	; (8000efc <MX_TIM17_Init+0x10c>)
 8000e2a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e2c:	4b31      	ldr	r3, [pc, #196]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000e32:	4b30      	ldr	r3, [pc, #192]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e38:	4b2e      	ldr	r3, [pc, #184]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000e3e:	4b2d      	ldr	r3, [pc, #180]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000e40:	0018      	movs	r0, r3
 8000e42:	f002 f91f 	bl	8003084 <HAL_TIM_Base_Init>
 8000e46:	1e03      	subs	r3, r0, #0
 8000e48:	d001      	beq.n	8000e4e <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8000e4a:	f7ff fc43 	bl	80006d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000e4e:	4b29      	ldr	r3, [pc, #164]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000e50:	0018      	movs	r0, r3
 8000e52:	f002 f96f 	bl	8003134 <HAL_TIM_PWM_Init>
 8000e56:	1e03      	subs	r3, r0, #0
 8000e58:	d001      	beq.n	8000e5e <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 8000e5a:	f7ff fc3b 	bl	80006d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e5e:	2134      	movs	r1, #52	; 0x34
 8000e60:	187b      	adds	r3, r7, r1
 8000e62:	2260      	movs	r2, #96	; 0x60
 8000e64:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000e66:	187b      	adds	r3, r7, r1
 8000e68:	2200      	movs	r2, #0
 8000e6a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e6c:	187b      	adds	r3, r7, r1
 8000e6e:	2200      	movs	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e72:	187b      	adds	r3, r7, r1
 8000e74:	2200      	movs	r2, #0
 8000e76:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e78:	187b      	adds	r3, r7, r1
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e7e:	187b      	adds	r3, r7, r1
 8000e80:	2200      	movs	r2, #0
 8000e82:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e84:	187b      	adds	r3, r7, r1
 8000e86:	2200      	movs	r2, #0
 8000e88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e8a:	1879      	adds	r1, r7, r1
 8000e8c:	4b19      	ldr	r3, [pc, #100]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	0018      	movs	r0, r3
 8000e92:	f002 fb89 	bl	80035a8 <HAL_TIM_PWM_ConfigChannel>
 8000e96:	1e03      	subs	r3, r0, #0
 8000e98:	d001      	beq.n	8000e9e <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 8000e9a:	f7ff fc1b 	bl	80006d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e9e:	003b      	movs	r3, r7
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ea4:	003b      	movs	r3, r7
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000eaa:	003b      	movs	r3, r7
 8000eac:	2200      	movs	r2, #0
 8000eae:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000eb0:	003b      	movs	r3, r7
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000eb6:	003b      	movs	r3, r7
 8000eb8:	2200      	movs	r2, #0
 8000eba:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ebc:	003b      	movs	r3, r7
 8000ebe:	2280      	movs	r2, #128	; 0x80
 8000ec0:	0192      	lsls	r2, r2, #6
 8000ec2:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000ec4:	003b      	movs	r3, r7
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000eca:	003b      	movs	r3, r7
 8000ecc:	2200      	movs	r2, #0
 8000ece:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000ed0:	003a      	movs	r2, r7
 8000ed2:	4b08      	ldr	r3, [pc, #32]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000ed4:	0011      	movs	r1, r2
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	f003 f9a2 	bl	8004220 <HAL_TIMEx_ConfigBreakDeadTime>
 8000edc:	1e03      	subs	r3, r0, #0
 8000ede:	d001      	beq.n	8000ee4 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 8000ee0:	f7ff fbf8 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000ee4:	4b03      	ldr	r3, [pc, #12]	; (8000ef4 <MX_TIM17_Init+0x104>)
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	f000 f906 	bl	80010f8 <HAL_TIM_MspPostInit>

}
 8000eec:	46c0      	nop			; (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b014      	add	sp, #80	; 0x50
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	20000228 	.word	0x20000228
 8000ef8:	40014800 	.word	0x40014800
 8000efc:	000009ff 	.word	0x000009ff

08000f00 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8000f00:	b590      	push	{r4, r7, lr}
 8000f02:	b08d      	sub	sp, #52	; 0x34
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	241c      	movs	r4, #28
 8000f0a:	193b      	adds	r3, r7, r4
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	2314      	movs	r3, #20
 8000f10:	001a      	movs	r2, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	f007 fb96 	bl	8008644 <memset>
  if(tim_encoderHandle->Instance==TIM1)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a3e      	ldr	r2, [pc, #248]	; (8001018 <HAL_TIM_Encoder_MspInit+0x118>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d13a      	bne.n	8000f98 <HAL_TIM_Encoder_MspInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f22:	4b3e      	ldr	r3, [pc, #248]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000f24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f26:	4b3d      	ldr	r3, [pc, #244]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000f28:	2180      	movs	r1, #128	; 0x80
 8000f2a:	0109      	lsls	r1, r1, #4
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	641a      	str	r2, [r3, #64]	; 0x40
 8000f30:	4b3a      	ldr	r3, [pc, #232]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000f32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f34:	2380      	movs	r3, #128	; 0x80
 8000f36:	011b      	lsls	r3, r3, #4
 8000f38:	4013      	ands	r3, r2
 8000f3a:	61bb      	str	r3, [r7, #24]
 8000f3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3e:	4b37      	ldr	r3, [pc, #220]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000f40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f42:	4b36      	ldr	r3, [pc, #216]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000f44:	2101      	movs	r1, #1
 8000f46:	430a      	orrs	r2, r1
 8000f48:	635a      	str	r2, [r3, #52]	; 0x34
 8000f4a:	4b34      	ldr	r3, [pc, #208]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f4e:	2201      	movs	r2, #1
 8000f50:	4013      	ands	r3, r2
 8000f52:	617b      	str	r3, [r7, #20]
 8000f54:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f56:	193b      	adds	r3, r7, r4
 8000f58:	22c0      	movs	r2, #192	; 0xc0
 8000f5a:	0092      	lsls	r2, r2, #2
 8000f5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5e:	0021      	movs	r1, r4
 8000f60:	187b      	adds	r3, r7, r1
 8000f62:	2202      	movs	r2, #2
 8000f64:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	187b      	adds	r3, r7, r1
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6c:	187b      	adds	r3, r7, r1
 8000f6e:	2200      	movs	r2, #0
 8000f70:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000f72:	187b      	adds	r3, r7, r1
 8000f74:	2202      	movs	r2, #2
 8000f76:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f78:	187a      	adds	r2, r7, r1
 8000f7a:	23a0      	movs	r3, #160	; 0xa0
 8000f7c:	05db      	lsls	r3, r3, #23
 8000f7e:	0011      	movs	r1, r2
 8000f80:	0018      	movs	r0, r3
 8000f82:	f001 f86d 	bl	8002060 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 3, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2103      	movs	r1, #3
 8000f8a:	200d      	movs	r0, #13
 8000f8c:	f000 ff6a 	bl	8001e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000f90:	200d      	movs	r0, #13
 8000f92:	f000 ff7c 	bl	8001e8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000f96:	e03a      	b.n	800100e <HAL_TIM_Encoder_MspInit+0x10e>
  else if(tim_encoderHandle->Instance==TIM3)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a20      	ldr	r2, [pc, #128]	; (8001020 <HAL_TIM_Encoder_MspInit+0x120>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d135      	bne.n	800100e <HAL_TIM_Encoder_MspInit+0x10e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fa2:	4b1e      	ldr	r3, [pc, #120]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000fa4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000fa6:	4b1d      	ldr	r3, [pc, #116]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000fa8:	2102      	movs	r1, #2
 8000faa:	430a      	orrs	r2, r1
 8000fac:	63da      	str	r2, [r3, #60]	; 0x3c
 8000fae:	4b1b      	ldr	r3, [pc, #108]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fb2:	2202      	movs	r2, #2
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fba:	4b18      	ldr	r3, [pc, #96]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000fbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fbe:	4b17      	ldr	r3, [pc, #92]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000fc0:	2104      	movs	r1, #4
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	635a      	str	r2, [r3, #52]	; 0x34
 8000fc6:	4b15      	ldr	r3, [pc, #84]	; (800101c <HAL_TIM_Encoder_MspInit+0x11c>)
 8000fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fca:	2204      	movs	r2, #4
 8000fcc:	4013      	ands	r3, r2
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000fd2:	211c      	movs	r1, #28
 8000fd4:	187b      	adds	r3, r7, r1
 8000fd6:	22c0      	movs	r2, #192	; 0xc0
 8000fd8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fda:	187b      	adds	r3, r7, r1
 8000fdc:	2202      	movs	r2, #2
 8000fde:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe0:	187b      	adds	r3, r7, r1
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe6:	187b      	adds	r3, r7, r1
 8000fe8:	2200      	movs	r2, #0
 8000fea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000fec:	187b      	adds	r3, r7, r1
 8000fee:	2201      	movs	r2, #1
 8000ff0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ff2:	187b      	adds	r3, r7, r1
 8000ff4:	4a0b      	ldr	r2, [pc, #44]	; (8001024 <HAL_TIM_Encoder_MspInit+0x124>)
 8000ff6:	0019      	movs	r1, r3
 8000ff8:	0010      	movs	r0, r2
 8000ffa:	f001 f831 	bl	8002060 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2103      	movs	r1, #3
 8001002:	2010      	movs	r0, #16
 8001004:	f000 ff2e 	bl	8001e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001008:	2010      	movs	r0, #16
 800100a:	f000 ff40 	bl	8001e8e <HAL_NVIC_EnableIRQ>
}
 800100e:	46c0      	nop			; (mov r8, r8)
 8001010:	46bd      	mov	sp, r7
 8001012:	b00d      	add	sp, #52	; 0x34
 8001014:	bd90      	pop	{r4, r7, pc}
 8001016:	46c0      	nop			; (mov r8, r8)
 8001018:	40012c00 	.word	0x40012c00
 800101c:	40021000 	.word	0x40021000
 8001020:	40000400 	.word	0x40000400
 8001024:	50000800 	.word	0x50000800

08001028 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a2b      	ldr	r2, [pc, #172]	; (80010e4 <HAL_TIM_Base_MspInit+0xbc>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d114      	bne.n	8001064 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800103a:	4b2b      	ldr	r3, [pc, #172]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 800103c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800103e:	4b2a      	ldr	r3, [pc, #168]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 8001040:	2120      	movs	r1, #32
 8001042:	430a      	orrs	r2, r1
 8001044:	63da      	str	r2, [r3, #60]	; 0x3c
 8001046:	4b28      	ldr	r3, [pc, #160]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 8001048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800104a:	2220      	movs	r2, #32
 800104c:	4013      	ands	r3, r2
 800104e:	617b      	str	r3, [r7, #20]
 8001050:	697b      	ldr	r3, [r7, #20]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8001052:	2200      	movs	r2, #0
 8001054:	2103      	movs	r1, #3
 8001056:	2012      	movs	r0, #18
 8001058:	f000 ff04 	bl	8001e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800105c:	2012      	movs	r0, #18
 800105e:	f000 ff16 	bl	8001e8e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001062:	e03a      	b.n	80010da <HAL_TIM_Base_MspInit+0xb2>
  else if(tim_baseHandle->Instance==TIM15)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a20      	ldr	r2, [pc, #128]	; (80010ec <HAL_TIM_Base_MspInit+0xc4>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d10e      	bne.n	800108c <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800106e:	4b1e      	ldr	r3, [pc, #120]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 8001070:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001072:	4b1d      	ldr	r3, [pc, #116]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 8001074:	2180      	movs	r1, #128	; 0x80
 8001076:	0249      	lsls	r1, r1, #9
 8001078:	430a      	orrs	r2, r1
 800107a:	641a      	str	r2, [r3, #64]	; 0x40
 800107c:	4b1a      	ldr	r3, [pc, #104]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 800107e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001080:	2380      	movs	r3, #128	; 0x80
 8001082:	025b      	lsls	r3, r3, #9
 8001084:	4013      	ands	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
 8001088:	693b      	ldr	r3, [r7, #16]
}
 800108a:	e026      	b.n	80010da <HAL_TIM_Base_MspInit+0xb2>
  else if(tim_baseHandle->Instance==TIM16)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a17      	ldr	r2, [pc, #92]	; (80010f0 <HAL_TIM_Base_MspInit+0xc8>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d10e      	bne.n	80010b4 <HAL_TIM_Base_MspInit+0x8c>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001096:	4b14      	ldr	r3, [pc, #80]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 8001098:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800109a:	4b13      	ldr	r3, [pc, #76]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 800109c:	2180      	movs	r1, #128	; 0x80
 800109e:	0289      	lsls	r1, r1, #10
 80010a0:	430a      	orrs	r2, r1
 80010a2:	641a      	str	r2, [r3, #64]	; 0x40
 80010a4:	4b10      	ldr	r3, [pc, #64]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 80010a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010a8:	2380      	movs	r3, #128	; 0x80
 80010aa:	029b      	lsls	r3, r3, #10
 80010ac:	4013      	ands	r3, r2
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
}
 80010b2:	e012      	b.n	80010da <HAL_TIM_Base_MspInit+0xb2>
  else if(tim_baseHandle->Instance==TIM17)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a0e      	ldr	r2, [pc, #56]	; (80010f4 <HAL_TIM_Base_MspInit+0xcc>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d10d      	bne.n	80010da <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80010be:	4b0a      	ldr	r3, [pc, #40]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 80010c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010c2:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 80010c4:	2180      	movs	r1, #128	; 0x80
 80010c6:	02c9      	lsls	r1, r1, #11
 80010c8:	430a      	orrs	r2, r1
 80010ca:	641a      	str	r2, [r3, #64]	; 0x40
 80010cc:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <HAL_TIM_Base_MspInit+0xc0>)
 80010ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010d0:	2380      	movs	r3, #128	; 0x80
 80010d2:	02db      	lsls	r3, r3, #11
 80010d4:	4013      	ands	r3, r2
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	68bb      	ldr	r3, [r7, #8]
}
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	46bd      	mov	sp, r7
 80010de:	b006      	add	sp, #24
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	46c0      	nop			; (mov r8, r8)
 80010e4:	40001400 	.word	0x40001400
 80010e8:	40021000 	.word	0x40021000
 80010ec:	40014000 	.word	0x40014000
 80010f0:	40014400 	.word	0x40014400
 80010f4:	40014800 	.word	0x40014800

080010f8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010f8:	b590      	push	{r4, r7, lr}
 80010fa:	b08b      	sub	sp, #44	; 0x2c
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	2414      	movs	r4, #20
 8001102:	193b      	adds	r3, r7, r4
 8001104:	0018      	movs	r0, r3
 8001106:	2314      	movs	r3, #20
 8001108:	001a      	movs	r2, r3
 800110a:	2100      	movs	r1, #0
 800110c:	f007 fa9a 	bl	8008644 <memset>
  if(timHandle->Instance==TIM15)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a3c      	ldr	r2, [pc, #240]	; (8001208 <HAL_TIM_MspPostInit+0x110>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d123      	bne.n	8001162 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800111a:	4b3c      	ldr	r3, [pc, #240]	; (800120c <HAL_TIM_MspPostInit+0x114>)
 800111c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800111e:	4b3b      	ldr	r3, [pc, #236]	; (800120c <HAL_TIM_MspPostInit+0x114>)
 8001120:	2102      	movs	r1, #2
 8001122:	430a      	orrs	r2, r1
 8001124:	635a      	str	r2, [r3, #52]	; 0x34
 8001126:	4b39      	ldr	r3, [pc, #228]	; (800120c <HAL_TIM_MspPostInit+0x114>)
 8001128:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800112a:	2202      	movs	r2, #2
 800112c:	4013      	ands	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
    /**TIM15 GPIO Configuration
    PB14     ------> TIM15_CH1
    PB15     ------> TIM15_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001132:	193b      	adds	r3, r7, r4
 8001134:	22c0      	movs	r2, #192	; 0xc0
 8001136:	0212      	lsls	r2, r2, #8
 8001138:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	0021      	movs	r1, r4
 800113c:	187b      	adds	r3, r7, r1
 800113e:	2202      	movs	r2, #2
 8001140:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	187b      	adds	r3, r7, r1
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001148:	187b      	adds	r3, r7, r1
 800114a:	2200      	movs	r2, #0
 800114c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM15;
 800114e:	187b      	adds	r3, r7, r1
 8001150:	2205      	movs	r2, #5
 8001152:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001154:	187b      	adds	r3, r7, r1
 8001156:	4a2e      	ldr	r2, [pc, #184]	; (8001210 <HAL_TIM_MspPostInit+0x118>)
 8001158:	0019      	movs	r1, r3
 800115a:	0010      	movs	r0, r2
 800115c:	f000 ff80 	bl	8002060 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8001160:	e04e      	b.n	8001200 <HAL_TIM_MspPostInit+0x108>
  else if(timHandle->Instance==TIM16)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a2b      	ldr	r2, [pc, #172]	; (8001214 <HAL_TIM_MspPostInit+0x11c>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d122      	bne.n	80011b2 <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800116c:	4b27      	ldr	r3, [pc, #156]	; (800120c <HAL_TIM_MspPostInit+0x114>)
 800116e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001170:	4b26      	ldr	r3, [pc, #152]	; (800120c <HAL_TIM_MspPostInit+0x114>)
 8001172:	2108      	movs	r1, #8
 8001174:	430a      	orrs	r2, r1
 8001176:	635a      	str	r2, [r3, #52]	; 0x34
 8001178:	4b24      	ldr	r3, [pc, #144]	; (800120c <HAL_TIM_MspPostInit+0x114>)
 800117a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800117c:	2208      	movs	r2, #8
 800117e:	4013      	ands	r3, r2
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001184:	2114      	movs	r1, #20
 8001186:	187b      	adds	r3, r7, r1
 8001188:	2201      	movs	r2, #1
 800118a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118c:	187b      	adds	r3, r7, r1
 800118e:	2202      	movs	r2, #2
 8001190:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	187b      	adds	r3, r7, r1
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001198:	187b      	adds	r3, r7, r1
 800119a:	2200      	movs	r2, #0
 800119c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 800119e:	187b      	adds	r3, r7, r1
 80011a0:	2202      	movs	r2, #2
 80011a2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011a4:	187b      	adds	r3, r7, r1
 80011a6:	4a1c      	ldr	r2, [pc, #112]	; (8001218 <HAL_TIM_MspPostInit+0x120>)
 80011a8:	0019      	movs	r1, r3
 80011aa:	0010      	movs	r0, r2
 80011ac:	f000 ff58 	bl	8002060 <HAL_GPIO_Init>
}
 80011b0:	e026      	b.n	8001200 <HAL_TIM_MspPostInit+0x108>
  else if(timHandle->Instance==TIM17)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a19      	ldr	r2, [pc, #100]	; (800121c <HAL_TIM_MspPostInit+0x124>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d121      	bne.n	8001200 <HAL_TIM_MspPostInit+0x108>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011bc:	4b13      	ldr	r3, [pc, #76]	; (800120c <HAL_TIM_MspPostInit+0x114>)
 80011be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011c0:	4b12      	ldr	r3, [pc, #72]	; (800120c <HAL_TIM_MspPostInit+0x114>)
 80011c2:	2108      	movs	r1, #8
 80011c4:	430a      	orrs	r2, r1
 80011c6:	635a      	str	r2, [r3, #52]	; 0x34
 80011c8:	4b10      	ldr	r3, [pc, #64]	; (800120c <HAL_TIM_MspPostInit+0x114>)
 80011ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011cc:	2208      	movs	r2, #8
 80011ce:	4013      	ands	r3, r2
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011d4:	2114      	movs	r1, #20
 80011d6:	187b      	adds	r3, r7, r1
 80011d8:	2202      	movs	r2, #2
 80011da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011dc:	187b      	adds	r3, r7, r1
 80011de:	2202      	movs	r2, #2
 80011e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	187b      	adds	r3, r7, r1
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e8:	187b      	adds	r3, r7, r1
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM17;
 80011ee:	187b      	adds	r3, r7, r1
 80011f0:	2202      	movs	r2, #2
 80011f2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011f4:	187b      	adds	r3, r7, r1
 80011f6:	4a08      	ldr	r2, [pc, #32]	; (8001218 <HAL_TIM_MspPostInit+0x120>)
 80011f8:	0019      	movs	r1, r3
 80011fa:	0010      	movs	r0, r2
 80011fc:	f000 ff30 	bl	8002060 <HAL_GPIO_Init>
}
 8001200:	46c0      	nop			; (mov r8, r8)
 8001202:	46bd      	mov	sp, r7
 8001204:	b00b      	add	sp, #44	; 0x2c
 8001206:	bd90      	pop	{r4, r7, pc}
 8001208:	40014000 	.word	0x40014000
 800120c:	40021000 	.word	0x40021000
 8001210:	50000400 	.word	0x50000400
 8001214:	40014400 	.word	0x40014400
 8001218:	50000c00 	.word	0x50000c00
 800121c:	40014800 	.word	0x40014800

08001220 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart4;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001224:	4b25      	ldr	r3, [pc, #148]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 8001226:	4a26      	ldr	r2, [pc, #152]	; (80012c0 <MX_USART2_UART_Init+0xa0>)
 8001228:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800122a:	4b24      	ldr	r3, [pc, #144]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 800122c:	22e1      	movs	r2, #225	; 0xe1
 800122e:	0252      	lsls	r2, r2, #9
 8001230:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001232:	4b22      	ldr	r3, [pc, #136]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001238:	4b20      	ldr	r3, [pc, #128]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 800123a:	2200      	movs	r2, #0
 800123c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800123e:	4b1f      	ldr	r3, [pc, #124]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001244:	4b1d      	ldr	r3, [pc, #116]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 8001246:	220c      	movs	r2, #12
 8001248:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124a:	4b1c      	ldr	r3, [pc, #112]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001250:	4b1a      	ldr	r3, [pc, #104]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001256:	4b19      	ldr	r3, [pc, #100]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 8001258:	2200      	movs	r2, #0
 800125a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800125c:	4b17      	ldr	r3, [pc, #92]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 800125e:	2200      	movs	r2, #0
 8001260:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8001262:	4b16      	ldr	r3, [pc, #88]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 8001264:	2208      	movs	r2, #8
 8001266:	629a      	str	r2, [r3, #40]	; 0x28
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8001268:	4b14      	ldr	r3, [pc, #80]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 800126a:	2280      	movs	r2, #128	; 0x80
 800126c:	0212      	lsls	r2, r2, #8
 800126e:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001270:	4b12      	ldr	r3, [pc, #72]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 8001272:	0018      	movs	r0, r3
 8001274:	f003 f892 	bl	800439c <HAL_UART_Init>
 8001278:	1e03      	subs	r3, r0, #0
 800127a:	d001      	beq.n	8001280 <MX_USART2_UART_Init+0x60>
  {
    Error_Handler();
 800127c:	f7ff fa2a 	bl	80006d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001280:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 8001282:	2100      	movs	r1, #0
 8001284:	0018      	movs	r0, r3
 8001286:	f004 ff03 	bl	8006090 <HAL_UARTEx_SetTxFifoThreshold>
 800128a:	1e03      	subs	r3, r0, #0
 800128c:	d001      	beq.n	8001292 <MX_USART2_UART_Init+0x72>
  {
    Error_Handler();
 800128e:	f7ff fa21 	bl	80006d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001292:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 8001294:	2100      	movs	r1, #0
 8001296:	0018      	movs	r0, r3
 8001298:	f004 ff3a 	bl	8006110 <HAL_UARTEx_SetRxFifoThreshold>
 800129c:	1e03      	subs	r3, r0, #0
 800129e:	d001      	beq.n	80012a4 <MX_USART2_UART_Init+0x84>
  {
    Error_Handler();
 80012a0:	f7ff fa18 	bl	80006d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80012a4:	4b05      	ldr	r3, [pc, #20]	; (80012bc <MX_USART2_UART_Init+0x9c>)
 80012a6:	0018      	movs	r0, r3
 80012a8:	f004 feb8 	bl	800601c <HAL_UARTEx_DisableFifoMode>
 80012ac:	1e03      	subs	r3, r0, #0
 80012ae:	d001      	beq.n	80012b4 <MX_USART2_UART_Init+0x94>
  {
    Error_Handler();
 80012b0:	f7ff fa10 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012b4:	46c0      	nop			; (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	20000274 	.word	0x20000274
 80012c0:	40004400 	.word	0x40004400

080012c4 <MX_USART4_UART_Init>:
/* USART4 init function */

void MX_USART4_UART_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 80012c8:	4b16      	ldr	r3, [pc, #88]	; (8001324 <MX_USART4_UART_Init+0x60>)
 80012ca:	4a17      	ldr	r2, [pc, #92]	; (8001328 <MX_USART4_UART_Init+0x64>)
 80012cc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 128000;
 80012ce:	4b15      	ldr	r3, [pc, #84]	; (8001324 <MX_USART4_UART_Init+0x60>)
 80012d0:	22fa      	movs	r2, #250	; 0xfa
 80012d2:	0252      	lsls	r2, r2, #9
 80012d4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80012d6:	4b13      	ldr	r3, [pc, #76]	; (8001324 <MX_USART4_UART_Init+0x60>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80012dc:	4b11      	ldr	r3, [pc, #68]	; (8001324 <MX_USART4_UART_Init+0x60>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <MX_USART4_UART_Init+0x60>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80012e8:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <MX_USART4_UART_Init+0x60>)
 80012ea:	220c      	movs	r2, #12
 80012ec:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ee:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <MX_USART4_UART_Init+0x60>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f4:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <MX_USART4_UART_Init+0x60>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012fa:	4b0a      	ldr	r3, [pc, #40]	; (8001324 <MX_USART4_UART_Init+0x60>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001300:	4b08      	ldr	r3, [pc, #32]	; (8001324 <MX_USART4_UART_Init+0x60>)
 8001302:	2200      	movs	r2, #0
 8001304:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001306:	4b07      	ldr	r3, [pc, #28]	; (8001324 <MX_USART4_UART_Init+0x60>)
 8001308:	2200      	movs	r2, #0
 800130a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800130c:	4b05      	ldr	r3, [pc, #20]	; (8001324 <MX_USART4_UART_Init+0x60>)
 800130e:	0018      	movs	r0, r3
 8001310:	f003 f844 	bl	800439c <HAL_UART_Init>
 8001314:	1e03      	subs	r3, r0, #0
 8001316:	d001      	beq.n	800131c <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 8001318:	f7ff f9dc 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 800131c:	46c0      	nop			; (mov r8, r8)
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	20000308 	.word	0x20000308
 8001328:	40004c00 	.word	0x40004c00

0800132c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800132c:	b590      	push	{r4, r7, lr}
 800132e:	b093      	sub	sp, #76	; 0x4c
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	2334      	movs	r3, #52	; 0x34
 8001336:	18fb      	adds	r3, r7, r3
 8001338:	0018      	movs	r0, r3
 800133a:	2314      	movs	r3, #20
 800133c:	001a      	movs	r2, r3
 800133e:	2100      	movs	r1, #0
 8001340:	f007 f980 	bl	8008644 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001344:	2418      	movs	r4, #24
 8001346:	193b      	adds	r3, r7, r4
 8001348:	0018      	movs	r0, r3
 800134a:	231c      	movs	r3, #28
 800134c:	001a      	movs	r2, r3
 800134e:	2100      	movs	r1, #0
 8001350:	f007 f978 	bl	8008644 <memset>
  if(uartHandle->Instance==USART2)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a41      	ldr	r2, [pc, #260]	; (8001460 <HAL_UART_MspInit+0x134>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d146      	bne.n	80013ec <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800135e:	193b      	adds	r3, r7, r4
 8001360:	2202      	movs	r2, #2
 8001362:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001364:	193b      	adds	r3, r7, r4
 8001366:	2200      	movs	r2, #0
 8001368:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800136a:	193b      	adds	r3, r7, r4
 800136c:	0018      	movs	r0, r3
 800136e:	f001 fd55 	bl	8002e1c <HAL_RCCEx_PeriphCLKConfig>
 8001372:	1e03      	subs	r3, r0, #0
 8001374:	d001      	beq.n	800137a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001376:	f7ff f9ad 	bl	80006d4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800137a:	4b3a      	ldr	r3, [pc, #232]	; (8001464 <HAL_UART_MspInit+0x138>)
 800137c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800137e:	4b39      	ldr	r3, [pc, #228]	; (8001464 <HAL_UART_MspInit+0x138>)
 8001380:	2180      	movs	r1, #128	; 0x80
 8001382:	0289      	lsls	r1, r1, #10
 8001384:	430a      	orrs	r2, r1
 8001386:	63da      	str	r2, [r3, #60]	; 0x3c
 8001388:	4b36      	ldr	r3, [pc, #216]	; (8001464 <HAL_UART_MspInit+0x138>)
 800138a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800138c:	2380      	movs	r3, #128	; 0x80
 800138e:	029b      	lsls	r3, r3, #10
 8001390:	4013      	ands	r3, r2
 8001392:	617b      	str	r3, [r7, #20]
 8001394:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001396:	4b33      	ldr	r3, [pc, #204]	; (8001464 <HAL_UART_MspInit+0x138>)
 8001398:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800139a:	4b32      	ldr	r3, [pc, #200]	; (8001464 <HAL_UART_MspInit+0x138>)
 800139c:	2108      	movs	r1, #8
 800139e:	430a      	orrs	r2, r1
 80013a0:	635a      	str	r2, [r3, #52]	; 0x34
 80013a2:	4b30      	ldr	r3, [pc, #192]	; (8001464 <HAL_UART_MspInit+0x138>)
 80013a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013a6:	2208      	movs	r2, #8
 80013a8:	4013      	ands	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80013ae:	2134      	movs	r1, #52	; 0x34
 80013b0:	187b      	adds	r3, r7, r1
 80013b2:	2260      	movs	r2, #96	; 0x60
 80013b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b6:	187b      	adds	r3, r7, r1
 80013b8:	2202      	movs	r2, #2
 80013ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	187b      	adds	r3, r7, r1
 80013be:	2200      	movs	r2, #0
 80013c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	187b      	adds	r3, r7, r1
 80013c4:	2200      	movs	r2, #0
 80013c6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 80013c8:	187b      	adds	r3, r7, r1
 80013ca:	2200      	movs	r2, #0
 80013cc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ce:	187b      	adds	r3, r7, r1
 80013d0:	4a25      	ldr	r2, [pc, #148]	; (8001468 <HAL_UART_MspInit+0x13c>)
 80013d2:	0019      	movs	r1, r3
 80013d4:	0010      	movs	r0, r2
 80013d6:	f000 fe43 	bl	8002060 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 80013da:	2200      	movs	r2, #0
 80013dc:	2103      	movs	r1, #3
 80013de:	201c      	movs	r0, #28
 80013e0:	f000 fd40 	bl	8001e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013e4:	201c      	movs	r0, #28
 80013e6:	f000 fd52 	bl	8001e8e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }
}
 80013ea:	e035      	b.n	8001458 <HAL_UART_MspInit+0x12c>
  else if(uartHandle->Instance==USART4)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a1e      	ldr	r2, [pc, #120]	; (800146c <HAL_UART_MspInit+0x140>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d130      	bne.n	8001458 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART4_CLK_ENABLE();
 80013f6:	4b1b      	ldr	r3, [pc, #108]	; (8001464 <HAL_UART_MspInit+0x138>)
 80013f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80013fa:	4b1a      	ldr	r3, [pc, #104]	; (8001464 <HAL_UART_MspInit+0x138>)
 80013fc:	2180      	movs	r1, #128	; 0x80
 80013fe:	0309      	lsls	r1, r1, #12
 8001400:	430a      	orrs	r2, r1
 8001402:	63da      	str	r2, [r3, #60]	; 0x3c
 8001404:	4b17      	ldr	r3, [pc, #92]	; (8001464 <HAL_UART_MspInit+0x138>)
 8001406:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001408:	2380      	movs	r3, #128	; 0x80
 800140a:	031b      	lsls	r3, r3, #12
 800140c:	4013      	ands	r3, r2
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001412:	4b14      	ldr	r3, [pc, #80]	; (8001464 <HAL_UART_MspInit+0x138>)
 8001414:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001416:	4b13      	ldr	r3, [pc, #76]	; (8001464 <HAL_UART_MspInit+0x138>)
 8001418:	2101      	movs	r1, #1
 800141a:	430a      	orrs	r2, r1
 800141c:	635a      	str	r2, [r3, #52]	; 0x34
 800141e:	4b11      	ldr	r3, [pc, #68]	; (8001464 <HAL_UART_MspInit+0x138>)
 8001420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001422:	2201      	movs	r2, #1
 8001424:	4013      	ands	r3, r2
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LIDAR_TX_Pin|LIDAR_RX_Pin;
 800142a:	2134      	movs	r1, #52	; 0x34
 800142c:	187b      	adds	r3, r7, r1
 800142e:	2203      	movs	r2, #3
 8001430:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001432:	187b      	adds	r3, r7, r1
 8001434:	2202      	movs	r2, #2
 8001436:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	187b      	adds	r3, r7, r1
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143e:	187b      	adds	r3, r7, r1
 8001440:	2200      	movs	r2, #0
 8001442:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 8001444:	187b      	adds	r3, r7, r1
 8001446:	2204      	movs	r2, #4
 8001448:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144a:	187a      	adds	r2, r7, r1
 800144c:	23a0      	movs	r3, #160	; 0xa0
 800144e:	05db      	lsls	r3, r3, #23
 8001450:	0011      	movs	r1, r2
 8001452:	0018      	movs	r0, r3
 8001454:	f000 fe04 	bl	8002060 <HAL_GPIO_Init>
}
 8001458:	46c0      	nop			; (mov r8, r8)
 800145a:	46bd      	mov	sp, r7
 800145c:	b013      	add	sp, #76	; 0x4c
 800145e:	bd90      	pop	{r4, r7, pc}
 8001460:	40004400 	.word	0x40004400
 8001464:	40021000 	.word	0x40021000
 8001468:	50000c00 	.word	0x50000c00
 800146c:	40004c00 	.word	0x40004c00

08001470 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001470:	480d      	ldr	r0, [pc, #52]	; (80014a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001472:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001474:	f7ff fa5e 	bl	8000934 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001478:	480c      	ldr	r0, [pc, #48]	; (80014ac <LoopForever+0x6>)
  ldr r1, =_edata
 800147a:	490d      	ldr	r1, [pc, #52]	; (80014b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800147c:	4a0d      	ldr	r2, [pc, #52]	; (80014b4 <LoopForever+0xe>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001480:	e002      	b.n	8001488 <LoopCopyDataInit>

08001482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001486:	3304      	adds	r3, #4

08001488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800148a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800148c:	d3f9      	bcc.n	8001482 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800148e:	4a0a      	ldr	r2, [pc, #40]	; (80014b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001490:	4c0a      	ldr	r4, [pc, #40]	; (80014bc <LoopForever+0x16>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001494:	e001      	b.n	800149a <LoopFillZerobss>

08001496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001498:	3204      	adds	r2, #4

0800149a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800149a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800149c:	d3fb      	bcc.n	8001496 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800149e:	f007 f92d 	bl	80086fc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80014a2:	f7ff f88b 	bl	80005bc <main>

080014a6 <LoopForever>:

LoopForever:
  b LoopForever
 80014a6:	e7fe      	b.n	80014a6 <LoopForever>
  ldr   r0, =_estack
 80014a8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80014ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014b0:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80014b4:	08009994 	.word	0x08009994
  ldr r2, =_sbss
 80014b8:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80014bc:	200059a0 	.word	0x200059a0

080014c0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014c0:	e7fe      	b.n	80014c0 <ADC1_IRQHandler>
	...

080014c4 <LedTask>:
static SemaphoreHandle_t ledStartSemaphore = NULL;
static uint32_t blinkingPeriod = 1000; // LED blinking period in ms
static bool ledOn = false;             // LED control variable

void LedTask(void *argument)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]

    if (xSemaphoreTake(ledStartSemaphore, portMAX_DELAY) == pdTRUE)
 80014cc:	4b18      	ldr	r3, [pc, #96]	; (8001530 <LedTask+0x6c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2201      	movs	r2, #1
 80014d2:	4252      	negs	r2, r2
 80014d4:	0011      	movs	r1, r2
 80014d6:	0018      	movs	r0, r3
 80014d8:	f005 f98d 	bl	80067f6 <xQueueSemaphoreTake>
 80014dc:	0003      	movs	r3, r0
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d11e      	bne.n	8001520 <LedTask+0x5c>
    {
        while (1)
        {
            if (ledOn)
 80014e2:	4b14      	ldr	r3, [pc, #80]	; (8001534 <LedTask+0x70>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d0fb      	beq.n	80014e2 <LedTask+0x1e>
            {
                HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80014ea:	2380      	movs	r3, #128	; 0x80
 80014ec:	011b      	lsls	r3, r3, #4
 80014ee:	4a12      	ldr	r2, [pc, #72]	; (8001538 <LedTask+0x74>)
 80014f0:	0019      	movs	r1, r3
 80014f2:	0010      	movs	r0, r2
 80014f4:	f000 ff35 	bl	8002362 <HAL_GPIO_TogglePin>
                HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 80014f8:	2380      	movs	r3, #128	; 0x80
 80014fa:	019b      	lsls	r3, r3, #6
 80014fc:	4a0e      	ldr	r2, [pc, #56]	; (8001538 <LedTask+0x74>)
 80014fe:	0019      	movs	r1, r3
 8001500:	0010      	movs	r0, r2
 8001502:	f000 ff2e 	bl	8002362 <HAL_GPIO_TogglePin>
                HAL_GPIO_TogglePin(LED_ORANGE_GPIO_Port, LED_ORANGE_Pin);
 8001506:	2380      	movs	r3, #128	; 0x80
 8001508:	015b      	lsls	r3, r3, #5
 800150a:	4a0b      	ldr	r2, [pc, #44]	; (8001538 <LedTask+0x74>)
 800150c:	0019      	movs	r1, r3
 800150e:	0010      	movs	r0, r2
 8001510:	f000 ff27 	bl	8002362 <HAL_GPIO_TogglePin>
                vTaskDelay(blinkingPeriod);
 8001514:	4b09      	ldr	r3, [pc, #36]	; (800153c <LedTask+0x78>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	0018      	movs	r0, r3
 800151a:	f005 fce5 	bl	8006ee8 <vTaskDelay>
            if (ledOn)
 800151e:	e7e0      	b.n	80014e2 <LedTask+0x1e>
            }
        }
    }
    vTaskDelete(NULL);
 8001520:	2000      	movs	r0, #0
 8001522:	f005 fc7d 	bl	8006e20 <vTaskDelete>
}
 8001526:	46c0      	nop			; (mov r8, r8)
 8001528:	46bd      	mov	sp, r7
 800152a:	b002      	add	sp, #8
 800152c:	bd80      	pop	{r7, pc}
 800152e:	46c0      	nop			; (mov r8, r8)
 8001530:	2000039c 	.word	0x2000039c
 8001534:	200003a0 	.word	0x200003a0
 8001538:	50000400 	.word	0x50000400
 800153c:	20000004 	.word	0x20000004

08001540 <led>:

int led(h_shell_t *h_shell, int argc, char **argv)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
    if (argc != 2)
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	2b02      	cmp	r3, #2
 8001550:	d00e      	beq.n	8001570 <led+0x30>
    {
        printf("[ERROR]: Usage: l <period>,The default period is 1000ms\r\n");
 8001552:	4b22      	ldr	r3, [pc, #136]	; (80015dc <led+0x9c>)
 8001554:	0018      	movs	r0, r3
 8001556:	f006 ff45 	bl	80083e4 <puts>
        printf("[ERROR]: Usage: l on,Turn on the LED\r\n");
 800155a:	4b21      	ldr	r3, [pc, #132]	; (80015e0 <led+0xa0>)
 800155c:	0018      	movs	r0, r3
 800155e:	f006 ff41 	bl	80083e4 <puts>
        printf("[ERROR]: Usage: l off,Turn off the LED\r\n");
 8001562:	4b20      	ldr	r3, [pc, #128]	; (80015e4 <led+0xa4>)
 8001564:	0018      	movs	r0, r3
 8001566:	f006 ff3d 	bl	80083e4 <puts>
        return -1; // parameter error
 800156a:	2301      	movs	r3, #1
 800156c:	425b      	negs	r3, r3
 800156e:	e030      	b.n	80015d2 <led+0x92>
    }

    // compare the parameter with "on" or "off" or <period>
    if (strcmp(argv[1], "on") == 0)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3304      	adds	r3, #4
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a1c      	ldr	r2, [pc, #112]	; (80015e8 <led+0xa8>)
 8001578:	0011      	movs	r1, r2
 800157a:	0018      	movs	r0, r3
 800157c:	f7fe fdc4 	bl	8000108 <strcmp>
 8001580:	1e03      	subs	r3, r0, #0
 8001582:	d10a      	bne.n	800159a <led+0x5a>
    {
        xSemaphoreGive(ledStartSemaphore); // give semaphore to start LED blinking
 8001584:	4b19      	ldr	r3, [pc, #100]	; (80015ec <led+0xac>)
 8001586:	6818      	ldr	r0, [r3, #0]
 8001588:	2300      	movs	r3, #0
 800158a:	2200      	movs	r2, #0
 800158c:	2100      	movs	r1, #0
 800158e:	f005 f809 	bl	80065a4 <xQueueGenericSend>
        ledOn = true;                      // turn on LED
 8001592:	4b17      	ldr	r3, [pc, #92]	; (80015f0 <led+0xb0>)
 8001594:	2201      	movs	r2, #1
 8001596:	701a      	strb	r2, [r3, #0]
 8001598:	e01a      	b.n	80015d0 <led+0x90>
    }
    else if (strcmp(argv[1], "off") == 0)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3304      	adds	r3, #4
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a14      	ldr	r2, [pc, #80]	; (80015f4 <led+0xb4>)
 80015a2:	0011      	movs	r1, r2
 80015a4:	0018      	movs	r0, r3
 80015a6:	f7fe fdaf 	bl	8000108 <strcmp>
 80015aa:	1e03      	subs	r3, r0, #0
 80015ac:	d103      	bne.n	80015b6 <led+0x76>
    {
        ledOn = false; // turn off LED
 80015ae:	4b10      	ldr	r3, [pc, #64]	; (80015f0 <led+0xb0>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	701a      	strb	r2, [r3, #0]
 80015b4:	e00c      	b.n	80015d0 <led+0x90>
    }
    else
    {
        int32_t inputPeriod = strtoul(argv[1], NULL, 10); // convert string to unsigned long
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	3304      	adds	r3, #4
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	220a      	movs	r2, #10
 80015be:	2100      	movs	r1, #0
 80015c0:	0018      	movs	r0, r3
 80015c2:	f006 fdd9 	bl	8008178 <strtoul>
 80015c6:	0003      	movs	r3, r0
 80015c8:	617b      	str	r3, [r7, #20]
        if (blinkingPeriod >= 0)
        {
            blinkingPeriod = inputPeriod;
 80015ca:	697a      	ldr	r2, [r7, #20]
 80015cc:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <led+0xb8>)
 80015ce:	601a      	str	r2, [r3, #0]
        }
    }
    return 0;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	0018      	movs	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b006      	add	sp, #24
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	46c0      	nop			; (mov r8, r8)
 80015dc:	0800956c 	.word	0x0800956c
 80015e0:	080095a8 	.word	0x080095a8
 80015e4:	080095d0 	.word	0x080095d0
 80015e8:	080095f8 	.word	0x080095f8
 80015ec:	2000039c 	.word	0x2000039c
 80015f0:	200003a0 	.word	0x200003a0
 80015f4:	080095fc 	.word	0x080095fc
 80015f8:	20000004 	.word	0x20000004

080015fc <createLedTask>:

void createLedTask(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af02      	add	r7, sp, #8
    ledStartSemaphore = xSemaphoreCreateBinary();
 8001602:	2203      	movs	r2, #3
 8001604:	2100      	movs	r1, #0
 8001606:	2001      	movs	r0, #1
 8001608:	f004 ff7c 	bl	8006504 <xQueueGenericCreate>
 800160c:	0002      	movs	r2, r0
 800160e:	4b0e      	ldr	r3, [pc, #56]	; (8001648 <createLedTask+0x4c>)
 8001610:	601a      	str	r2, [r3, #0]
    if (ledStartSemaphore == NULL)
 8001612:	4b0d      	ldr	r3, [pc, #52]	; (8001648 <createLedTask+0x4c>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d104      	bne.n	8001624 <createLedTask+0x28>
    {
        printf("[ERROR]: Semaphore create failed.\r\n");
 800161a:	4b0c      	ldr	r3, [pc, #48]	; (800164c <createLedTask+0x50>)
 800161c:	0018      	movs	r0, r3
 800161e:	f006 fee1 	bl	80083e4 <puts>
    else
    {
        printf("[INFO]: LED Semaphore create success.\r\n");
        xTaskCreate(LedTask, "LedTask", 128, NULL, 1, NULL);
    }
}
 8001622:	e00d      	b.n	8001640 <createLedTask+0x44>
        printf("[INFO]: LED Semaphore create success.\r\n");
 8001624:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <createLedTask+0x54>)
 8001626:	0018      	movs	r0, r3
 8001628:	f006 fedc 	bl	80083e4 <puts>
        xTaskCreate(LedTask, "LedTask", 128, NULL, 1, NULL);
 800162c:	4909      	ldr	r1, [pc, #36]	; (8001654 <createLedTask+0x58>)
 800162e:	480a      	ldr	r0, [pc, #40]	; (8001658 <createLedTask+0x5c>)
 8001630:	2300      	movs	r3, #0
 8001632:	9301      	str	r3, [sp, #4]
 8001634:	2301      	movs	r3, #1
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2300      	movs	r3, #0
 800163a:	2280      	movs	r2, #128	; 0x80
 800163c:	f005 fac2 	bl	8006bc4 <xTaskCreate>
}
 8001640:	46c0      	nop			; (mov r8, r8)
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	46c0      	nop			; (mov r8, r8)
 8001648:	2000039c 	.word	0x2000039c
 800164c:	08009600 	.word	0x08009600
 8001650:	08009624 	.word	0x08009624
 8001654:	0800964c 	.word	0x0800964c
 8001658:	080014c5 	.word	0x080014c5

0800165c <drv_uart_init>:
#include "drv_uart.h"

static SemaphoreHandle_t sem_uart_read = NULL;

int drv_uart_init()
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
    sem_uart_read = xSemaphoreCreateBinary();
 8001660:	2203      	movs	r2, #3
 8001662:	2100      	movs	r1, #0
 8001664:	2001      	movs	r0, #1
 8001666:	f004 ff4d 	bl	8006504 <xQueueGenericCreate>
 800166a:	0002      	movs	r2, r0
 800166c:	4b0a      	ldr	r3, [pc, #40]	; (8001698 <drv_uart_init+0x3c>)
 800166e:	601a      	str	r2, [r3, #0]
    if (sem_uart_read == NULL)
 8001670:	4b09      	ldr	r3, [pc, #36]	; (8001698 <drv_uart_init+0x3c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d106      	bne.n	8001686 <drv_uart_init+0x2a>
    {
        printf("[ERROR]: Semaphore create failed.\r\n"); // TODO: handle error
 8001678:	4b08      	ldr	r3, [pc, #32]	; (800169c <drv_uart_init+0x40>)
 800167a:	0018      	movs	r0, r3
 800167c:	f006 feb2 	bl	80083e4 <puts>
        return -1;
 8001680:	2301      	movs	r3, #1
 8001682:	425b      	negs	r3, r3
 8001684:	e004      	b.n	8001690 <drv_uart_init+0x34>
    }
    else
    {
        printf("[INFO]: Shell uart semaphore create success.\r\n");
 8001686:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <drv_uart_init+0x44>)
 8001688:	0018      	movs	r0, r3
 800168a:	f006 feab 	bl	80083e4 <puts>
    }
    return 0;
 800168e:	2300      	movs	r3, #0
}
 8001690:	0018      	movs	r0, r3
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	46c0      	nop			; (mov r8, r8)
 8001698:	200003a4 	.word	0x200003a4
 800169c:	08009654 	.word	0x08009654
 80016a0:	08009678 	.word	0x08009678

080016a4 <shell_uart_receive_irq_cb>:

void shell_uart_receive_irq_cb(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
    BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 80016aa:	2300      	movs	r3, #0
 80016ac:	607b      	str	r3, [r7, #4]

    xSemaphoreGiveFromISR(sem_uart_read, &pxHigherPriorityTaskWoken);
 80016ae:	4b09      	ldr	r3, [pc, #36]	; (80016d4 <shell_uart_receive_irq_cb+0x30>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	1d3a      	adds	r2, r7, #4
 80016b4:	0011      	movs	r1, r2
 80016b6:	0018      	movs	r0, r3
 80016b8:	f005 f838 	bl	800672c <xQueueGiveFromISR>

    portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <shell_uart_receive_irq_cb+0x26>
 80016c2:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <shell_uart_receive_irq_cb+0x34>)
 80016c4:	2280      	movs	r2, #128	; 0x80
 80016c6:	0552      	lsls	r2, r2, #21
 80016c8:	601a      	str	r2, [r3, #0]
}
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	46bd      	mov	sp, r7
 80016ce:	b002      	add	sp, #8
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	46c0      	nop			; (mov r8, r8)
 80016d4:	200003a4 	.word	0x200003a4
 80016d8:	e000ed04 	.word	0xe000ed04

080016dc <drv_uart_receive>:

uint8_t drv_uart_receive(char *str, uint16_t size)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	000a      	movs	r2, r1
 80016e6:	1cbb      	adds	r3, r7, #2
 80016e8:	801a      	strh	r2, [r3, #0]
    HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t *)(str), 1);
 80016ea:	6879      	ldr	r1, [r7, #4]
 80016ec:	4b09      	ldr	r3, [pc, #36]	; (8001714 <drv_uart_receive+0x38>)
 80016ee:	2201      	movs	r2, #1
 80016f0:	0018      	movs	r0, r3
 80016f2:	f002 ff45 	bl	8004580 <HAL_UART_Receive_IT>
    xSemaphoreTake(sem_uart_read, portMAX_DELAY);
 80016f6:	4b08      	ldr	r3, [pc, #32]	; (8001718 <drv_uart_receive+0x3c>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2201      	movs	r2, #1
 80016fc:	4252      	negs	r2, r2
 80016fe:	0011      	movs	r1, r2
 8001700:	0018      	movs	r0, r3
 8001702:	f005 f878 	bl	80067f6 <xQueueSemaphoreTake>
    return size;
 8001706:	1cbb      	adds	r3, r7, #2
 8001708:	881b      	ldrh	r3, [r3, #0]
 800170a:	b2db      	uxtb	r3, r3
}
 800170c:	0018      	movs	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	b002      	add	sp, #8
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20000274 	.word	0x20000274
 8001718:	200003a4 	.word	0x200003a4

0800171c <drv_uart_transmit>:

uint8_t drv_uart_transmit(char *str, uint16_t size)
{
 800171c:	b590      	push	{r4, r7, lr}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	000a      	movs	r2, r1
 8001726:	1cbb      	adds	r3, r7, #2
 8001728:	801a      	strh	r2, [r3, #0]
    HAL_UART_Transmit(&UART_DEVICE, (uint8_t *)str, size, HAL_MAX_DELAY);
 800172a:	2301      	movs	r3, #1
 800172c:	425c      	negs	r4, r3
 800172e:	1cbb      	adds	r3, r7, #2
 8001730:	881a      	ldrh	r2, [r3, #0]
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	4805      	ldr	r0, [pc, #20]	; (800174c <drv_uart_transmit+0x30>)
 8001736:	0023      	movs	r3, r4
 8001738:	f002 fe86 	bl	8004448 <HAL_UART_Transmit>
    return size;
 800173c:	1cbb      	adds	r3, r7, #2
 800173e:	881b      	ldrh	r3, [r3, #0]
 8001740:	b2db      	uxtb	r3, r3
}
 8001742:	0018      	movs	r0, r3
 8001744:	46bd      	mov	sp, r7
 8001746:	b003      	add	sp, #12
 8001748:	bd90      	pop	{r4, r7, pc}
 800174a:	46c0      	nop			; (mov r8, r8)
 800174c:	20000274 	.word	0x20000274

08001750 <HAL_UART_RxCpltCallback>:

// uart interrupt callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART_NAME)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a04      	ldr	r2, [pc, #16]	; (8001770 <HAL_UART_RxCpltCallback+0x20>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d101      	bne.n	8001766 <HAL_UART_RxCpltCallback+0x16>
    {
        shell_uart_receive_irq_cb();
 8001762:	f7ff ff9f 	bl	80016a4 <shell_uart_receive_irq_cb>
    }
 8001766:	46c0      	nop			; (mov r8, r8)
 8001768:	46bd      	mov	sp, r7
 800176a:	b002      	add	sp, #8
 800176c:	bd80      	pop	{r7, pc}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	40004400 	.word	0x40004400

08001774 <sh_help>:

#include <stdio.h>
#include "cmsis_os.h"

static int sh_help(h_shell_t *h_shell, int argc, char **argv)
{
 8001774:	b590      	push	{r4, r7, lr}
 8001776:	b089      	sub	sp, #36	; 0x24
 8001778:	af02      	add	r7, sp, #8
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
    int i;
    for (i = 0; i < h_shell->shell_func_list_size; i++)
 8001780:	2300      	movs	r3, #0
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	e02e      	b.n	80017e4 <sh_help+0x70>
    {
        int size;
        size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	22c1      	movs	r2, #193	; 0xc1
 800178a:	0092      	lsls	r2, r2, #2
 800178c:	1898      	adds	r0, r3, r2
 800178e:	68f9      	ldr	r1, [r7, #12]
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	0013      	movs	r3, r2
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	189b      	adds	r3, r3, r2
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	18cb      	adds	r3, r1, r3
 800179c:	3304      	adds	r3, #4
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	001c      	movs	r4, r3
 80017a2:	68f9      	ldr	r1, [r7, #12]
 80017a4:	697a      	ldr	r2, [r7, #20]
 80017a6:	0013      	movs	r3, r2
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	189b      	adds	r3, r3, r2
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	18cb      	adds	r3, r1, r3
 80017b0:	330c      	adds	r3, #12
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a10      	ldr	r2, [pc, #64]	; (80017f8 <sh_help+0x84>)
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	0023      	movs	r3, r4
 80017ba:	2128      	movs	r1, #40	; 0x28
 80017bc:	f006 fe1c 	bl	80083f8 <sniprintf>
 80017c0:	0003      	movs	r3, r0
 80017c2:	613b      	str	r3, [r7, #16]
        h_shell->drv.transmit(h_shell->print_buffer, size);
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	23d5      	movs	r3, #213	; 0xd5
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	58d2      	ldr	r2, [r2, r3]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	21c1      	movs	r1, #193	; 0xc1
 80017d0:	0089      	lsls	r1, r1, #2
 80017d2:	468c      	mov	ip, r1
 80017d4:	4463      	add	r3, ip
 80017d6:	6939      	ldr	r1, [r7, #16]
 80017d8:	b289      	uxth	r1, r1
 80017da:	0018      	movs	r0, r3
 80017dc:	4790      	blx	r2
    for (i = 0; i < h_shell->shell_func_list_size; i++)
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	3301      	adds	r3, #1
 80017e2:	617b      	str	r3, [r7, #20]
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	697a      	ldr	r2, [r7, #20]
 80017ea:	429a      	cmp	r2, r3
 80017ec:	dbcb      	blt.n	8001786 <sh_help+0x12>
    }

    return 0;
 80017ee:	2300      	movs	r3, #0
}
 80017f0:	0018      	movs	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	b007      	add	sp, #28
 80017f6:	bd90      	pop	{r4, r7, pc}
 80017f8:	080096a8 	.word	0x080096a8

080017fc <shell_init>:

int shell_init(h_shell_t *h_shell)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
    int size = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	60fb      	str	r3, [r7, #12]
    h_shell->shell_func_list_size = 0;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
    size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "[INFO]:Monsieur Shell v0.2 Init\r\n");
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	22c1      	movs	r2, #193	; 0xc1
 8001812:	0092      	lsls	r2, r2, #2
 8001814:	4694      	mov	ip, r2
 8001816:	4463      	add	r3, ip
 8001818:	4a0f      	ldr	r2, [pc, #60]	; (8001858 <shell_init+0x5c>)
 800181a:	2128      	movs	r1, #40	; 0x28
 800181c:	0018      	movs	r0, r3
 800181e:	f006 fdeb 	bl	80083f8 <sniprintf>
 8001822:	0003      	movs	r3, r0
 8001824:	60fb      	str	r3, [r7, #12]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	23d5      	movs	r3, #213	; 0xd5
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	58d2      	ldr	r2, [r2, r3]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	21c1      	movs	r1, #193	; 0xc1
 8001832:	0089      	lsls	r1, r1, #2
 8001834:	468c      	mov	ip, r1
 8001836:	4463      	add	r3, ip
 8001838:	68f9      	ldr	r1, [r7, #12]
 800183a:	b289      	uxth	r1, r1
 800183c:	0018      	movs	r0, r3
 800183e:	4790      	blx	r2

    shell_add(h_shell, 'h', sh_help, "Help");
 8001840:	4b06      	ldr	r3, [pc, #24]	; (800185c <shell_init+0x60>)
 8001842:	4a07      	ldr	r2, [pc, #28]	; (8001860 <shell_init+0x64>)
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	2168      	movs	r1, #104	; 0x68
 8001848:	f000 f80c 	bl	8001864 <shell_add>
    return 0;
 800184c:	2300      	movs	r3, #0
}
 800184e:	0018      	movs	r0, r3
 8001850:	46bd      	mov	sp, r7
 8001852:	b004      	add	sp, #16
 8001854:	bd80      	pop	{r7, pc}
 8001856:	46c0      	nop			; (mov r8, r8)
 8001858:	080096b4 	.word	0x080096b4
 800185c:	080096d8 	.word	0x080096d8
 8001860:	08001775 	.word	0x08001775

08001864 <shell_add>:

int shell_add(h_shell_t *h_shell, char c, shell_func_pointer_t pfunc, char *description)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	603b      	str	r3, [r7, #0]
 8001870:	200b      	movs	r0, #11
 8001872:	183b      	adds	r3, r7, r0
 8001874:	1c0a      	adds	r2, r1, #0
 8001876:	701a      	strb	r2, [r3, #0]
    if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b3f      	cmp	r3, #63	; 0x3f
 800187e:	dc28      	bgt.n	80018d2 <shell_add+0x6e>
    {
        h_shell->shell_func_list[h_shell->shell_func_list_size].c = c;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	68f9      	ldr	r1, [r7, #12]
 8001886:	0013      	movs	r3, r2
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	189b      	adds	r3, r3, r2
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	18cb      	adds	r3, r1, r3
 8001890:	3304      	adds	r3, #4
 8001892:	183a      	adds	r2, r7, r0
 8001894:	7812      	ldrb	r2, [r2, #0]
 8001896:	701a      	strb	r2, [r3, #0]
        h_shell->shell_func_list[h_shell->shell_func_list_size].pfunc = pfunc;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	68f9      	ldr	r1, [r7, #12]
 800189e:	0013      	movs	r3, r2
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	189b      	adds	r3, r3, r2
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	18cb      	adds	r3, r1, r3
 80018a8:	3308      	adds	r3, #8
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	601a      	str	r2, [r3, #0]
        h_shell->shell_func_list[h_shell->shell_func_list_size].description = description;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	68f9      	ldr	r1, [r7, #12]
 80018b4:	0013      	movs	r3, r2
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	189b      	adds	r3, r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	18cb      	adds	r3, r1, r3
 80018be:	330c      	adds	r3, #12
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	601a      	str	r2, [r3, #0]
        h_shell->shell_func_list_size++;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	1c5a      	adds	r2, r3, #1
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	601a      	str	r2, [r3, #0]
        return 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	e001      	b.n	80018d6 <shell_add+0x72>
    }

    return -1;
 80018d2:	2301      	movs	r3, #1
 80018d4:	425b      	negs	r3, r3
}
 80018d6:	0018      	movs	r0, r3
 80018d8:	46bd      	mov	sp, r7
 80018da:	b004      	add	sp, #16
 80018dc:	bd80      	pop	{r7, pc}
	...

080018e0 <shell_exec>:

static int shell_exec(h_shell_t *h_shell, char *buf)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b090      	sub	sp, #64	; 0x40
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
    int i;

    char c = buf[0];
 80018ea:	2333      	movs	r3, #51	; 0x33
 80018ec:	18fb      	adds	r3, r7, r3
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	7812      	ldrb	r2, [r2, #0]
 80018f2:	701a      	strb	r2, [r3, #0]

    int argc;
    char *argv[ARGC_MAX];
    char *p;

    for (i = 0; i < h_shell->shell_func_list_size; i++)
 80018f4:	2300      	movs	r3, #0
 80018f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018f8:	e043      	b.n	8001982 <shell_exec+0xa2>
    {
        if (h_shell->shell_func_list[i].c == c)
 80018fa:	6879      	ldr	r1, [r7, #4]
 80018fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80018fe:	0013      	movs	r3, r2
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	189b      	adds	r3, r3, r2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	18cb      	adds	r3, r1, r3
 8001908:	3304      	adds	r3, #4
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	2233      	movs	r2, #51	; 0x33
 800190e:	18ba      	adds	r2, r7, r2
 8001910:	7812      	ldrb	r2, [r2, #0]
 8001912:	429a      	cmp	r2, r3
 8001914:	d132      	bne.n	800197c <shell_exec+0x9c>
        {
            argc = 1;
 8001916:	2301      	movs	r3, #1
 8001918:	63bb      	str	r3, [r7, #56]	; 0x38
            argv[0] = buf;
 800191a:	230c      	movs	r3, #12
 800191c:	18fb      	adds	r3, r7, r3
 800191e:	683a      	ldr	r2, [r7, #0]
 8001920:	601a      	str	r2, [r3, #0]

            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	637b      	str	r3, [r7, #52]	; 0x34
 8001926:	e012      	b.n	800194e <shell_exec+0x6e>
            {
                if (*p == ' ')
 8001928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	2b20      	cmp	r3, #32
 800192e:	d10b      	bne.n	8001948 <shell_exec+0x68>
                {
                    *p = '\0';
 8001930:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001932:	2200      	movs	r2, #0
 8001934:	701a      	strb	r2, [r3, #0]
                    argv[argc++] = p + 1;
 8001936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001938:	1c5a      	adds	r2, r3, #1
 800193a:	63ba      	str	r2, [r7, #56]	; 0x38
 800193c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800193e:	1c51      	adds	r1, r2, #1
 8001940:	220c      	movs	r2, #12
 8001942:	18ba      	adds	r2, r7, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	5099      	str	r1, [r3, r2]
            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++)
 8001948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800194a:	3301      	adds	r3, #1
 800194c:	637b      	str	r3, [r7, #52]	; 0x34
 800194e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d002      	beq.n	800195c <shell_exec+0x7c>
 8001956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001958:	2b07      	cmp	r3, #7
 800195a:	dde5      	ble.n	8001928 <shell_exec+0x48>
                }
            }

            return h_shell->shell_func_list[i].pfunc(h_shell, argc, argv);
 800195c:	6879      	ldr	r1, [r7, #4]
 800195e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001960:	0013      	movs	r3, r2
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	189b      	adds	r3, r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	18cb      	adds	r3, r1, r3
 800196a:	3308      	adds	r3, #8
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	220c      	movs	r2, #12
 8001970:	18ba      	adds	r2, r7, r2
 8001972:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	4798      	blx	r3
 8001978:	0003      	movs	r3, r0
 800197a:	e023      	b.n	80019c4 <shell_exec+0xe4>
    for (i = 0; i < h_shell->shell_func_list_size; i++)
 800197c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800197e:	3301      	adds	r3, #1
 8001980:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001988:	429a      	cmp	r2, r3
 800198a:	dbb6      	blt.n	80018fa <shell_exec+0x1a>
        }
    }

    int size;
    size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	22c1      	movs	r2, #193	; 0xc1
 8001990:	0092      	lsls	r2, r2, #2
 8001992:	1898      	adds	r0, r3, r2
 8001994:	2333      	movs	r3, #51	; 0x33
 8001996:	18fb      	adds	r3, r7, r3
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	4a0c      	ldr	r2, [pc, #48]	; (80019cc <shell_exec+0xec>)
 800199c:	2128      	movs	r1, #40	; 0x28
 800199e:	f006 fd2b 	bl	80083f8 <sniprintf>
 80019a2:	0003      	movs	r3, r0
 80019a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    h_shell->drv.transmit(h_shell->print_buffer, size);
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	23d5      	movs	r3, #213	; 0xd5
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	58d2      	ldr	r2, [r2, r3]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	21c1      	movs	r1, #193	; 0xc1
 80019b2:	0089      	lsls	r1, r1, #2
 80019b4:	468c      	mov	ip, r1
 80019b6:	4463      	add	r3, ip
 80019b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80019ba:	b289      	uxth	r1, r1
 80019bc:	0018      	movs	r0, r3
 80019be:	4790      	blx	r2
    return -1;
 80019c0:	2301      	movs	r3, #1
 80019c2:	425b      	negs	r3, r3
}
 80019c4:	0018      	movs	r0, r3
 80019c6:	46bd      	mov	sp, r7
 80019c8:	b010      	add	sp, #64	; 0x40
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	080096e0 	.word	0x080096e0

080019d0 <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "[INPUT]>>>>>> ";

void shell_run(h_shell_t *h_shell)
{
 80019d0:	b590      	push	{r4, r7, lr}
 80019d2:	b087      	sub	sp, #28
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
    int reading = 0;
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]
    int pos = 0;
 80019dc:	2300      	movs	r3, #0
 80019de:	613b      	str	r3, [r7, #16]

    while (1)
    {
        h_shell->drv.transmit(prompt, sizeof(prompt));
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	23d5      	movs	r3, #213	; 0xd5
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	58d3      	ldr	r3, [r2, r3]
 80019e8:	4a39      	ldr	r2, [pc, #228]	; (8001ad0 <shell_run+0x100>)
 80019ea:	210f      	movs	r1, #15
 80019ec:	0010      	movs	r0, r2
 80019ee:	4798      	blx	r3
        reading = 1;
 80019f0:	2301      	movs	r3, #1
 80019f2:	617b      	str	r3, [r7, #20]

        while (reading)
 80019f4:	e05f      	b.n	8001ab6 <shell_run+0xe6>
        {
            char c;
            h_shell->drv.receive(&c, 1);
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	23d6      	movs	r3, #214	; 0xd6
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	58d3      	ldr	r3, [r2, r3]
 80019fe:	240b      	movs	r4, #11
 8001a00:	193a      	adds	r2, r7, r4
 8001a02:	2101      	movs	r1, #1
 8001a04:	0010      	movs	r0, r2
 8001a06:	4798      	blx	r3
            int size;

            switch (c)
 8001a08:	193b      	adds	r3, r7, r4
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b08      	cmp	r3, #8
 8001a0e:	d029      	beq.n	8001a64 <shell_run+0x94>
 8001a10:	2b0d      	cmp	r3, #13
 8001a12:	d136      	bne.n	8001a82 <shell_run+0xb2>
            {
            // process RETURN key
            case '\r':
                // case '\n':
                size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	22c1      	movs	r2, #193	; 0xc1
 8001a18:	0092      	lsls	r2, r2, #2
 8001a1a:	4694      	mov	ip, r2
 8001a1c:	4463      	add	r3, ip
 8001a1e:	4a2d      	ldr	r2, [pc, #180]	; (8001ad4 <shell_run+0x104>)
 8001a20:	2128      	movs	r1, #40	; 0x28
 8001a22:	0018      	movs	r0, r3
 8001a24:	f006 fce8 	bl	80083f8 <sniprintf>
 8001a28:	0003      	movs	r3, r0
 8001a2a:	60fb      	str	r3, [r7, #12]
                h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	23d5      	movs	r3, #213	; 0xd5
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	58d2      	ldr	r2, [r2, r3]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	21c1      	movs	r1, #193	; 0xc1
 8001a38:	0089      	lsls	r1, r1, #2
 8001a3a:	468c      	mov	ip, r1
 8001a3c:	4463      	add	r3, ip
 8001a3e:	68f9      	ldr	r1, [r7, #12]
 8001a40:	b289      	uxth	r1, r1
 8001a42:	0018      	movs	r0, r3
 8001a44:	4790      	blx	r2
                h_shell->cmd_buffer[pos++] = 0; // add \0 char at end of string
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	1c5a      	adds	r2, r3, #1
 8001a4a:	613a      	str	r2, [r7, #16]
 8001a4c:	6879      	ldr	r1, [r7, #4]
 8001a4e:	22cb      	movs	r2, #203	; 0xcb
 8001a50:	0092      	lsls	r2, r2, #2
 8001a52:	18cb      	adds	r3, r1, r3
 8001a54:	189b      	adds	r3, r3, r2
 8001a56:	2200      	movs	r2, #0
 8001a58:	701a      	strb	r2, [r3, #0]
                reading = 0;                    // exit read loop
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]
                pos = 0;                        // reset buffer
 8001a5e:	2300      	movs	r3, #0
 8001a60:	613b      	str	r3, [r7, #16]
                break;
 8001a62:	e028      	b.n	8001ab6 <shell_run+0xe6>
                // backspace
            case '\b':
                if (pos > 0)
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	dd24      	ble.n	8001ab4 <shell_run+0xe4>
                {          // is there a char to delete?
                    pos--; // remove it in buffer
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	613b      	str	r3, [r7, #16]

                    h_shell->drv.transmit(backspace, 3); // delete the char on the terminal
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	23d5      	movs	r3, #213	; 0xd5
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	58d3      	ldr	r3, [r2, r3]
 8001a78:	4a17      	ldr	r2, [pc, #92]	; (8001ad8 <shell_run+0x108>)
 8001a7a:	2103      	movs	r1, #3
 8001a7c:	0010      	movs	r0, r2
 8001a7e:	4798      	blx	r3
                }
                break;
 8001a80:	e018      	b.n	8001ab4 <shell_run+0xe4>
                // other characters
            default:
                // only store characters if buffer has space
                if (pos < BUFFER_SIZE)
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	2b27      	cmp	r3, #39	; 0x27
 8001a86:	dc16      	bgt.n	8001ab6 <shell_run+0xe6>
                {
                    h_shell->drv.transmit(&c, 1);
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	23d5      	movs	r3, #213	; 0xd5
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	58d3      	ldr	r3, [r2, r3]
 8001a90:	240b      	movs	r4, #11
 8001a92:	193a      	adds	r2, r7, r4
 8001a94:	2101      	movs	r1, #1
 8001a96:	0010      	movs	r0, r2
 8001a98:	4798      	blx	r3
                    h_shell->cmd_buffer[pos++] = c; // store
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	1c5a      	adds	r2, r3, #1
 8001a9e:	613a      	str	r2, [r7, #16]
 8001aa0:	193a      	adds	r2, r7, r4
 8001aa2:	7810      	ldrb	r0, [r2, #0]
 8001aa4:	6879      	ldr	r1, [r7, #4]
 8001aa6:	22cb      	movs	r2, #203	; 0xcb
 8001aa8:	0092      	lsls	r2, r2, #2
 8001aaa:	18cb      	adds	r3, r1, r3
 8001aac:	189b      	adds	r3, r3, r2
 8001aae:	1c02      	adds	r2, r0, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
 8001ab2:	e000      	b.n	8001ab6 <shell_run+0xe6>
                break;
 8001ab4:	46c0      	nop			; (mov r8, r8)
        while (reading)
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d19c      	bne.n	80019f6 <shell_run+0x26>
                }
            }
        }
        shell_exec(h_shell, h_shell->cmd_buffer);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	22cb      	movs	r2, #203	; 0xcb
 8001ac0:	0092      	lsls	r2, r2, #2
 8001ac2:	189a      	adds	r2, r3, r2
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	0011      	movs	r1, r2
 8001ac8:	0018      	movs	r0, r3
 8001aca:	f7ff ff09 	bl	80018e0 <shell_exec>
        h_shell->drv.transmit(prompt, sizeof(prompt));
 8001ace:	e787      	b.n	80019e0 <shell_run+0x10>
 8001ad0:	2000000c 	.word	0x2000000c
 8001ad4:	080096f8 	.word	0x080096f8
 8001ad8:	20000008 	.word	0x20000008

08001adc <add>:
// #include "sensorSpam.h"

h_shell_t h_shell;
// add two parameters from the shell
int add(h_shell_t *h_shell, int argc, char **argv)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b086      	sub	sp, #24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	607a      	str	r2, [r7, #4]
    int a, b;
    if (argc != 3)
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	2b03      	cmp	r3, #3
 8001aec:	d006      	beq.n	8001afc <add+0x20>
    {
        printf("[INFO]: Usage: add a b\r\n");
 8001aee:	4b12      	ldr	r3, [pc, #72]	; (8001b38 <add+0x5c>)
 8001af0:	0018      	movs	r0, r3
 8001af2:	f006 fc77 	bl	80083e4 <puts>
        return -1;
 8001af6:	2301      	movs	r3, #1
 8001af8:	425b      	negs	r3, r3
 8001afa:	e018      	b.n	8001b2e <add+0x52>
    }
    a = atoi(argv[1]);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3304      	adds	r3, #4
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	0018      	movs	r0, r3
 8001b04:	f006 fa1e 	bl	8007f44 <atoi>
 8001b08:	0003      	movs	r3, r0
 8001b0a:	617b      	str	r3, [r7, #20]
    b = atoi(argv[2]);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3308      	adds	r3, #8
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	0018      	movs	r0, r3
 8001b14:	f006 fa16 	bl	8007f44 <atoi>
 8001b18:	0003      	movs	r3, r0
 8001b1a:	613b      	str	r3, [r7, #16]
    printf("%d + %d = %d\r\n", a, b, a + b);
 8001b1c:	697a      	ldr	r2, [r7, #20]
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	18d3      	adds	r3, r2, r3
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	6979      	ldr	r1, [r7, #20]
 8001b26:	4805      	ldr	r0, [pc, #20]	; (8001b3c <add+0x60>)
 8001b28:	f006 fbf6 	bl	8008318 <iprintf>
    return 0;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	0018      	movs	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	b006      	add	sp, #24
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	46c0      	nop			; (mov r8, r8)
 8001b38:	080096fc 	.word	0x080096fc
 8001b3c:	08009714 	.word	0x08009714

08001b40 <registerShellCommands>:

void registerShellCommands(h_shell_t *h_shell)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]

    shell_add(h_shell, 'l', led, "Control LED blinking");
 8001b48:	4b07      	ldr	r3, [pc, #28]	; (8001b68 <registerShellCommands+0x28>)
 8001b4a:	4a08      	ldr	r2, [pc, #32]	; (8001b6c <registerShellCommands+0x2c>)
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	216c      	movs	r1, #108	; 0x6c
 8001b50:	f7ff fe88 	bl	8001864 <shell_add>
    // shell_add(h_shell, 's', spam, "Send spam message on serial");
    shell_add(h_shell, 'a', add, "Add two numbers");
 8001b54:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <registerShellCommands+0x30>)
 8001b56:	4a07      	ldr	r2, [pc, #28]	; (8001b74 <registerShellCommands+0x34>)
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	2161      	movs	r1, #97	; 0x61
 8001b5c:	f7ff fe82 	bl	8001864 <shell_add>
}
 8001b60:	46c0      	nop			; (mov r8, r8)
 8001b62:	46bd      	mov	sp, r7
 8001b64:	b002      	add	sp, #8
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	08009724 	.word	0x08009724
 8001b6c:	08001541 	.word	0x08001541
 8001b70:	0800973c 	.word	0x0800973c
 8001b74:	08001add 	.word	0x08001add

08001b78 <task_shell>:

void task_shell(void *argument)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
    shell_drv_t drv_uart;
    drv_uart.transmit = drv_uart_transmit;
 8001b80:	2108      	movs	r1, #8
 8001b82:	187b      	adds	r3, r7, r1
 8001b84:	4a0f      	ldr	r2, [pc, #60]	; (8001bc4 <task_shell+0x4c>)
 8001b86:	601a      	str	r2, [r3, #0]
    drv_uart.receive = drv_uart_receive;
 8001b88:	187b      	adds	r3, r7, r1
 8001b8a:	4a0f      	ldr	r2, [pc, #60]	; (8001bc8 <task_shell+0x50>)
 8001b8c:	605a      	str	r2, [r3, #4]
    h_shell.drv = drv_uart;
 8001b8e:	4a0f      	ldr	r2, [pc, #60]	; (8001bcc <task_shell+0x54>)
 8001b90:	23d5      	movs	r3, #213	; 0xd5
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	1879      	adds	r1, r7, r1
 8001b96:	18d3      	adds	r3, r2, r3
 8001b98:	000a      	movs	r2, r1
 8001b9a:	ca03      	ldmia	r2!, {r0, r1}
 8001b9c:	c303      	stmia	r3!, {r0, r1}
    drv_uart_init();
 8001b9e:	f7ff fd5d 	bl	800165c <drv_uart_init>
    shell_init(&h_shell);
 8001ba2:	4b0a      	ldr	r3, [pc, #40]	; (8001bcc <task_shell+0x54>)
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f7ff fe29 	bl	80017fc <shell_init>
    registerShellCommands(&h_shell);
 8001baa:	4b08      	ldr	r3, [pc, #32]	; (8001bcc <task_shell+0x54>)
 8001bac:	0018      	movs	r0, r3
 8001bae:	f7ff ffc7 	bl	8001b40 <registerShellCommands>
    printf("[INFO]: Shell init success.\r\n");
 8001bb2:	4b07      	ldr	r3, [pc, #28]	; (8001bd0 <task_shell+0x58>)
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	f006 fc15 	bl	80083e4 <puts>
    while (1)
    {
        shell_run(&h_shell);
 8001bba:	4b04      	ldr	r3, [pc, #16]	; (8001bcc <task_shell+0x54>)
 8001bbc:	0018      	movs	r0, r3
 8001bbe:	f7ff ff07 	bl	80019d0 <shell_run>
 8001bc2:	e7fa      	b.n	8001bba <task_shell+0x42>
 8001bc4:	0800171d 	.word	0x0800171d
 8001bc8:	080016dd 	.word	0x080016dd
 8001bcc:	200003a8 	.word	0x200003a8
 8001bd0:	0800974c 	.word	0x0800974c

08001bd4 <createShellTask>:
    }
}

void createShellTask(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af02      	add	r7, sp, #8
    xTaskCreate(task_shell, "shell", 512, NULL, 1, NULL);
 8001bda:	2380      	movs	r3, #128	; 0x80
 8001bdc:	009a      	lsls	r2, r3, #2
 8001bde:	4906      	ldr	r1, [pc, #24]	; (8001bf8 <createShellTask+0x24>)
 8001be0:	4806      	ldr	r0, [pc, #24]	; (8001bfc <createShellTask+0x28>)
 8001be2:	2300      	movs	r3, #0
 8001be4:	9301      	str	r3, [sp, #4]
 8001be6:	2301      	movs	r3, #1
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2300      	movs	r3, #0
 8001bec:	f004 ffea 	bl	8006bc4 <xTaskCreate>
}
 8001bf0:	46c0      	nop			; (mov r8, r8)
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	46c0      	nop			; (mov r8, r8)
 8001bf8:	0800976c 	.word	0x0800976c
 8001bfc:	08001b79 	.word	0x08001b79

08001c00 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c06:	1dfb      	adds	r3, r7, #7
 8001c08:	2200      	movs	r2, #0
 8001c0a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c0c:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <HAL_Init+0x3c>)
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	4b0a      	ldr	r3, [pc, #40]	; (8001c3c <HAL_Init+0x3c>)
 8001c12:	2180      	movs	r1, #128	; 0x80
 8001c14:	0049      	lsls	r1, r1, #1
 8001c16:	430a      	orrs	r2, r1
 8001c18:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c1a:	2003      	movs	r0, #3
 8001c1c:	f000 f810 	bl	8001c40 <HAL_InitTick>
 8001c20:	1e03      	subs	r3, r0, #0
 8001c22:	d003      	beq.n	8001c2c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001c24:	1dfb      	adds	r3, r7, #7
 8001c26:	2201      	movs	r2, #1
 8001c28:	701a      	strb	r2, [r3, #0]
 8001c2a:	e001      	b.n	8001c30 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001c2c:	f7fe fd58 	bl	80006e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c30:	1dfb      	adds	r3, r7, #7
 8001c32:	781b      	ldrb	r3, [r3, #0]
}
 8001c34:	0018      	movs	r0, r3
 8001c36:	46bd      	mov	sp, r7
 8001c38:	b002      	add	sp, #8
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40022000 	.word	0x40022000

08001c40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c40:	b590      	push	{r4, r7, lr}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c48:	230f      	movs	r3, #15
 8001c4a:	18fb      	adds	r3, r7, r3
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001c50:	4b1d      	ldr	r3, [pc, #116]	; (8001cc8 <HAL_InitTick+0x88>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d02b      	beq.n	8001cb0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001c58:	4b1c      	ldr	r3, [pc, #112]	; (8001ccc <HAL_InitTick+0x8c>)
 8001c5a:	681c      	ldr	r4, [r3, #0]
 8001c5c:	4b1a      	ldr	r3, [pc, #104]	; (8001cc8 <HAL_InitTick+0x88>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	0019      	movs	r1, r3
 8001c62:	23fa      	movs	r3, #250	; 0xfa
 8001c64:	0098      	lsls	r0, r3, #2
 8001c66:	f7fe fa63 	bl	8000130 <__udivsi3>
 8001c6a:	0003      	movs	r3, r0
 8001c6c:	0019      	movs	r1, r3
 8001c6e:	0020      	movs	r0, r4
 8001c70:	f7fe fa5e 	bl	8000130 <__udivsi3>
 8001c74:	0003      	movs	r3, r0
 8001c76:	0018      	movs	r0, r3
 8001c78:	f000 f919 	bl	8001eae <HAL_SYSTICK_Config>
 8001c7c:	1e03      	subs	r3, r0, #0
 8001c7e:	d112      	bne.n	8001ca6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2b03      	cmp	r3, #3
 8001c84:	d80a      	bhi.n	8001c9c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c86:	6879      	ldr	r1, [r7, #4]
 8001c88:	2301      	movs	r3, #1
 8001c8a:	425b      	negs	r3, r3
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	0018      	movs	r0, r3
 8001c90:	f000 f8e8 	bl	8001e64 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c94:	4b0e      	ldr	r3, [pc, #56]	; (8001cd0 <HAL_InitTick+0x90>)
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	e00d      	b.n	8001cb8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001c9c:	230f      	movs	r3, #15
 8001c9e:	18fb      	adds	r3, r7, r3
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	701a      	strb	r2, [r3, #0]
 8001ca4:	e008      	b.n	8001cb8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ca6:	230f      	movs	r3, #15
 8001ca8:	18fb      	adds	r3, r7, r3
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
 8001cae:	e003      	b.n	8001cb8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cb0:	230f      	movs	r3, #15
 8001cb2:	18fb      	adds	r3, r7, r3
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001cb8:	230f      	movs	r3, #15
 8001cba:	18fb      	adds	r3, r7, r3
 8001cbc:	781b      	ldrb	r3, [r3, #0]
}
 8001cbe:	0018      	movs	r0, r3
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	b005      	add	sp, #20
 8001cc4:	bd90      	pop	{r4, r7, pc}
 8001cc6:	46c0      	nop			; (mov r8, r8)
 8001cc8:	20000020 	.word	0x20000020
 8001ccc:	20000000 	.word	0x20000000
 8001cd0:	2000001c 	.word	0x2000001c

08001cd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001cd8:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <HAL_IncTick+0x1c>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	001a      	movs	r2, r3
 8001cde:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <HAL_IncTick+0x20>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	18d2      	adds	r2, r2, r3
 8001ce4:	4b03      	ldr	r3, [pc, #12]	; (8001cf4 <HAL_IncTick+0x20>)
 8001ce6:	601a      	str	r2, [r3, #0]
}
 8001ce8:	46c0      	nop			; (mov r8, r8)
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	46c0      	nop			; (mov r8, r8)
 8001cf0:	20000020 	.word	0x20000020
 8001cf4:	20000704 	.word	0x20000704

08001cf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001cfc:	4b02      	ldr	r3, [pc, #8]	; (8001d08 <HAL_GetTick+0x10>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
}
 8001d00:	0018      	movs	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	46c0      	nop			; (mov r8, r8)
 8001d08:	20000704 	.word	0x20000704

08001d0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	0002      	movs	r2, r0
 8001d14:	1dfb      	adds	r3, r7, #7
 8001d16:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d18:	1dfb      	adds	r3, r7, #7
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b7f      	cmp	r3, #127	; 0x7f
 8001d1e:	d809      	bhi.n	8001d34 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d20:	1dfb      	adds	r3, r7, #7
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	001a      	movs	r2, r3
 8001d26:	231f      	movs	r3, #31
 8001d28:	401a      	ands	r2, r3
 8001d2a:	4b04      	ldr	r3, [pc, #16]	; (8001d3c <__NVIC_EnableIRQ+0x30>)
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	4091      	lsls	r1, r2
 8001d30:	000a      	movs	r2, r1
 8001d32:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001d34:	46c0      	nop			; (mov r8, r8)
 8001d36:	46bd      	mov	sp, r7
 8001d38:	b002      	add	sp, #8
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	e000e100 	.word	0xe000e100

08001d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d40:	b590      	push	{r4, r7, lr}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	0002      	movs	r2, r0
 8001d48:	6039      	str	r1, [r7, #0]
 8001d4a:	1dfb      	adds	r3, r7, #7
 8001d4c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d4e:	1dfb      	adds	r3, r7, #7
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2b7f      	cmp	r3, #127	; 0x7f
 8001d54:	d828      	bhi.n	8001da8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d56:	4a2f      	ldr	r2, [pc, #188]	; (8001e14 <__NVIC_SetPriority+0xd4>)
 8001d58:	1dfb      	adds	r3, r7, #7
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	b25b      	sxtb	r3, r3
 8001d5e:	089b      	lsrs	r3, r3, #2
 8001d60:	33c0      	adds	r3, #192	; 0xc0
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	589b      	ldr	r3, [r3, r2]
 8001d66:	1dfa      	adds	r2, r7, #7
 8001d68:	7812      	ldrb	r2, [r2, #0]
 8001d6a:	0011      	movs	r1, r2
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	400a      	ands	r2, r1
 8001d70:	00d2      	lsls	r2, r2, #3
 8001d72:	21ff      	movs	r1, #255	; 0xff
 8001d74:	4091      	lsls	r1, r2
 8001d76:	000a      	movs	r2, r1
 8001d78:	43d2      	mvns	r2, r2
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	019b      	lsls	r3, r3, #6
 8001d82:	22ff      	movs	r2, #255	; 0xff
 8001d84:	401a      	ands	r2, r3
 8001d86:	1dfb      	adds	r3, r7, #7
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	4003      	ands	r3, r0
 8001d90:	00db      	lsls	r3, r3, #3
 8001d92:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d94:	481f      	ldr	r0, [pc, #124]	; (8001e14 <__NVIC_SetPriority+0xd4>)
 8001d96:	1dfb      	adds	r3, r7, #7
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	b25b      	sxtb	r3, r3
 8001d9c:	089b      	lsrs	r3, r3, #2
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	33c0      	adds	r3, #192	; 0xc0
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001da6:	e031      	b.n	8001e0c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001da8:	4a1b      	ldr	r2, [pc, #108]	; (8001e18 <__NVIC_SetPriority+0xd8>)
 8001daa:	1dfb      	adds	r3, r7, #7
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	0019      	movs	r1, r3
 8001db0:	230f      	movs	r3, #15
 8001db2:	400b      	ands	r3, r1
 8001db4:	3b08      	subs	r3, #8
 8001db6:	089b      	lsrs	r3, r3, #2
 8001db8:	3306      	adds	r3, #6
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	18d3      	adds	r3, r2, r3
 8001dbe:	3304      	adds	r3, #4
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	1dfa      	adds	r2, r7, #7
 8001dc4:	7812      	ldrb	r2, [r2, #0]
 8001dc6:	0011      	movs	r1, r2
 8001dc8:	2203      	movs	r2, #3
 8001dca:	400a      	ands	r2, r1
 8001dcc:	00d2      	lsls	r2, r2, #3
 8001dce:	21ff      	movs	r1, #255	; 0xff
 8001dd0:	4091      	lsls	r1, r2
 8001dd2:	000a      	movs	r2, r1
 8001dd4:	43d2      	mvns	r2, r2
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	019b      	lsls	r3, r3, #6
 8001dde:	22ff      	movs	r2, #255	; 0xff
 8001de0:	401a      	ands	r2, r3
 8001de2:	1dfb      	adds	r3, r7, #7
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	0018      	movs	r0, r3
 8001de8:	2303      	movs	r3, #3
 8001dea:	4003      	ands	r3, r0
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001df0:	4809      	ldr	r0, [pc, #36]	; (8001e18 <__NVIC_SetPriority+0xd8>)
 8001df2:	1dfb      	adds	r3, r7, #7
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	001c      	movs	r4, r3
 8001df8:	230f      	movs	r3, #15
 8001dfa:	4023      	ands	r3, r4
 8001dfc:	3b08      	subs	r3, #8
 8001dfe:	089b      	lsrs	r3, r3, #2
 8001e00:	430a      	orrs	r2, r1
 8001e02:	3306      	adds	r3, #6
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	18c3      	adds	r3, r0, r3
 8001e08:	3304      	adds	r3, #4
 8001e0a:	601a      	str	r2, [r3, #0]
}
 8001e0c:	46c0      	nop			; (mov r8, r8)
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b003      	add	sp, #12
 8001e12:	bd90      	pop	{r4, r7, pc}
 8001e14:	e000e100 	.word	0xe000e100
 8001e18:	e000ed00 	.word	0xe000ed00

08001e1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	1e5a      	subs	r2, r3, #1
 8001e28:	2380      	movs	r3, #128	; 0x80
 8001e2a:	045b      	lsls	r3, r3, #17
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d301      	bcc.n	8001e34 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e30:	2301      	movs	r3, #1
 8001e32:	e010      	b.n	8001e56 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e34:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <SysTick_Config+0x44>)
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	3a01      	subs	r2, #1
 8001e3a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	425b      	negs	r3, r3
 8001e40:	2103      	movs	r1, #3
 8001e42:	0018      	movs	r0, r3
 8001e44:	f7ff ff7c 	bl	8001d40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e48:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <SysTick_Config+0x44>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e4e:	4b04      	ldr	r3, [pc, #16]	; (8001e60 <SysTick_Config+0x44>)
 8001e50:	2207      	movs	r2, #7
 8001e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	0018      	movs	r0, r3
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	b002      	add	sp, #8
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	46c0      	nop			; (mov r8, r8)
 8001e60:	e000e010 	.word	0xe000e010

08001e64 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60b9      	str	r1, [r7, #8]
 8001e6c:	607a      	str	r2, [r7, #4]
 8001e6e:	210f      	movs	r1, #15
 8001e70:	187b      	adds	r3, r7, r1
 8001e72:	1c02      	adds	r2, r0, #0
 8001e74:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001e76:	68ba      	ldr	r2, [r7, #8]
 8001e78:	187b      	adds	r3, r7, r1
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	b25b      	sxtb	r3, r3
 8001e7e:	0011      	movs	r1, r2
 8001e80:	0018      	movs	r0, r3
 8001e82:	f7ff ff5d 	bl	8001d40 <__NVIC_SetPriority>
}
 8001e86:	46c0      	nop			; (mov r8, r8)
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	b004      	add	sp, #16
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b082      	sub	sp, #8
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	0002      	movs	r2, r0
 8001e96:	1dfb      	adds	r3, r7, #7
 8001e98:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e9a:	1dfb      	adds	r3, r7, #7
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	b25b      	sxtb	r3, r3
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f7ff ff33 	bl	8001d0c <__NVIC_EnableIRQ>
}
 8001ea6:	46c0      	nop			; (mov r8, r8)
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	b002      	add	sp, #8
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b082      	sub	sp, #8
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	0018      	movs	r0, r3
 8001eba:	f7ff ffaf 	bl	8001e1c <SysTick_Config>
 8001ebe:	0003      	movs	r3, r0
}
 8001ec0:	0018      	movs	r0, r3
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	b002      	add	sp, #8
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d101      	bne.n	8001eda <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e050      	b.n	8001f7c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2225      	movs	r2, #37	; 0x25
 8001ede:	5c9b      	ldrb	r3, [r3, r2]
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d008      	beq.n	8001ef8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2204      	movs	r2, #4
 8001eea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2224      	movs	r2, #36	; 0x24
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e041      	b.n	8001f7c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	210e      	movs	r1, #14
 8001f04:	438a      	bics	r2, r1
 8001f06:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f12:	491c      	ldr	r1, [pc, #112]	; (8001f84 <HAL_DMA_Abort+0xbc>)
 8001f14:	400a      	ands	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2101      	movs	r1, #1
 8001f24:	438a      	bics	r2, r1
 8001f26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8001f28:	4b17      	ldr	r3, [pc, #92]	; (8001f88 <HAL_DMA_Abort+0xc0>)
 8001f2a:	6859      	ldr	r1, [r3, #4]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f30:	221c      	movs	r2, #28
 8001f32:	4013      	ands	r3, r2
 8001f34:	2201      	movs	r2, #1
 8001f36:	409a      	lsls	r2, r3
 8001f38:	4b13      	ldr	r3, [pc, #76]	; (8001f88 <HAL_DMA_Abort+0xc0>)
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001f46:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d00c      	beq.n	8001f6a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f5a:	490a      	ldr	r1, [pc, #40]	; (8001f84 <HAL_DMA_Abort+0xbc>)
 8001f5c:	400a      	ands	r2, r1
 8001f5e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001f68:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2225      	movs	r2, #37	; 0x25
 8001f6e:	2101      	movs	r1, #1
 8001f70:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2224      	movs	r2, #36	; 0x24
 8001f76:	2100      	movs	r1, #0
 8001f78:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	b002      	add	sp, #8
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	fffffeff 	.word	0xfffffeff
 8001f88:	40020000 	.word	0x40020000

08001f8c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f94:	210f      	movs	r1, #15
 8001f96:	187b      	adds	r3, r7, r1
 8001f98:	2200      	movs	r2, #0
 8001f9a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2225      	movs	r2, #37	; 0x25
 8001fa0:	5c9b      	ldrb	r3, [r3, r2]
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d006      	beq.n	8001fb6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2204      	movs	r2, #4
 8001fac:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001fae:	187b      	adds	r3, r7, r1
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	701a      	strb	r2, [r3, #0]
 8001fb4:	e049      	b.n	800204a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	210e      	movs	r1, #14
 8001fc2:	438a      	bics	r2, r1
 8001fc4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2101      	movs	r1, #1
 8001fd2:	438a      	bics	r2, r1
 8001fd4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe0:	491d      	ldr	r1, [pc, #116]	; (8002058 <HAL_DMA_Abort_IT+0xcc>)
 8001fe2:	400a      	ands	r2, r1
 8001fe4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001fe6:	4b1d      	ldr	r3, [pc, #116]	; (800205c <HAL_DMA_Abort_IT+0xd0>)
 8001fe8:	6859      	ldr	r1, [r3, #4]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fee:	221c      	movs	r2, #28
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	409a      	lsls	r2, r3
 8001ff6:	4b19      	ldr	r3, [pc, #100]	; (800205c <HAL_DMA_Abort_IT+0xd0>)
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002004:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800200a:	2b00      	cmp	r3, #0
 800200c:	d00c      	beq.n	8002028 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002018:	490f      	ldr	r1, [pc, #60]	; (8002058 <HAL_DMA_Abort_IT+0xcc>)
 800201a:	400a      	ands	r2, r1
 800201c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002026:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2225      	movs	r2, #37	; 0x25
 800202c:	2101      	movs	r1, #1
 800202e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2224      	movs	r2, #36	; 0x24
 8002034:	2100      	movs	r1, #0
 8002036:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800203c:	2b00      	cmp	r3, #0
 800203e:	d004      	beq.n	800204a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	0010      	movs	r0, r2
 8002048:	4798      	blx	r3
    }
  }
  return status;
 800204a:	230f      	movs	r3, #15
 800204c:	18fb      	adds	r3, r7, r3
 800204e:	781b      	ldrb	r3, [r3, #0]
}
 8002050:	0018      	movs	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	b004      	add	sp, #16
 8002056:	bd80      	pop	{r7, pc}
 8002058:	fffffeff 	.word	0xfffffeff
 800205c:	40020000 	.word	0x40020000

08002060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800206a:	2300      	movs	r3, #0
 800206c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800206e:	e147      	b.n	8002300 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2101      	movs	r1, #1
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	4091      	lsls	r1, r2
 800207a:	000a      	movs	r2, r1
 800207c:	4013      	ands	r3, r2
 800207e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d100      	bne.n	8002088 <HAL_GPIO_Init+0x28>
 8002086:	e138      	b.n	80022fa <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	2203      	movs	r2, #3
 800208e:	4013      	ands	r3, r2
 8002090:	2b01      	cmp	r3, #1
 8002092:	d005      	beq.n	80020a0 <HAL_GPIO_Init+0x40>
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	2203      	movs	r2, #3
 800209a:	4013      	ands	r3, r2
 800209c:	2b02      	cmp	r3, #2
 800209e:	d130      	bne.n	8002102 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	2203      	movs	r2, #3
 80020ac:	409a      	lsls	r2, r3
 80020ae:	0013      	movs	r3, r2
 80020b0:	43da      	mvns	r2, r3
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	4013      	ands	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	68da      	ldr	r2, [r3, #12]
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	409a      	lsls	r2, r3
 80020c2:	0013      	movs	r3, r2
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	693a      	ldr	r2, [r7, #16]
 80020ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020d6:	2201      	movs	r2, #1
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	409a      	lsls	r2, r3
 80020dc:	0013      	movs	r3, r2
 80020de:	43da      	mvns	r2, r3
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	4013      	ands	r3, r2
 80020e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	091b      	lsrs	r3, r3, #4
 80020ec:	2201      	movs	r2, #1
 80020ee:	401a      	ands	r2, r3
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	409a      	lsls	r2, r3
 80020f4:	0013      	movs	r3, r2
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2203      	movs	r2, #3
 8002108:	4013      	ands	r3, r2
 800210a:	2b03      	cmp	r3, #3
 800210c:	d017      	beq.n	800213e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	2203      	movs	r2, #3
 800211a:	409a      	lsls	r2, r3
 800211c:	0013      	movs	r3, r2
 800211e:	43da      	mvns	r2, r3
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	4013      	ands	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	689a      	ldr	r2, [r3, #8]
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	409a      	lsls	r2, r3
 8002130:	0013      	movs	r3, r2
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	4313      	orrs	r3, r2
 8002136:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	2203      	movs	r2, #3
 8002144:	4013      	ands	r3, r2
 8002146:	2b02      	cmp	r3, #2
 8002148:	d123      	bne.n	8002192 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	08da      	lsrs	r2, r3, #3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3208      	adds	r2, #8
 8002152:	0092      	lsls	r2, r2, #2
 8002154:	58d3      	ldr	r3, [r2, r3]
 8002156:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	2207      	movs	r2, #7
 800215c:	4013      	ands	r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	220f      	movs	r2, #15
 8002162:	409a      	lsls	r2, r3
 8002164:	0013      	movs	r3, r2
 8002166:	43da      	mvns	r2, r3
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	4013      	ands	r3, r2
 800216c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	691a      	ldr	r2, [r3, #16]
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	2107      	movs	r1, #7
 8002176:	400b      	ands	r3, r1
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	409a      	lsls	r2, r3
 800217c:	0013      	movs	r3, r2
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	08da      	lsrs	r2, r3, #3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3208      	adds	r2, #8
 800218c:	0092      	lsls	r2, r2, #2
 800218e:	6939      	ldr	r1, [r7, #16]
 8002190:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	2203      	movs	r2, #3
 800219e:	409a      	lsls	r2, r3
 80021a0:	0013      	movs	r3, r2
 80021a2:	43da      	mvns	r2, r3
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	4013      	ands	r3, r2
 80021a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2203      	movs	r2, #3
 80021b0:	401a      	ands	r2, r3
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	409a      	lsls	r2, r3
 80021b8:	0013      	movs	r3, r2
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4313      	orrs	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	23c0      	movs	r3, #192	; 0xc0
 80021cc:	029b      	lsls	r3, r3, #10
 80021ce:	4013      	ands	r3, r2
 80021d0:	d100      	bne.n	80021d4 <HAL_GPIO_Init+0x174>
 80021d2:	e092      	b.n	80022fa <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80021d4:	4a50      	ldr	r2, [pc, #320]	; (8002318 <HAL_GPIO_Init+0x2b8>)
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	089b      	lsrs	r3, r3, #2
 80021da:	3318      	adds	r3, #24
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	589b      	ldr	r3, [r3, r2]
 80021e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	2203      	movs	r2, #3
 80021e6:	4013      	ands	r3, r2
 80021e8:	00db      	lsls	r3, r3, #3
 80021ea:	220f      	movs	r2, #15
 80021ec:	409a      	lsls	r2, r3
 80021ee:	0013      	movs	r3, r2
 80021f0:	43da      	mvns	r2, r3
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	4013      	ands	r3, r2
 80021f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	23a0      	movs	r3, #160	; 0xa0
 80021fc:	05db      	lsls	r3, r3, #23
 80021fe:	429a      	cmp	r2, r3
 8002200:	d013      	beq.n	800222a <HAL_GPIO_Init+0x1ca>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a45      	ldr	r2, [pc, #276]	; (800231c <HAL_GPIO_Init+0x2bc>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d00d      	beq.n	8002226 <HAL_GPIO_Init+0x1c6>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a44      	ldr	r2, [pc, #272]	; (8002320 <HAL_GPIO_Init+0x2c0>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d007      	beq.n	8002222 <HAL_GPIO_Init+0x1c2>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a43      	ldr	r2, [pc, #268]	; (8002324 <HAL_GPIO_Init+0x2c4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d101      	bne.n	800221e <HAL_GPIO_Init+0x1be>
 800221a:	2303      	movs	r3, #3
 800221c:	e006      	b.n	800222c <HAL_GPIO_Init+0x1cc>
 800221e:	2305      	movs	r3, #5
 8002220:	e004      	b.n	800222c <HAL_GPIO_Init+0x1cc>
 8002222:	2302      	movs	r3, #2
 8002224:	e002      	b.n	800222c <HAL_GPIO_Init+0x1cc>
 8002226:	2301      	movs	r3, #1
 8002228:	e000      	b.n	800222c <HAL_GPIO_Init+0x1cc>
 800222a:	2300      	movs	r3, #0
 800222c:	697a      	ldr	r2, [r7, #20]
 800222e:	2103      	movs	r1, #3
 8002230:	400a      	ands	r2, r1
 8002232:	00d2      	lsls	r2, r2, #3
 8002234:	4093      	lsls	r3, r2
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	4313      	orrs	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800223c:	4936      	ldr	r1, [pc, #216]	; (8002318 <HAL_GPIO_Init+0x2b8>)
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	089b      	lsrs	r3, r3, #2
 8002242:	3318      	adds	r3, #24
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800224a:	4b33      	ldr	r3, [pc, #204]	; (8002318 <HAL_GPIO_Init+0x2b8>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	43da      	mvns	r2, r3
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	4013      	ands	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685a      	ldr	r2, [r3, #4]
 800225e:	2380      	movs	r3, #128	; 0x80
 8002260:	035b      	lsls	r3, r3, #13
 8002262:	4013      	ands	r3, r2
 8002264:	d003      	beq.n	800226e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	4313      	orrs	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800226e:	4b2a      	ldr	r3, [pc, #168]	; (8002318 <HAL_GPIO_Init+0x2b8>)
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002274:	4b28      	ldr	r3, [pc, #160]	; (8002318 <HAL_GPIO_Init+0x2b8>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	43da      	mvns	r2, r3
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	4013      	ands	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	2380      	movs	r3, #128	; 0x80
 800228a:	039b      	lsls	r3, r3, #14
 800228c:	4013      	ands	r3, r2
 800228e:	d003      	beq.n	8002298 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	4313      	orrs	r3, r2
 8002296:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002298:	4b1f      	ldr	r3, [pc, #124]	; (8002318 <HAL_GPIO_Init+0x2b8>)
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800229e:	4a1e      	ldr	r2, [pc, #120]	; (8002318 <HAL_GPIO_Init+0x2b8>)
 80022a0:	2384      	movs	r3, #132	; 0x84
 80022a2:	58d3      	ldr	r3, [r2, r3]
 80022a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	43da      	mvns	r2, r3
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	4013      	ands	r3, r2
 80022ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685a      	ldr	r2, [r3, #4]
 80022b4:	2380      	movs	r3, #128	; 0x80
 80022b6:	029b      	lsls	r3, r3, #10
 80022b8:	4013      	ands	r3, r2
 80022ba:	d003      	beq.n	80022c4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022c4:	4914      	ldr	r1, [pc, #80]	; (8002318 <HAL_GPIO_Init+0x2b8>)
 80022c6:	2284      	movs	r2, #132	; 0x84
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80022cc:	4a12      	ldr	r2, [pc, #72]	; (8002318 <HAL_GPIO_Init+0x2b8>)
 80022ce:	2380      	movs	r3, #128	; 0x80
 80022d0:	58d3      	ldr	r3, [r2, r3]
 80022d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	43da      	mvns	r2, r3
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	4013      	ands	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685a      	ldr	r2, [r3, #4]
 80022e2:	2380      	movs	r3, #128	; 0x80
 80022e4:	025b      	lsls	r3, r3, #9
 80022e6:	4013      	ands	r3, r2
 80022e8:	d003      	beq.n	80022f2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022f2:	4909      	ldr	r1, [pc, #36]	; (8002318 <HAL_GPIO_Init+0x2b8>)
 80022f4:	2280      	movs	r2, #128	; 0x80
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	3301      	adds	r3, #1
 80022fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	40da      	lsrs	r2, r3
 8002308:	1e13      	subs	r3, r2, #0
 800230a:	d000      	beq.n	800230e <HAL_GPIO_Init+0x2ae>
 800230c:	e6b0      	b.n	8002070 <HAL_GPIO_Init+0x10>
  }
}
 800230e:	46c0      	nop			; (mov r8, r8)
 8002310:	46c0      	nop			; (mov r8, r8)
 8002312:	46bd      	mov	sp, r7
 8002314:	b006      	add	sp, #24
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40021800 	.word	0x40021800
 800231c:	50000400 	.word	0x50000400
 8002320:	50000800 	.word	0x50000800
 8002324:	50000c00 	.word	0x50000c00

08002328 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	0008      	movs	r0, r1
 8002332:	0011      	movs	r1, r2
 8002334:	1cbb      	adds	r3, r7, #2
 8002336:	1c02      	adds	r2, r0, #0
 8002338:	801a      	strh	r2, [r3, #0]
 800233a:	1c7b      	adds	r3, r7, #1
 800233c:	1c0a      	adds	r2, r1, #0
 800233e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002340:	1c7b      	adds	r3, r7, #1
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d004      	beq.n	8002352 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002348:	1cbb      	adds	r3, r7, #2
 800234a:	881a      	ldrh	r2, [r3, #0]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002350:	e003      	b.n	800235a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002352:	1cbb      	adds	r3, r7, #2
 8002354:	881a      	ldrh	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	629a      	str	r2, [r3, #40]	; 0x28
}
 800235a:	46c0      	nop			; (mov r8, r8)
 800235c:	46bd      	mov	sp, r7
 800235e:	b002      	add	sp, #8
 8002360:	bd80      	pop	{r7, pc}

08002362 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b084      	sub	sp, #16
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
 800236a:	000a      	movs	r2, r1
 800236c:	1cbb      	adds	r3, r7, #2
 800236e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	695b      	ldr	r3, [r3, #20]
 8002374:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002376:	1cbb      	adds	r3, r7, #2
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	4013      	ands	r3, r2
 800237e:	041a      	lsls	r2, r3, #16
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	43db      	mvns	r3, r3
 8002384:	1cb9      	adds	r1, r7, #2
 8002386:	8809      	ldrh	r1, [r1, #0]
 8002388:	400b      	ands	r3, r1
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	619a      	str	r2, [r3, #24]
}
 8002390:	46c0      	nop			; (mov r8, r8)
 8002392:	46bd      	mov	sp, r7
 8002394:	b004      	add	sp, #16
 8002396:	bd80      	pop	{r7, pc}

08002398 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	0002      	movs	r2, r0
 80023a0:	1dbb      	adds	r3, r7, #6
 80023a2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80023a4:	4b10      	ldr	r3, [pc, #64]	; (80023e8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	1dba      	adds	r2, r7, #6
 80023aa:	8812      	ldrh	r2, [r2, #0]
 80023ac:	4013      	ands	r3, r2
 80023ae:	d008      	beq.n	80023c2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80023b0:	4b0d      	ldr	r3, [pc, #52]	; (80023e8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80023b2:	1dba      	adds	r2, r7, #6
 80023b4:	8812      	ldrh	r2, [r2, #0]
 80023b6:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80023b8:	1dbb      	adds	r3, r7, #6
 80023ba:	881b      	ldrh	r3, [r3, #0]
 80023bc:	0018      	movs	r0, r3
 80023be:	f000 f815 	bl	80023ec <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80023c2:	4b09      	ldr	r3, [pc, #36]	; (80023e8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	1dba      	adds	r2, r7, #6
 80023c8:	8812      	ldrh	r2, [r2, #0]
 80023ca:	4013      	ands	r3, r2
 80023cc:	d008      	beq.n	80023e0 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80023ce:	4b06      	ldr	r3, [pc, #24]	; (80023e8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80023d0:	1dba      	adds	r2, r7, #6
 80023d2:	8812      	ldrh	r2, [r2, #0]
 80023d4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80023d6:	1dbb      	adds	r3, r7, #6
 80023d8:	881b      	ldrh	r3, [r3, #0]
 80023da:	0018      	movs	r0, r3
 80023dc:	f000 f810 	bl	8002400 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80023e0:	46c0      	nop			; (mov r8, r8)
 80023e2:	46bd      	mov	sp, r7
 80023e4:	b002      	add	sp, #8
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40021800 	.word	0x40021800

080023ec <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	0002      	movs	r2, r0
 80023f4:	1dbb      	adds	r3, r7, #6
 80023f6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80023f8:	46c0      	nop			; (mov r8, r8)
 80023fa:	46bd      	mov	sp, r7
 80023fc:	b002      	add	sp, #8
 80023fe:	bd80      	pop	{r7, pc}

08002400 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	0002      	movs	r2, r0
 8002408:	1dbb      	adds	r3, r7, #6
 800240a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800240c:	46c0      	nop			; (mov r8, r8)
 800240e:	46bd      	mov	sp, r7
 8002410:	b002      	add	sp, #8
 8002412:	bd80      	pop	{r7, pc}

08002414 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800241c:	4b19      	ldr	r3, [pc, #100]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a19      	ldr	r2, [pc, #100]	; (8002488 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002422:	4013      	ands	r3, r2
 8002424:	0019      	movs	r1, r3
 8002426:	4b17      	ldr	r3, [pc, #92]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	430a      	orrs	r2, r1
 800242c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	2380      	movs	r3, #128	; 0x80
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	429a      	cmp	r2, r3
 8002436:	d11f      	bne.n	8002478 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002438:	4b14      	ldr	r3, [pc, #80]	; (800248c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	0013      	movs	r3, r2
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	189b      	adds	r3, r3, r2
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	4912      	ldr	r1, [pc, #72]	; (8002490 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002446:	0018      	movs	r0, r3
 8002448:	f7fd fe72 	bl	8000130 <__udivsi3>
 800244c:	0003      	movs	r3, r0
 800244e:	3301      	adds	r3, #1
 8002450:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002452:	e008      	b.n	8002466 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	3b01      	subs	r3, #1
 800245e:	60fb      	str	r3, [r7, #12]
 8002460:	e001      	b.n	8002466 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e009      	b.n	800247a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002466:	4b07      	ldr	r3, [pc, #28]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002468:	695a      	ldr	r2, [r3, #20]
 800246a:	2380      	movs	r3, #128	; 0x80
 800246c:	00db      	lsls	r3, r3, #3
 800246e:	401a      	ands	r2, r3
 8002470:	2380      	movs	r3, #128	; 0x80
 8002472:	00db      	lsls	r3, r3, #3
 8002474:	429a      	cmp	r2, r3
 8002476:	d0ed      	beq.n	8002454 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	0018      	movs	r0, r3
 800247c:	46bd      	mov	sp, r7
 800247e:	b004      	add	sp, #16
 8002480:	bd80      	pop	{r7, pc}
 8002482:	46c0      	nop			; (mov r8, r8)
 8002484:	40007000 	.word	0x40007000
 8002488:	fffff9ff 	.word	0xfffff9ff
 800248c:	20000000 	.word	0x20000000
 8002490:	000f4240 	.word	0x000f4240

08002494 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002498:	4b03      	ldr	r3, [pc, #12]	; (80024a8 <LL_RCC_GetAPB1Prescaler+0x14>)
 800249a:	689a      	ldr	r2, [r3, #8]
 800249c:	23e0      	movs	r3, #224	; 0xe0
 800249e:	01db      	lsls	r3, r3, #7
 80024a0:	4013      	ands	r3, r2
}
 80024a2:	0018      	movs	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40021000 	.word	0x40021000

080024ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b088      	sub	sp, #32
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e2f3      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2201      	movs	r2, #1
 80024c4:	4013      	ands	r3, r2
 80024c6:	d100      	bne.n	80024ca <HAL_RCC_OscConfig+0x1e>
 80024c8:	e07c      	b.n	80025c4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024ca:	4bc3      	ldr	r3, [pc, #780]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	2238      	movs	r2, #56	; 0x38
 80024d0:	4013      	ands	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024d4:	4bc0      	ldr	r3, [pc, #768]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	2203      	movs	r2, #3
 80024da:	4013      	ands	r3, r2
 80024dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	2b10      	cmp	r3, #16
 80024e2:	d102      	bne.n	80024ea <HAL_RCC_OscConfig+0x3e>
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	2b03      	cmp	r3, #3
 80024e8:	d002      	beq.n	80024f0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	2b08      	cmp	r3, #8
 80024ee:	d10b      	bne.n	8002508 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024f0:	4bb9      	ldr	r3, [pc, #740]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	2380      	movs	r3, #128	; 0x80
 80024f6:	029b      	lsls	r3, r3, #10
 80024f8:	4013      	ands	r3, r2
 80024fa:	d062      	beq.n	80025c2 <HAL_RCC_OscConfig+0x116>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d15e      	bne.n	80025c2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e2ce      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685a      	ldr	r2, [r3, #4]
 800250c:	2380      	movs	r3, #128	; 0x80
 800250e:	025b      	lsls	r3, r3, #9
 8002510:	429a      	cmp	r2, r3
 8002512:	d107      	bne.n	8002524 <HAL_RCC_OscConfig+0x78>
 8002514:	4bb0      	ldr	r3, [pc, #704]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4baf      	ldr	r3, [pc, #700]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 800251a:	2180      	movs	r1, #128	; 0x80
 800251c:	0249      	lsls	r1, r1, #9
 800251e:	430a      	orrs	r2, r1
 8002520:	601a      	str	r2, [r3, #0]
 8002522:	e020      	b.n	8002566 <HAL_RCC_OscConfig+0xba>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	23a0      	movs	r3, #160	; 0xa0
 800252a:	02db      	lsls	r3, r3, #11
 800252c:	429a      	cmp	r2, r3
 800252e:	d10e      	bne.n	800254e <HAL_RCC_OscConfig+0xa2>
 8002530:	4ba9      	ldr	r3, [pc, #676]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	4ba8      	ldr	r3, [pc, #672]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002536:	2180      	movs	r1, #128	; 0x80
 8002538:	02c9      	lsls	r1, r1, #11
 800253a:	430a      	orrs	r2, r1
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	4ba6      	ldr	r3, [pc, #664]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	4ba5      	ldr	r3, [pc, #660]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002544:	2180      	movs	r1, #128	; 0x80
 8002546:	0249      	lsls	r1, r1, #9
 8002548:	430a      	orrs	r2, r1
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	e00b      	b.n	8002566 <HAL_RCC_OscConfig+0xba>
 800254e:	4ba2      	ldr	r3, [pc, #648]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	4ba1      	ldr	r3, [pc, #644]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002554:	49a1      	ldr	r1, [pc, #644]	; (80027dc <HAL_RCC_OscConfig+0x330>)
 8002556:	400a      	ands	r2, r1
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	4b9f      	ldr	r3, [pc, #636]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	4b9e      	ldr	r3, [pc, #632]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002560:	499f      	ldr	r1, [pc, #636]	; (80027e0 <HAL_RCC_OscConfig+0x334>)
 8002562:	400a      	ands	r2, r1
 8002564:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d014      	beq.n	8002598 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800256e:	f7ff fbc3 	bl	8001cf8 <HAL_GetTick>
 8002572:	0003      	movs	r3, r0
 8002574:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002578:	f7ff fbbe 	bl	8001cf8 <HAL_GetTick>
 800257c:	0002      	movs	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b64      	cmp	r3, #100	; 0x64
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e28d      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800258a:	4b93      	ldr	r3, [pc, #588]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	2380      	movs	r3, #128	; 0x80
 8002590:	029b      	lsls	r3, r3, #10
 8002592:	4013      	ands	r3, r2
 8002594:	d0f0      	beq.n	8002578 <HAL_RCC_OscConfig+0xcc>
 8002596:	e015      	b.n	80025c4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002598:	f7ff fbae 	bl	8001cf8 <HAL_GetTick>
 800259c:	0003      	movs	r3, r0
 800259e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025a0:	e008      	b.n	80025b4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a2:	f7ff fba9 	bl	8001cf8 <HAL_GetTick>
 80025a6:	0002      	movs	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	2b64      	cmp	r3, #100	; 0x64
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e278      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025b4:	4b88      	ldr	r3, [pc, #544]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	2380      	movs	r3, #128	; 0x80
 80025ba:	029b      	lsls	r3, r3, #10
 80025bc:	4013      	ands	r3, r2
 80025be:	d1f0      	bne.n	80025a2 <HAL_RCC_OscConfig+0xf6>
 80025c0:	e000      	b.n	80025c4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2202      	movs	r2, #2
 80025ca:	4013      	ands	r3, r2
 80025cc:	d100      	bne.n	80025d0 <HAL_RCC_OscConfig+0x124>
 80025ce:	e099      	b.n	8002704 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025d0:	4b81      	ldr	r3, [pc, #516]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	2238      	movs	r2, #56	; 0x38
 80025d6:	4013      	ands	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025da:	4b7f      	ldr	r3, [pc, #508]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	2203      	movs	r2, #3
 80025e0:	4013      	ands	r3, r2
 80025e2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	2b10      	cmp	r3, #16
 80025e8:	d102      	bne.n	80025f0 <HAL_RCC_OscConfig+0x144>
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d002      	beq.n	80025f6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d135      	bne.n	8002662 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025f6:	4b78      	ldr	r3, [pc, #480]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	2380      	movs	r3, #128	; 0x80
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	4013      	ands	r3, r2
 8002600:	d005      	beq.n	800260e <HAL_RCC_OscConfig+0x162>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e24b      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800260e:	4b72      	ldr	r3, [pc, #456]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4a74      	ldr	r2, [pc, #464]	; (80027e4 <HAL_RCC_OscConfig+0x338>)
 8002614:	4013      	ands	r3, r2
 8002616:	0019      	movs	r1, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	021a      	lsls	r2, r3, #8
 800261e:	4b6e      	ldr	r3, [pc, #440]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002620:	430a      	orrs	r2, r1
 8002622:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d112      	bne.n	8002650 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800262a:	4b6b      	ldr	r3, [pc, #428]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a6e      	ldr	r2, [pc, #440]	; (80027e8 <HAL_RCC_OscConfig+0x33c>)
 8002630:	4013      	ands	r3, r2
 8002632:	0019      	movs	r1, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	691a      	ldr	r2, [r3, #16]
 8002638:	4b67      	ldr	r3, [pc, #412]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 800263a:	430a      	orrs	r2, r1
 800263c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800263e:	4b66      	ldr	r3, [pc, #408]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	0adb      	lsrs	r3, r3, #11
 8002644:	2207      	movs	r2, #7
 8002646:	4013      	ands	r3, r2
 8002648:	4a68      	ldr	r2, [pc, #416]	; (80027ec <HAL_RCC_OscConfig+0x340>)
 800264a:	40da      	lsrs	r2, r3
 800264c:	4b68      	ldr	r3, [pc, #416]	; (80027f0 <HAL_RCC_OscConfig+0x344>)
 800264e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002650:	4b68      	ldr	r3, [pc, #416]	; (80027f4 <HAL_RCC_OscConfig+0x348>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	0018      	movs	r0, r3
 8002656:	f7ff faf3 	bl	8001c40 <HAL_InitTick>
 800265a:	1e03      	subs	r3, r0, #0
 800265c:	d051      	beq.n	8002702 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e221      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d030      	beq.n	80026cc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800266a:	4b5b      	ldr	r3, [pc, #364]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a5e      	ldr	r2, [pc, #376]	; (80027e8 <HAL_RCC_OscConfig+0x33c>)
 8002670:	4013      	ands	r3, r2
 8002672:	0019      	movs	r1, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	691a      	ldr	r2, [r3, #16]
 8002678:	4b57      	ldr	r3, [pc, #348]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 800267a:	430a      	orrs	r2, r1
 800267c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800267e:	4b56      	ldr	r3, [pc, #344]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	4b55      	ldr	r3, [pc, #340]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002684:	2180      	movs	r1, #128	; 0x80
 8002686:	0049      	lsls	r1, r1, #1
 8002688:	430a      	orrs	r2, r1
 800268a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7ff fb34 	bl	8001cf8 <HAL_GetTick>
 8002690:	0003      	movs	r3, r0
 8002692:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002694:	e008      	b.n	80026a8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002696:	f7ff fb2f 	bl	8001cf8 <HAL_GetTick>
 800269a:	0002      	movs	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e1fe      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026a8:	4b4b      	ldr	r3, [pc, #300]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	2380      	movs	r3, #128	; 0x80
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	4013      	ands	r3, r2
 80026b2:	d0f0      	beq.n	8002696 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026b4:	4b48      	ldr	r3, [pc, #288]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	4a4a      	ldr	r2, [pc, #296]	; (80027e4 <HAL_RCC_OscConfig+0x338>)
 80026ba:	4013      	ands	r3, r2
 80026bc:	0019      	movs	r1, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	021a      	lsls	r2, r3, #8
 80026c4:	4b44      	ldr	r3, [pc, #272]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80026c6:	430a      	orrs	r2, r1
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	e01b      	b.n	8002704 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80026cc:	4b42      	ldr	r3, [pc, #264]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	4b41      	ldr	r3, [pc, #260]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80026d2:	4949      	ldr	r1, [pc, #292]	; (80027f8 <HAL_RCC_OscConfig+0x34c>)
 80026d4:	400a      	ands	r2, r1
 80026d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d8:	f7ff fb0e 	bl	8001cf8 <HAL_GetTick>
 80026dc:	0003      	movs	r3, r0
 80026de:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026e2:	f7ff fb09 	bl	8001cf8 <HAL_GetTick>
 80026e6:	0002      	movs	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e1d8      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026f4:	4b38      	ldr	r3, [pc, #224]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	2380      	movs	r3, #128	; 0x80
 80026fa:	00db      	lsls	r3, r3, #3
 80026fc:	4013      	ands	r3, r2
 80026fe:	d1f0      	bne.n	80026e2 <HAL_RCC_OscConfig+0x236>
 8002700:	e000      	b.n	8002704 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002702:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2208      	movs	r2, #8
 800270a:	4013      	ands	r3, r2
 800270c:	d047      	beq.n	800279e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800270e:	4b32      	ldr	r3, [pc, #200]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	2238      	movs	r2, #56	; 0x38
 8002714:	4013      	ands	r3, r2
 8002716:	2b18      	cmp	r3, #24
 8002718:	d10a      	bne.n	8002730 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800271a:	4b2f      	ldr	r3, [pc, #188]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 800271c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800271e:	2202      	movs	r2, #2
 8002720:	4013      	ands	r3, r2
 8002722:	d03c      	beq.n	800279e <HAL_RCC_OscConfig+0x2f2>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d138      	bne.n	800279e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e1ba      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d019      	beq.n	800276c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002738:	4b27      	ldr	r3, [pc, #156]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 800273a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800273c:	4b26      	ldr	r3, [pc, #152]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 800273e:	2101      	movs	r1, #1
 8002740:	430a      	orrs	r2, r1
 8002742:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002744:	f7ff fad8 	bl	8001cf8 <HAL_GetTick>
 8002748:	0003      	movs	r3, r0
 800274a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800274c:	e008      	b.n	8002760 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800274e:	f7ff fad3 	bl	8001cf8 <HAL_GetTick>
 8002752:	0002      	movs	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e1a2      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002760:	4b1d      	ldr	r3, [pc, #116]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002764:	2202      	movs	r2, #2
 8002766:	4013      	ands	r3, r2
 8002768:	d0f1      	beq.n	800274e <HAL_RCC_OscConfig+0x2a2>
 800276a:	e018      	b.n	800279e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800276c:	4b1a      	ldr	r3, [pc, #104]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 800276e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002770:	4b19      	ldr	r3, [pc, #100]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002772:	2101      	movs	r1, #1
 8002774:	438a      	bics	r2, r1
 8002776:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002778:	f7ff fabe 	bl	8001cf8 <HAL_GetTick>
 800277c:	0003      	movs	r3, r0
 800277e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002782:	f7ff fab9 	bl	8001cf8 <HAL_GetTick>
 8002786:	0002      	movs	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e188      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002794:	4b10      	ldr	r3, [pc, #64]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 8002796:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002798:	2202      	movs	r2, #2
 800279a:	4013      	ands	r3, r2
 800279c:	d1f1      	bne.n	8002782 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2204      	movs	r2, #4
 80027a4:	4013      	ands	r3, r2
 80027a6:	d100      	bne.n	80027aa <HAL_RCC_OscConfig+0x2fe>
 80027a8:	e0c6      	b.n	8002938 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027aa:	231f      	movs	r3, #31
 80027ac:	18fb      	adds	r3, r7, r3
 80027ae:	2200      	movs	r2, #0
 80027b0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80027b2:	4b09      	ldr	r3, [pc, #36]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	2238      	movs	r2, #56	; 0x38
 80027b8:	4013      	ands	r3, r2
 80027ba:	2b20      	cmp	r3, #32
 80027bc:	d11e      	bne.n	80027fc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80027be:	4b06      	ldr	r3, [pc, #24]	; (80027d8 <HAL_RCC_OscConfig+0x32c>)
 80027c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c2:	2202      	movs	r2, #2
 80027c4:	4013      	ands	r3, r2
 80027c6:	d100      	bne.n	80027ca <HAL_RCC_OscConfig+0x31e>
 80027c8:	e0b6      	b.n	8002938 <HAL_RCC_OscConfig+0x48c>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d000      	beq.n	80027d4 <HAL_RCC_OscConfig+0x328>
 80027d2:	e0b1      	b.n	8002938 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e166      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
 80027d8:	40021000 	.word	0x40021000
 80027dc:	fffeffff 	.word	0xfffeffff
 80027e0:	fffbffff 	.word	0xfffbffff
 80027e4:	ffff80ff 	.word	0xffff80ff
 80027e8:	ffffc7ff 	.word	0xffffc7ff
 80027ec:	00f42400 	.word	0x00f42400
 80027f0:	20000000 	.word	0x20000000
 80027f4:	2000001c 	.word	0x2000001c
 80027f8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027fc:	4bac      	ldr	r3, [pc, #688]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80027fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002800:	2380      	movs	r3, #128	; 0x80
 8002802:	055b      	lsls	r3, r3, #21
 8002804:	4013      	ands	r3, r2
 8002806:	d101      	bne.n	800280c <HAL_RCC_OscConfig+0x360>
 8002808:	2301      	movs	r3, #1
 800280a:	e000      	b.n	800280e <HAL_RCC_OscConfig+0x362>
 800280c:	2300      	movs	r3, #0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d011      	beq.n	8002836 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002812:	4ba7      	ldr	r3, [pc, #668]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002814:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002816:	4ba6      	ldr	r3, [pc, #664]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002818:	2180      	movs	r1, #128	; 0x80
 800281a:	0549      	lsls	r1, r1, #21
 800281c:	430a      	orrs	r2, r1
 800281e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002820:	4ba3      	ldr	r3, [pc, #652]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002822:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002824:	2380      	movs	r3, #128	; 0x80
 8002826:	055b      	lsls	r3, r3, #21
 8002828:	4013      	ands	r3, r2
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800282e:	231f      	movs	r3, #31
 8002830:	18fb      	adds	r3, r7, r3
 8002832:	2201      	movs	r2, #1
 8002834:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002836:	4b9f      	ldr	r3, [pc, #636]	; (8002ab4 <HAL_RCC_OscConfig+0x608>)
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	2380      	movs	r3, #128	; 0x80
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	4013      	ands	r3, r2
 8002840:	d11a      	bne.n	8002878 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002842:	4b9c      	ldr	r3, [pc, #624]	; (8002ab4 <HAL_RCC_OscConfig+0x608>)
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	4b9b      	ldr	r3, [pc, #620]	; (8002ab4 <HAL_RCC_OscConfig+0x608>)
 8002848:	2180      	movs	r1, #128	; 0x80
 800284a:	0049      	lsls	r1, r1, #1
 800284c:	430a      	orrs	r2, r1
 800284e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002850:	f7ff fa52 	bl	8001cf8 <HAL_GetTick>
 8002854:	0003      	movs	r3, r0
 8002856:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800285a:	f7ff fa4d 	bl	8001cf8 <HAL_GetTick>
 800285e:	0002      	movs	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e11c      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800286c:	4b91      	ldr	r3, [pc, #580]	; (8002ab4 <HAL_RCC_OscConfig+0x608>)
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	2380      	movs	r3, #128	; 0x80
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	4013      	ands	r3, r2
 8002876:	d0f0      	beq.n	800285a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d106      	bne.n	800288e <HAL_RCC_OscConfig+0x3e2>
 8002880:	4b8b      	ldr	r3, [pc, #556]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002882:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002884:	4b8a      	ldr	r3, [pc, #552]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002886:	2101      	movs	r1, #1
 8002888:	430a      	orrs	r2, r1
 800288a:	65da      	str	r2, [r3, #92]	; 0x5c
 800288c:	e01c      	b.n	80028c8 <HAL_RCC_OscConfig+0x41c>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	2b05      	cmp	r3, #5
 8002894:	d10c      	bne.n	80028b0 <HAL_RCC_OscConfig+0x404>
 8002896:	4b86      	ldr	r3, [pc, #536]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002898:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800289a:	4b85      	ldr	r3, [pc, #532]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 800289c:	2104      	movs	r1, #4
 800289e:	430a      	orrs	r2, r1
 80028a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80028a2:	4b83      	ldr	r3, [pc, #524]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80028a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028a6:	4b82      	ldr	r3, [pc, #520]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80028a8:	2101      	movs	r1, #1
 80028aa:	430a      	orrs	r2, r1
 80028ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80028ae:	e00b      	b.n	80028c8 <HAL_RCC_OscConfig+0x41c>
 80028b0:	4b7f      	ldr	r3, [pc, #508]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80028b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028b4:	4b7e      	ldr	r3, [pc, #504]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80028b6:	2101      	movs	r1, #1
 80028b8:	438a      	bics	r2, r1
 80028ba:	65da      	str	r2, [r3, #92]	; 0x5c
 80028bc:	4b7c      	ldr	r3, [pc, #496]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80028be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028c0:	4b7b      	ldr	r3, [pc, #492]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80028c2:	2104      	movs	r1, #4
 80028c4:	438a      	bics	r2, r1
 80028c6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d014      	beq.n	80028fa <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d0:	f7ff fa12 	bl	8001cf8 <HAL_GetTick>
 80028d4:	0003      	movs	r3, r0
 80028d6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028d8:	e009      	b.n	80028ee <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028da:	f7ff fa0d 	bl	8001cf8 <HAL_GetTick>
 80028de:	0002      	movs	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	4a74      	ldr	r2, [pc, #464]	; (8002ab8 <HAL_RCC_OscConfig+0x60c>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e0db      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ee:	4b70      	ldr	r3, [pc, #448]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80028f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028f2:	2202      	movs	r2, #2
 80028f4:	4013      	ands	r3, r2
 80028f6:	d0f0      	beq.n	80028da <HAL_RCC_OscConfig+0x42e>
 80028f8:	e013      	b.n	8002922 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028fa:	f7ff f9fd 	bl	8001cf8 <HAL_GetTick>
 80028fe:	0003      	movs	r3, r0
 8002900:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002902:	e009      	b.n	8002918 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002904:	f7ff f9f8 	bl	8001cf8 <HAL_GetTick>
 8002908:	0002      	movs	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	4a6a      	ldr	r2, [pc, #424]	; (8002ab8 <HAL_RCC_OscConfig+0x60c>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e0c6      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002918:	4b65      	ldr	r3, [pc, #404]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 800291a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800291c:	2202      	movs	r2, #2
 800291e:	4013      	ands	r3, r2
 8002920:	d1f0      	bne.n	8002904 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002922:	231f      	movs	r3, #31
 8002924:	18fb      	adds	r3, r7, r3
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d105      	bne.n	8002938 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800292c:	4b60      	ldr	r3, [pc, #384]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 800292e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002930:	4b5f      	ldr	r3, [pc, #380]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002932:	4962      	ldr	r1, [pc, #392]	; (8002abc <HAL_RCC_OscConfig+0x610>)
 8002934:	400a      	ands	r2, r1
 8002936:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d100      	bne.n	8002942 <HAL_RCC_OscConfig+0x496>
 8002940:	e0b0      	b.n	8002aa4 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002942:	4b5b      	ldr	r3, [pc, #364]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	2238      	movs	r2, #56	; 0x38
 8002948:	4013      	ands	r3, r2
 800294a:	2b10      	cmp	r3, #16
 800294c:	d100      	bne.n	8002950 <HAL_RCC_OscConfig+0x4a4>
 800294e:	e078      	b.n	8002a42 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	69db      	ldr	r3, [r3, #28]
 8002954:	2b02      	cmp	r3, #2
 8002956:	d153      	bne.n	8002a00 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002958:	4b55      	ldr	r3, [pc, #340]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	4b54      	ldr	r3, [pc, #336]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 800295e:	4958      	ldr	r1, [pc, #352]	; (8002ac0 <HAL_RCC_OscConfig+0x614>)
 8002960:	400a      	ands	r2, r1
 8002962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002964:	f7ff f9c8 	bl	8001cf8 <HAL_GetTick>
 8002968:	0003      	movs	r3, r0
 800296a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296e:	f7ff f9c3 	bl	8001cf8 <HAL_GetTick>
 8002972:	0002      	movs	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e092      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002980:	4b4b      	ldr	r3, [pc, #300]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	2380      	movs	r3, #128	; 0x80
 8002986:	049b      	lsls	r3, r3, #18
 8002988:	4013      	ands	r3, r2
 800298a:	d1f0      	bne.n	800296e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800298c:	4b48      	ldr	r3, [pc, #288]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	4a4c      	ldr	r2, [pc, #304]	; (8002ac4 <HAL_RCC_OscConfig+0x618>)
 8002992:	4013      	ands	r3, r2
 8002994:	0019      	movs	r1, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a1a      	ldr	r2, [r3, #32]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299e:	431a      	orrs	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a4:	021b      	lsls	r3, r3, #8
 80029a6:	431a      	orrs	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ac:	431a      	orrs	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b2:	431a      	orrs	r2, r3
 80029b4:	4b3e      	ldr	r3, [pc, #248]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80029b6:	430a      	orrs	r2, r1
 80029b8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029ba:	4b3d      	ldr	r3, [pc, #244]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	4b3c      	ldr	r3, [pc, #240]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80029c0:	2180      	movs	r1, #128	; 0x80
 80029c2:	0449      	lsls	r1, r1, #17
 80029c4:	430a      	orrs	r2, r1
 80029c6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80029c8:	4b39      	ldr	r3, [pc, #228]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80029ca:	68da      	ldr	r2, [r3, #12]
 80029cc:	4b38      	ldr	r3, [pc, #224]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80029ce:	2180      	movs	r1, #128	; 0x80
 80029d0:	0549      	lsls	r1, r1, #21
 80029d2:	430a      	orrs	r2, r1
 80029d4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d6:	f7ff f98f 	bl	8001cf8 <HAL_GetTick>
 80029da:	0003      	movs	r3, r0
 80029dc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029e0:	f7ff f98a 	bl	8001cf8 <HAL_GetTick>
 80029e4:	0002      	movs	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e059      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f2:	4b2f      	ldr	r3, [pc, #188]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	2380      	movs	r3, #128	; 0x80
 80029f8:	049b      	lsls	r3, r3, #18
 80029fa:	4013      	ands	r3, r2
 80029fc:	d0f0      	beq.n	80029e0 <HAL_RCC_OscConfig+0x534>
 80029fe:	e051      	b.n	8002aa4 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a00:	4b2b      	ldr	r3, [pc, #172]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4b2a      	ldr	r3, [pc, #168]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002a06:	492e      	ldr	r1, [pc, #184]	; (8002ac0 <HAL_RCC_OscConfig+0x614>)
 8002a08:	400a      	ands	r2, r1
 8002a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0c:	f7ff f974 	bl	8001cf8 <HAL_GetTick>
 8002a10:	0003      	movs	r3, r0
 8002a12:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a14:	e008      	b.n	8002a28 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a16:	f7ff f96f 	bl	8001cf8 <HAL_GetTick>
 8002a1a:	0002      	movs	r2, r0
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e03e      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a28:	4b21      	ldr	r3, [pc, #132]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	2380      	movs	r3, #128	; 0x80
 8002a2e:	049b      	lsls	r3, r3, #18
 8002a30:	4013      	ands	r3, r2
 8002a32:	d1f0      	bne.n	8002a16 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002a34:	4b1e      	ldr	r3, [pc, #120]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002a36:	68da      	ldr	r2, [r3, #12]
 8002a38:	4b1d      	ldr	r3, [pc, #116]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002a3a:	4923      	ldr	r1, [pc, #140]	; (8002ac8 <HAL_RCC_OscConfig+0x61c>)
 8002a3c:	400a      	ands	r2, r1
 8002a3e:	60da      	str	r2, [r3, #12]
 8002a40:	e030      	b.n	8002aa4 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d101      	bne.n	8002a4e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e02b      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002a4e:	4b18      	ldr	r3, [pc, #96]	; (8002ab0 <HAL_RCC_OscConfig+0x604>)
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	2203      	movs	r2, #3
 8002a58:	401a      	ands	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a1b      	ldr	r3, [r3, #32]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d11e      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	2270      	movs	r2, #112	; 0x70
 8002a66:	401a      	ands	r2, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d117      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a70:	697a      	ldr	r2, [r7, #20]
 8002a72:	23fe      	movs	r3, #254	; 0xfe
 8002a74:	01db      	lsls	r3, r3, #7
 8002a76:	401a      	ands	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d10e      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a82:	697a      	ldr	r2, [r7, #20]
 8002a84:	23f8      	movs	r3, #248	; 0xf8
 8002a86:	039b      	lsls	r3, r3, #14
 8002a88:	401a      	ands	r2, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d106      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	0f5b      	lsrs	r3, r3, #29
 8002a96:	075a      	lsls	r2, r3, #29
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d001      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e000      	b.n	8002aa6 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002aa4:	2300      	movs	r3, #0
}
 8002aa6:	0018      	movs	r0, r3
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	b008      	add	sp, #32
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	46c0      	nop			; (mov r8, r8)
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	40007000 	.word	0x40007000
 8002ab8:	00001388 	.word	0x00001388
 8002abc:	efffffff 	.word	0xefffffff
 8002ac0:	feffffff 	.word	0xfeffffff
 8002ac4:	1fc1808c 	.word	0x1fc1808c
 8002ac8:	effefffc 	.word	0xeffefffc

08002acc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e0e9      	b.n	8002cb4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ae0:	4b76      	ldr	r3, [pc, #472]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2207      	movs	r2, #7
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	683a      	ldr	r2, [r7, #0]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d91e      	bls.n	8002b2c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aee:	4b73      	ldr	r3, [pc, #460]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2207      	movs	r2, #7
 8002af4:	4393      	bics	r3, r2
 8002af6:	0019      	movs	r1, r3
 8002af8:	4b70      	ldr	r3, [pc, #448]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	430a      	orrs	r2, r1
 8002afe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b00:	f7ff f8fa 	bl	8001cf8 <HAL_GetTick>
 8002b04:	0003      	movs	r3, r0
 8002b06:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b08:	e009      	b.n	8002b1e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b0a:	f7ff f8f5 	bl	8001cf8 <HAL_GetTick>
 8002b0e:	0002      	movs	r2, r0
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	4a6a      	ldr	r2, [pc, #424]	; (8002cc0 <HAL_RCC_ClockConfig+0x1f4>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e0ca      	b.n	8002cb4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b1e:	4b67      	ldr	r3, [pc, #412]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2207      	movs	r2, #7
 8002b24:	4013      	ands	r3, r2
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d1ee      	bne.n	8002b0a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2202      	movs	r2, #2
 8002b32:	4013      	ands	r3, r2
 8002b34:	d015      	beq.n	8002b62 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2204      	movs	r2, #4
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	d006      	beq.n	8002b4e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002b40:	4b60      	ldr	r3, [pc, #384]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	4b5f      	ldr	r3, [pc, #380]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002b46:	21e0      	movs	r1, #224	; 0xe0
 8002b48:	01c9      	lsls	r1, r1, #7
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b4e:	4b5d      	ldr	r3, [pc, #372]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	4a5d      	ldr	r2, [pc, #372]	; (8002cc8 <HAL_RCC_ClockConfig+0x1fc>)
 8002b54:	4013      	ands	r3, r2
 8002b56:	0019      	movs	r1, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	4b59      	ldr	r3, [pc, #356]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2201      	movs	r2, #1
 8002b68:	4013      	ands	r3, r2
 8002b6a:	d057      	beq.n	8002c1c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d107      	bne.n	8002b84 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b74:	4b53      	ldr	r3, [pc, #332]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	2380      	movs	r3, #128	; 0x80
 8002b7a:	029b      	lsls	r3, r3, #10
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	d12b      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e097      	b.n	8002cb4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d107      	bne.n	8002b9c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b8c:	4b4d      	ldr	r3, [pc, #308]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	2380      	movs	r3, #128	; 0x80
 8002b92:	049b      	lsls	r3, r3, #18
 8002b94:	4013      	ands	r3, r2
 8002b96:	d11f      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e08b      	b.n	8002cb4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d107      	bne.n	8002bb4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ba4:	4b47      	ldr	r3, [pc, #284]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	2380      	movs	r3, #128	; 0x80
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	4013      	ands	r3, r2
 8002bae:	d113      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e07f      	b.n	8002cb4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	2b03      	cmp	r3, #3
 8002bba:	d106      	bne.n	8002bca <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bbc:	4b41      	ldr	r3, [pc, #260]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002bbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d108      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e074      	b.n	8002cb4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bca:	4b3e      	ldr	r3, [pc, #248]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bce:	2202      	movs	r2, #2
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	d101      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e06d      	b.n	8002cb4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bd8:	4b3a      	ldr	r3, [pc, #232]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	2207      	movs	r2, #7
 8002bde:	4393      	bics	r3, r2
 8002be0:	0019      	movs	r1, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	4b37      	ldr	r3, [pc, #220]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002be8:	430a      	orrs	r2, r1
 8002bea:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bec:	f7ff f884 	bl	8001cf8 <HAL_GetTick>
 8002bf0:	0003      	movs	r3, r0
 8002bf2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf4:	e009      	b.n	8002c0a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bf6:	f7ff f87f 	bl	8001cf8 <HAL_GetTick>
 8002bfa:	0002      	movs	r2, r0
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	4a2f      	ldr	r2, [pc, #188]	; (8002cc0 <HAL_RCC_ClockConfig+0x1f4>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e054      	b.n	8002cb4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c0a:	4b2e      	ldr	r3, [pc, #184]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	2238      	movs	r2, #56	; 0x38
 8002c10:	401a      	ands	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	00db      	lsls	r3, r3, #3
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d1ec      	bne.n	8002bf6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c1c:	4b27      	ldr	r3, [pc, #156]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2207      	movs	r2, #7
 8002c22:	4013      	ands	r3, r2
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d21e      	bcs.n	8002c68 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2a:	4b24      	ldr	r3, [pc, #144]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2207      	movs	r2, #7
 8002c30:	4393      	bics	r3, r2
 8002c32:	0019      	movs	r1, r3
 8002c34:	4b21      	ldr	r3, [pc, #132]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002c36:	683a      	ldr	r2, [r7, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002c3c:	f7ff f85c 	bl	8001cf8 <HAL_GetTick>
 8002c40:	0003      	movs	r3, r0
 8002c42:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c44:	e009      	b.n	8002c5a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c46:	f7ff f857 	bl	8001cf8 <HAL_GetTick>
 8002c4a:	0002      	movs	r2, r0
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	4a1b      	ldr	r2, [pc, #108]	; (8002cc0 <HAL_RCC_ClockConfig+0x1f4>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e02c      	b.n	8002cb4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c5a:	4b18      	ldr	r3, [pc, #96]	; (8002cbc <HAL_RCC_ClockConfig+0x1f0>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2207      	movs	r2, #7
 8002c60:	4013      	ands	r3, r2
 8002c62:	683a      	ldr	r2, [r7, #0]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d1ee      	bne.n	8002c46 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2204      	movs	r2, #4
 8002c6e:	4013      	ands	r3, r2
 8002c70:	d009      	beq.n	8002c86 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002c72:	4b14      	ldr	r3, [pc, #80]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	4a15      	ldr	r2, [pc, #84]	; (8002ccc <HAL_RCC_ClockConfig+0x200>)
 8002c78:	4013      	ands	r3, r2
 8002c7a:	0019      	movs	r1, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	68da      	ldr	r2, [r3, #12]
 8002c80:	4b10      	ldr	r3, [pc, #64]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002c82:	430a      	orrs	r2, r1
 8002c84:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002c86:	f000 f829 	bl	8002cdc <HAL_RCC_GetSysClockFreq>
 8002c8a:	0001      	movs	r1, r0
 8002c8c:	4b0d      	ldr	r3, [pc, #52]	; (8002cc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	0a1b      	lsrs	r3, r3, #8
 8002c92:	220f      	movs	r2, #15
 8002c94:	401a      	ands	r2, r3
 8002c96:	4b0e      	ldr	r3, [pc, #56]	; (8002cd0 <HAL_RCC_ClockConfig+0x204>)
 8002c98:	0092      	lsls	r2, r2, #2
 8002c9a:	58d3      	ldr	r3, [r2, r3]
 8002c9c:	221f      	movs	r2, #31
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	000a      	movs	r2, r1
 8002ca2:	40da      	lsrs	r2, r3
 8002ca4:	4b0b      	ldr	r3, [pc, #44]	; (8002cd4 <HAL_RCC_ClockConfig+0x208>)
 8002ca6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002ca8:	4b0b      	ldr	r3, [pc, #44]	; (8002cd8 <HAL_RCC_ClockConfig+0x20c>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	0018      	movs	r0, r3
 8002cae:	f7fe ffc7 	bl	8001c40 <HAL_InitTick>
 8002cb2:	0003      	movs	r3, r0
}
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	b004      	add	sp, #16
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40022000 	.word	0x40022000
 8002cc0:	00001388 	.word	0x00001388
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	fffff0ff 	.word	0xfffff0ff
 8002ccc:	ffff8fff 	.word	0xffff8fff
 8002cd0:	0800977c 	.word	0x0800977c
 8002cd4:	20000000 	.word	0x20000000
 8002cd8:	2000001c 	.word	0x2000001c

08002cdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ce2:	4b3c      	ldr	r3, [pc, #240]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	2238      	movs	r2, #56	; 0x38
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d10f      	bne.n	8002d0c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002cec:	4b39      	ldr	r3, [pc, #228]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	0adb      	lsrs	r3, r3, #11
 8002cf2:	2207      	movs	r2, #7
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	409a      	lsls	r2, r3
 8002cfa:	0013      	movs	r3, r2
 8002cfc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002cfe:	6839      	ldr	r1, [r7, #0]
 8002d00:	4835      	ldr	r0, [pc, #212]	; (8002dd8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002d02:	f7fd fa15 	bl	8000130 <__udivsi3>
 8002d06:	0003      	movs	r3, r0
 8002d08:	613b      	str	r3, [r7, #16]
 8002d0a:	e05d      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d0c:	4b31      	ldr	r3, [pc, #196]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	2238      	movs	r2, #56	; 0x38
 8002d12:	4013      	ands	r3, r2
 8002d14:	2b08      	cmp	r3, #8
 8002d16:	d102      	bne.n	8002d1e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d18:	4b2f      	ldr	r3, [pc, #188]	; (8002dd8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002d1a:	613b      	str	r3, [r7, #16]
 8002d1c:	e054      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d1e:	4b2d      	ldr	r3, [pc, #180]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	2238      	movs	r2, #56	; 0x38
 8002d24:	4013      	ands	r3, r2
 8002d26:	2b10      	cmp	r3, #16
 8002d28:	d138      	bne.n	8002d9c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002d2a:	4b2a      	ldr	r3, [pc, #168]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	2203      	movs	r2, #3
 8002d30:	4013      	ands	r3, r2
 8002d32:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d34:	4b27      	ldr	r3, [pc, #156]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	091b      	lsrs	r3, r3, #4
 8002d3a:	2207      	movs	r2, #7
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	3301      	adds	r3, #1
 8002d40:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	d10d      	bne.n	8002d64 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d48:	68b9      	ldr	r1, [r7, #8]
 8002d4a:	4823      	ldr	r0, [pc, #140]	; (8002dd8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002d4c:	f7fd f9f0 	bl	8000130 <__udivsi3>
 8002d50:	0003      	movs	r3, r0
 8002d52:	0019      	movs	r1, r3
 8002d54:	4b1f      	ldr	r3, [pc, #124]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	0a1b      	lsrs	r3, r3, #8
 8002d5a:	227f      	movs	r2, #127	; 0x7f
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	434b      	muls	r3, r1
 8002d60:	617b      	str	r3, [r7, #20]
        break;
 8002d62:	e00d      	b.n	8002d80 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002d64:	68b9      	ldr	r1, [r7, #8]
 8002d66:	481c      	ldr	r0, [pc, #112]	; (8002dd8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002d68:	f7fd f9e2 	bl	8000130 <__udivsi3>
 8002d6c:	0003      	movs	r3, r0
 8002d6e:	0019      	movs	r1, r3
 8002d70:	4b18      	ldr	r3, [pc, #96]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	0a1b      	lsrs	r3, r3, #8
 8002d76:	227f      	movs	r2, #127	; 0x7f
 8002d78:	4013      	ands	r3, r2
 8002d7a:	434b      	muls	r3, r1
 8002d7c:	617b      	str	r3, [r7, #20]
        break;
 8002d7e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002d80:	4b14      	ldr	r3, [pc, #80]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	0f5b      	lsrs	r3, r3, #29
 8002d86:	2207      	movs	r2, #7
 8002d88:	4013      	ands	r3, r2
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002d8e:	6879      	ldr	r1, [r7, #4]
 8002d90:	6978      	ldr	r0, [r7, #20]
 8002d92:	f7fd f9cd 	bl	8000130 <__udivsi3>
 8002d96:	0003      	movs	r3, r0
 8002d98:	613b      	str	r3, [r7, #16]
 8002d9a:	e015      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002d9c:	4b0d      	ldr	r3, [pc, #52]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	2238      	movs	r2, #56	; 0x38
 8002da2:	4013      	ands	r3, r2
 8002da4:	2b20      	cmp	r3, #32
 8002da6:	d103      	bne.n	8002db0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002da8:	2380      	movs	r3, #128	; 0x80
 8002daa:	021b      	lsls	r3, r3, #8
 8002dac:	613b      	str	r3, [r7, #16]
 8002dae:	e00b      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002db0:	4b08      	ldr	r3, [pc, #32]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	2238      	movs	r2, #56	; 0x38
 8002db6:	4013      	ands	r3, r2
 8002db8:	2b18      	cmp	r3, #24
 8002dba:	d103      	bne.n	8002dc4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002dbc:	23fa      	movs	r3, #250	; 0xfa
 8002dbe:	01db      	lsls	r3, r3, #7
 8002dc0:	613b      	str	r3, [r7, #16]
 8002dc2:	e001      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002dc8:	693b      	ldr	r3, [r7, #16]
}
 8002dca:	0018      	movs	r0, r3
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	b006      	add	sp, #24
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	00f42400 	.word	0x00f42400

08002ddc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002de0:	4b02      	ldr	r3, [pc, #8]	; (8002dec <HAL_RCC_GetHCLKFreq+0x10>)
 8002de2:	681b      	ldr	r3, [r3, #0]
}
 8002de4:	0018      	movs	r0, r3
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	46c0      	nop			; (mov r8, r8)
 8002dec:	20000000 	.word	0x20000000

08002df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002df0:	b5b0      	push	{r4, r5, r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002df4:	f7ff fff2 	bl	8002ddc <HAL_RCC_GetHCLKFreq>
 8002df8:	0004      	movs	r4, r0
 8002dfa:	f7ff fb4b 	bl	8002494 <LL_RCC_GetAPB1Prescaler>
 8002dfe:	0003      	movs	r3, r0
 8002e00:	0b1a      	lsrs	r2, r3, #12
 8002e02:	4b05      	ldr	r3, [pc, #20]	; (8002e18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e04:	0092      	lsls	r2, r2, #2
 8002e06:	58d3      	ldr	r3, [r2, r3]
 8002e08:	221f      	movs	r2, #31
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	40dc      	lsrs	r4, r3
 8002e0e:	0023      	movs	r3, r4
}
 8002e10:	0018      	movs	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bdb0      	pop	{r4, r5, r7, pc}
 8002e16:	46c0      	nop			; (mov r8, r8)
 8002e18:	080097bc 	.word	0x080097bc

08002e1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002e24:	2313      	movs	r3, #19
 8002e26:	18fb      	adds	r3, r7, r3
 8002e28:	2200      	movs	r2, #0
 8002e2a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e2c:	2312      	movs	r3, #18
 8002e2e:	18fb      	adds	r3, r7, r3
 8002e30:	2200      	movs	r2, #0
 8002e32:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	2380      	movs	r3, #128	; 0x80
 8002e3a:	029b      	lsls	r3, r3, #10
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	d100      	bne.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002e40:	e0a3      	b.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e42:	2011      	movs	r0, #17
 8002e44:	183b      	adds	r3, r7, r0
 8002e46:	2200      	movs	r2, #0
 8002e48:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e4a:	4b86      	ldr	r3, [pc, #536]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e4c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e4e:	2380      	movs	r3, #128	; 0x80
 8002e50:	055b      	lsls	r3, r3, #21
 8002e52:	4013      	ands	r3, r2
 8002e54:	d110      	bne.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e56:	4b83      	ldr	r3, [pc, #524]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e5a:	4b82      	ldr	r3, [pc, #520]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e5c:	2180      	movs	r1, #128	; 0x80
 8002e5e:	0549      	lsls	r1, r1, #21
 8002e60:	430a      	orrs	r2, r1
 8002e62:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e64:	4b7f      	ldr	r3, [pc, #508]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e68:	2380      	movs	r3, #128	; 0x80
 8002e6a:	055b      	lsls	r3, r3, #21
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e72:	183b      	adds	r3, r7, r0
 8002e74:	2201      	movs	r2, #1
 8002e76:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e78:	4b7b      	ldr	r3, [pc, #492]	; (8003068 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	4b7a      	ldr	r3, [pc, #488]	; (8003068 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002e7e:	2180      	movs	r1, #128	; 0x80
 8002e80:	0049      	lsls	r1, r1, #1
 8002e82:	430a      	orrs	r2, r1
 8002e84:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e86:	f7fe ff37 	bl	8001cf8 <HAL_GetTick>
 8002e8a:	0003      	movs	r3, r0
 8002e8c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e8e:	e00b      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e90:	f7fe ff32 	bl	8001cf8 <HAL_GetTick>
 8002e94:	0002      	movs	r2, r0
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d904      	bls.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002e9e:	2313      	movs	r3, #19
 8002ea0:	18fb      	adds	r3, r7, r3
 8002ea2:	2203      	movs	r2, #3
 8002ea4:	701a      	strb	r2, [r3, #0]
        break;
 8002ea6:	e005      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ea8:	4b6f      	ldr	r3, [pc, #444]	; (8003068 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	2380      	movs	r3, #128	; 0x80
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	d0ed      	beq.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002eb4:	2313      	movs	r3, #19
 8002eb6:	18fb      	adds	r3, r7, r3
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d154      	bne.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ebe:	4b69      	ldr	r3, [pc, #420]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ec0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ec2:	23c0      	movs	r3, #192	; 0xc0
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d019      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d014      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002eda:	4b62      	ldr	r3, [pc, #392]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002edc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ede:	4a63      	ldr	r2, [pc, #396]	; (800306c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ee4:	4b5f      	ldr	r3, [pc, #380]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ee6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ee8:	4b5e      	ldr	r3, [pc, #376]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002eea:	2180      	movs	r1, #128	; 0x80
 8002eec:	0249      	lsls	r1, r1, #9
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ef2:	4b5c      	ldr	r3, [pc, #368]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ef4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ef6:	4b5b      	ldr	r3, [pc, #364]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ef8:	495d      	ldr	r1, [pc, #372]	; (8003070 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002efa:	400a      	ands	r2, r1
 8002efc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002efe:	4b59      	ldr	r3, [pc, #356]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f00:	697a      	ldr	r2, [r7, #20]
 8002f02:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	2201      	movs	r2, #1
 8002f08:	4013      	ands	r3, r2
 8002f0a:	d016      	beq.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0c:	f7fe fef4 	bl	8001cf8 <HAL_GetTick>
 8002f10:	0003      	movs	r3, r0
 8002f12:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f14:	e00c      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f16:	f7fe feef 	bl	8001cf8 <HAL_GetTick>
 8002f1a:	0002      	movs	r2, r0
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	4a54      	ldr	r2, [pc, #336]	; (8003074 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d904      	bls.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002f26:	2313      	movs	r3, #19
 8002f28:	18fb      	adds	r3, r7, r3
 8002f2a:	2203      	movs	r2, #3
 8002f2c:	701a      	strb	r2, [r3, #0]
            break;
 8002f2e:	e004      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f30:	4b4c      	ldr	r3, [pc, #304]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f34:	2202      	movs	r2, #2
 8002f36:	4013      	ands	r3, r2
 8002f38:	d0ed      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002f3a:	2313      	movs	r3, #19
 8002f3c:	18fb      	adds	r3, r7, r3
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d10a      	bne.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f44:	4b47      	ldr	r3, [pc, #284]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f48:	4a48      	ldr	r2, [pc, #288]	; (800306c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	0019      	movs	r1, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	699a      	ldr	r2, [r3, #24]
 8002f52:	4b44      	ldr	r3, [pc, #272]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f54:	430a      	orrs	r2, r1
 8002f56:	65da      	str	r2, [r3, #92]	; 0x5c
 8002f58:	e00c      	b.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f5a:	2312      	movs	r3, #18
 8002f5c:	18fb      	adds	r3, r7, r3
 8002f5e:	2213      	movs	r2, #19
 8002f60:	18ba      	adds	r2, r7, r2
 8002f62:	7812      	ldrb	r2, [r2, #0]
 8002f64:	701a      	strb	r2, [r3, #0]
 8002f66:	e005      	b.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f68:	2312      	movs	r3, #18
 8002f6a:	18fb      	adds	r3, r7, r3
 8002f6c:	2213      	movs	r2, #19
 8002f6e:	18ba      	adds	r2, r7, r2
 8002f70:	7812      	ldrb	r2, [r2, #0]
 8002f72:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f74:	2311      	movs	r3, #17
 8002f76:	18fb      	adds	r3, r7, r3
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d105      	bne.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f7e:	4b39      	ldr	r3, [pc, #228]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f82:	4b38      	ldr	r3, [pc, #224]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f84:	493c      	ldr	r1, [pc, #240]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002f86:	400a      	ands	r2, r1
 8002f88:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	4013      	ands	r3, r2
 8002f92:	d009      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f94:	4b33      	ldr	r3, [pc, #204]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f98:	2203      	movs	r2, #3
 8002f9a:	4393      	bics	r3, r2
 8002f9c:	0019      	movs	r1, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685a      	ldr	r2, [r3, #4]
 8002fa2:	4b30      	ldr	r3, [pc, #192]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2202      	movs	r2, #2
 8002fae:	4013      	ands	r3, r2
 8002fb0:	d009      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fb2:	4b2c      	ldr	r3, [pc, #176]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb6:	220c      	movs	r2, #12
 8002fb8:	4393      	bics	r3, r2
 8002fba:	0019      	movs	r1, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	4b28      	ldr	r3, [pc, #160]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2220      	movs	r2, #32
 8002fcc:	4013      	ands	r3, r2
 8002fce:	d009      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fd0:	4b24      	ldr	r3, [pc, #144]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002fd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fd4:	4a29      	ldr	r2, [pc, #164]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	0019      	movs	r1, r3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	68da      	ldr	r2, [r3, #12]
 8002fde:	4b21      	ldr	r3, [pc, #132]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	2380      	movs	r3, #128	; 0x80
 8002fea:	01db      	lsls	r3, r3, #7
 8002fec:	4013      	ands	r3, r2
 8002fee:	d015      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ff0:	4b1c      	ldr	r3, [pc, #112]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ff2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	0899      	lsrs	r1, r3, #2
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	695a      	ldr	r2, [r3, #20]
 8002ffc:	4b19      	ldr	r3, [pc, #100]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ffe:	430a      	orrs	r2, r1
 8003000:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	695a      	ldr	r2, [r3, #20]
 8003006:	2380      	movs	r3, #128	; 0x80
 8003008:	05db      	lsls	r3, r3, #23
 800300a:	429a      	cmp	r2, r3
 800300c:	d106      	bne.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800300e:	4b15      	ldr	r3, [pc, #84]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003010:	68da      	ldr	r2, [r3, #12]
 8003012:	4b14      	ldr	r3, [pc, #80]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003014:	2180      	movs	r1, #128	; 0x80
 8003016:	0249      	lsls	r1, r1, #9
 8003018:	430a      	orrs	r2, r1
 800301a:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	2380      	movs	r3, #128	; 0x80
 8003022:	011b      	lsls	r3, r3, #4
 8003024:	4013      	ands	r3, r2
 8003026:	d016      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003028:	4b0e      	ldr	r3, [pc, #56]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800302a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302c:	4a14      	ldr	r2, [pc, #80]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800302e:	4013      	ands	r3, r2
 8003030:	0019      	movs	r1, r3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	691a      	ldr	r2, [r3, #16]
 8003036:	4b0b      	ldr	r3, [pc, #44]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003038:	430a      	orrs	r2, r1
 800303a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	691a      	ldr	r2, [r3, #16]
 8003040:	2380      	movs	r3, #128	; 0x80
 8003042:	01db      	lsls	r3, r3, #7
 8003044:	429a      	cmp	r2, r3
 8003046:	d106      	bne.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003048:	4b06      	ldr	r3, [pc, #24]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800304a:	68da      	ldr	r2, [r3, #12]
 800304c:	4b05      	ldr	r3, [pc, #20]	; (8003064 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800304e:	2180      	movs	r1, #128	; 0x80
 8003050:	0249      	lsls	r1, r1, #9
 8003052:	430a      	orrs	r2, r1
 8003054:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003056:	2312      	movs	r3, #18
 8003058:	18fb      	adds	r3, r7, r3
 800305a:	781b      	ldrb	r3, [r3, #0]
}
 800305c:	0018      	movs	r0, r3
 800305e:	46bd      	mov	sp, r7
 8003060:	b006      	add	sp, #24
 8003062:	bd80      	pop	{r7, pc}
 8003064:	40021000 	.word	0x40021000
 8003068:	40007000 	.word	0x40007000
 800306c:	fffffcff 	.word	0xfffffcff
 8003070:	fffeffff 	.word	0xfffeffff
 8003074:	00001388 	.word	0x00001388
 8003078:	efffffff 	.word	0xefffffff
 800307c:	ffffcfff 	.word	0xffffcfff
 8003080:	ffff3fff 	.word	0xffff3fff

08003084 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e04a      	b.n	800312c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	223d      	movs	r2, #61	; 0x3d
 800309a:	5c9b      	ldrb	r3, [r3, r2]
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d107      	bne.n	80030b2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	223c      	movs	r2, #60	; 0x3c
 80030a6:	2100      	movs	r1, #0
 80030a8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	0018      	movs	r0, r3
 80030ae:	f7fd ffbb 	bl	8001028 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	223d      	movs	r2, #61	; 0x3d
 80030b6:	2102      	movs	r1, #2
 80030b8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	3304      	adds	r3, #4
 80030c2:	0019      	movs	r1, r3
 80030c4:	0010      	movs	r0, r2
 80030c6:	f000 fc6d 	bl	80039a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2248      	movs	r2, #72	; 0x48
 80030ce:	2101      	movs	r1, #1
 80030d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	223e      	movs	r2, #62	; 0x3e
 80030d6:	2101      	movs	r1, #1
 80030d8:	5499      	strb	r1, [r3, r2]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	223f      	movs	r2, #63	; 0x3f
 80030de:	2101      	movs	r1, #1
 80030e0:	5499      	strb	r1, [r3, r2]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2240      	movs	r2, #64	; 0x40
 80030e6:	2101      	movs	r1, #1
 80030e8:	5499      	strb	r1, [r3, r2]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2241      	movs	r2, #65	; 0x41
 80030ee:	2101      	movs	r1, #1
 80030f0:	5499      	strb	r1, [r3, r2]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2242      	movs	r2, #66	; 0x42
 80030f6:	2101      	movs	r1, #1
 80030f8:	5499      	strb	r1, [r3, r2]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2243      	movs	r2, #67	; 0x43
 80030fe:	2101      	movs	r1, #1
 8003100:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2244      	movs	r2, #68	; 0x44
 8003106:	2101      	movs	r1, #1
 8003108:	5499      	strb	r1, [r3, r2]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2245      	movs	r2, #69	; 0x45
 800310e:	2101      	movs	r1, #1
 8003110:	5499      	strb	r1, [r3, r2]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2246      	movs	r2, #70	; 0x46
 8003116:	2101      	movs	r1, #1
 8003118:	5499      	strb	r1, [r3, r2]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2247      	movs	r2, #71	; 0x47
 800311e:	2101      	movs	r1, #1
 8003120:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	223d      	movs	r2, #61	; 0x3d
 8003126:	2101      	movs	r1, #1
 8003128:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800312a:	2300      	movs	r3, #0
}
 800312c:	0018      	movs	r0, r3
 800312e:	46bd      	mov	sp, r7
 8003130:	b002      	add	sp, #8
 8003132:	bd80      	pop	{r7, pc}

08003134 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e04a      	b.n	80031dc <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	223d      	movs	r2, #61	; 0x3d
 800314a:	5c9b      	ldrb	r3, [r3, r2]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	d107      	bne.n	8003162 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	223c      	movs	r2, #60	; 0x3c
 8003156:	2100      	movs	r1, #0
 8003158:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	0018      	movs	r0, r3
 800315e:	f000 f841 	bl	80031e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	223d      	movs	r2, #61	; 0x3d
 8003166:	2102      	movs	r1, #2
 8003168:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	3304      	adds	r3, #4
 8003172:	0019      	movs	r1, r3
 8003174:	0010      	movs	r0, r2
 8003176:	f000 fc15 	bl	80039a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2248      	movs	r2, #72	; 0x48
 800317e:	2101      	movs	r1, #1
 8003180:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	223e      	movs	r2, #62	; 0x3e
 8003186:	2101      	movs	r1, #1
 8003188:	5499      	strb	r1, [r3, r2]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	223f      	movs	r2, #63	; 0x3f
 800318e:	2101      	movs	r1, #1
 8003190:	5499      	strb	r1, [r3, r2]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2240      	movs	r2, #64	; 0x40
 8003196:	2101      	movs	r1, #1
 8003198:	5499      	strb	r1, [r3, r2]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2241      	movs	r2, #65	; 0x41
 800319e:	2101      	movs	r1, #1
 80031a0:	5499      	strb	r1, [r3, r2]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2242      	movs	r2, #66	; 0x42
 80031a6:	2101      	movs	r1, #1
 80031a8:	5499      	strb	r1, [r3, r2]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2243      	movs	r2, #67	; 0x43
 80031ae:	2101      	movs	r1, #1
 80031b0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2244      	movs	r2, #68	; 0x44
 80031b6:	2101      	movs	r1, #1
 80031b8:	5499      	strb	r1, [r3, r2]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2245      	movs	r2, #69	; 0x45
 80031be:	2101      	movs	r1, #1
 80031c0:	5499      	strb	r1, [r3, r2]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2246      	movs	r2, #70	; 0x46
 80031c6:	2101      	movs	r1, #1
 80031c8:	5499      	strb	r1, [r3, r2]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2247      	movs	r2, #71	; 0x47
 80031ce:	2101      	movs	r1, #1
 80031d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	223d      	movs	r2, #61	; 0x3d
 80031d6:	2101      	movs	r1, #1
 80031d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	0018      	movs	r0, r3
 80031de:	46bd      	mov	sp, r7
 80031e0:	b002      	add	sp, #8
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80031ec:	46c0      	nop			; (mov r8, r8)
 80031ee:	46bd      	mov	sp, r7
 80031f0:	b002      	add	sp, #8
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d101      	bne.n	8003208 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e090      	b.n	800332a <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	223d      	movs	r2, #61	; 0x3d
 800320c:	5c9b      	ldrb	r3, [r3, r2]
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b00      	cmp	r3, #0
 8003212:	d107      	bne.n	8003224 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	223c      	movs	r2, #60	; 0x3c
 8003218:	2100      	movs	r1, #0
 800321a:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	0018      	movs	r0, r3
 8003220:	f7fd fe6e 	bl	8000f00 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	223d      	movs	r2, #61	; 0x3d
 8003228:	2102      	movs	r1, #2
 800322a:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689a      	ldr	r2, [r3, #8]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	493f      	ldr	r1, [pc, #252]	; (8003334 <HAL_TIM_Encoder_Init+0x140>)
 8003238:	400a      	ands	r2, r1
 800323a:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	3304      	adds	r3, #4
 8003244:	0019      	movs	r1, r3
 8003246:	0010      	movs	r0, r2
 8003248:	f000 fbac 	bl	80039a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	699b      	ldr	r3, [r3, #24]
 800325a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	697a      	ldr	r2, [r7, #20]
 800326a:	4313      	orrs	r3, r2
 800326c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	4a31      	ldr	r2, [pc, #196]	; (8003338 <HAL_TIM_Encoder_Init+0x144>)
 8003272:	4013      	ands	r3, r2
 8003274:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	689a      	ldr	r2, [r3, #8]
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	021b      	lsls	r3, r3, #8
 8003280:	4313      	orrs	r3, r2
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	4313      	orrs	r3, r2
 8003286:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	4a2c      	ldr	r2, [pc, #176]	; (800333c <HAL_TIM_Encoder_Init+0x148>)
 800328c:	4013      	ands	r3, r2
 800328e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	4a2b      	ldr	r2, [pc, #172]	; (8003340 <HAL_TIM_Encoder_Init+0x14c>)
 8003294:	4013      	ands	r3, r2
 8003296:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	68da      	ldr	r2, [r3, #12]
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	69db      	ldr	r3, [r3, #28]
 80032a0:	021b      	lsls	r3, r3, #8
 80032a2:	4313      	orrs	r3, r2
 80032a4:	693a      	ldr	r2, [r7, #16]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	011a      	lsls	r2, r3, #4
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	6a1b      	ldr	r3, [r3, #32]
 80032b4:	031b      	lsls	r3, r3, #12
 80032b6:	4313      	orrs	r3, r2
 80032b8:	693a      	ldr	r2, [r7, #16]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2222      	movs	r2, #34	; 0x22
 80032c2:	4393      	bics	r3, r2
 80032c4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2288      	movs	r2, #136	; 0x88
 80032ca:	4393      	bics	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685a      	ldr	r2, [r3, #4]
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	011b      	lsls	r3, r3, #4
 80032d8:	4313      	orrs	r3, r2
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	4313      	orrs	r3, r2
 80032de:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	697a      	ldr	r2, [r7, #20]
 80032e6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2248      	movs	r2, #72	; 0x48
 80032fc:	2101      	movs	r1, #1
 80032fe:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	223e      	movs	r2, #62	; 0x3e
 8003304:	2101      	movs	r1, #1
 8003306:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	223f      	movs	r2, #63	; 0x3f
 800330c:	2101      	movs	r1, #1
 800330e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2244      	movs	r2, #68	; 0x44
 8003314:	2101      	movs	r1, #1
 8003316:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2245      	movs	r2, #69	; 0x45
 800331c:	2101      	movs	r1, #1
 800331e:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	223d      	movs	r2, #61	; 0x3d
 8003324:	2101      	movs	r1, #1
 8003326:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	0018      	movs	r0, r3
 800332c:	46bd      	mov	sp, r7
 800332e:	b006      	add	sp, #24
 8003330:	bd80      	pop	{r7, pc}
 8003332:	46c0      	nop			; (mov r8, r8)
 8003334:	fffebff8 	.word	0xfffebff8
 8003338:	fffffcfc 	.word	0xfffffcfc
 800333c:	fffff3f3 	.word	0xfffff3f3
 8003340:	ffff0f0f 	.word	0xffff0f0f

08003344 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	2202      	movs	r2, #2
 8003354:	4013      	ands	r3, r2
 8003356:	2b02      	cmp	r3, #2
 8003358:	d124      	bne.n	80033a4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	2202      	movs	r2, #2
 8003362:	4013      	ands	r3, r2
 8003364:	2b02      	cmp	r3, #2
 8003366:	d11d      	bne.n	80033a4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2203      	movs	r2, #3
 800336e:	4252      	negs	r2, r2
 8003370:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2201      	movs	r2, #1
 8003376:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	2203      	movs	r2, #3
 8003380:	4013      	ands	r3, r2
 8003382:	d004      	beq.n	800338e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	0018      	movs	r0, r3
 8003388:	f000 faf4 	bl	8003974 <HAL_TIM_IC_CaptureCallback>
 800338c:	e007      	b.n	800339e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	0018      	movs	r0, r3
 8003392:	f000 fae7 	bl	8003964 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	0018      	movs	r0, r3
 800339a:	f000 faf3 	bl	8003984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	2204      	movs	r2, #4
 80033ac:	4013      	ands	r3, r2
 80033ae:	2b04      	cmp	r3, #4
 80033b0:	d125      	bne.n	80033fe <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	2204      	movs	r2, #4
 80033ba:	4013      	ands	r3, r2
 80033bc:	2b04      	cmp	r3, #4
 80033be:	d11e      	bne.n	80033fe <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2205      	movs	r2, #5
 80033c6:	4252      	negs	r2, r2
 80033c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2202      	movs	r2, #2
 80033ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	699a      	ldr	r2, [r3, #24]
 80033d6:	23c0      	movs	r3, #192	; 0xc0
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	4013      	ands	r3, r2
 80033dc:	d004      	beq.n	80033e8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	0018      	movs	r0, r3
 80033e2:	f000 fac7 	bl	8003974 <HAL_TIM_IC_CaptureCallback>
 80033e6:	e007      	b.n	80033f8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	0018      	movs	r0, r3
 80033ec:	f000 faba 	bl	8003964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	0018      	movs	r0, r3
 80033f4:	f000 fac6 	bl	8003984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	2208      	movs	r2, #8
 8003406:	4013      	ands	r3, r2
 8003408:	2b08      	cmp	r3, #8
 800340a:	d124      	bne.n	8003456 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	2208      	movs	r2, #8
 8003414:	4013      	ands	r3, r2
 8003416:	2b08      	cmp	r3, #8
 8003418:	d11d      	bne.n	8003456 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2209      	movs	r2, #9
 8003420:	4252      	negs	r2, r2
 8003422:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2204      	movs	r2, #4
 8003428:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	69db      	ldr	r3, [r3, #28]
 8003430:	2203      	movs	r2, #3
 8003432:	4013      	ands	r3, r2
 8003434:	d004      	beq.n	8003440 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	0018      	movs	r0, r3
 800343a:	f000 fa9b 	bl	8003974 <HAL_TIM_IC_CaptureCallback>
 800343e:	e007      	b.n	8003450 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	0018      	movs	r0, r3
 8003444:	f000 fa8e 	bl	8003964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	0018      	movs	r0, r3
 800344c:	f000 fa9a 	bl	8003984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	691b      	ldr	r3, [r3, #16]
 800345c:	2210      	movs	r2, #16
 800345e:	4013      	ands	r3, r2
 8003460:	2b10      	cmp	r3, #16
 8003462:	d125      	bne.n	80034b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	2210      	movs	r2, #16
 800346c:	4013      	ands	r3, r2
 800346e:	2b10      	cmp	r3, #16
 8003470:	d11e      	bne.n	80034b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2211      	movs	r2, #17
 8003478:	4252      	negs	r2, r2
 800347a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2208      	movs	r2, #8
 8003480:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	69da      	ldr	r2, [r3, #28]
 8003488:	23c0      	movs	r3, #192	; 0xc0
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	4013      	ands	r3, r2
 800348e:	d004      	beq.n	800349a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	0018      	movs	r0, r3
 8003494:	f000 fa6e 	bl	8003974 <HAL_TIM_IC_CaptureCallback>
 8003498:	e007      	b.n	80034aa <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	0018      	movs	r0, r3
 800349e:	f000 fa61 	bl	8003964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	0018      	movs	r0, r3
 80034a6:	f000 fa6d 	bl	8003984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	2201      	movs	r2, #1
 80034b8:	4013      	ands	r3, r2
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d10f      	bne.n	80034de <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	2201      	movs	r2, #1
 80034c6:	4013      	ands	r3, r2
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d108      	bne.n	80034de <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2202      	movs	r2, #2
 80034d2:	4252      	negs	r2, r2
 80034d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	0018      	movs	r0, r3
 80034da:	f000 fa3b 	bl	8003954 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	2280      	movs	r2, #128	; 0x80
 80034e6:	4013      	ands	r3, r2
 80034e8:	2b80      	cmp	r3, #128	; 0x80
 80034ea:	d10f      	bne.n	800350c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	2280      	movs	r2, #128	; 0x80
 80034f4:	4013      	ands	r3, r2
 80034f6:	2b80      	cmp	r3, #128	; 0x80
 80034f8:	d108      	bne.n	800350c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2281      	movs	r2, #129	; 0x81
 8003500:	4252      	negs	r2, r2
 8003502:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	0018      	movs	r0, r3
 8003508:	f000 ff38 	bl	800437c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	691a      	ldr	r2, [r3, #16]
 8003512:	2380      	movs	r3, #128	; 0x80
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	401a      	ands	r2, r3
 8003518:	2380      	movs	r3, #128	; 0x80
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	429a      	cmp	r2, r3
 800351e:	d10e      	bne.n	800353e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	2280      	movs	r2, #128	; 0x80
 8003528:	4013      	ands	r3, r2
 800352a:	2b80      	cmp	r3, #128	; 0x80
 800352c:	d107      	bne.n	800353e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a1c      	ldr	r2, [pc, #112]	; (80035a4 <HAL_TIM_IRQHandler+0x260>)
 8003534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	0018      	movs	r0, r3
 800353a:	f000 ff27 	bl	800438c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	2240      	movs	r2, #64	; 0x40
 8003546:	4013      	ands	r3, r2
 8003548:	2b40      	cmp	r3, #64	; 0x40
 800354a:	d10f      	bne.n	800356c <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	2240      	movs	r2, #64	; 0x40
 8003554:	4013      	ands	r3, r2
 8003556:	2b40      	cmp	r3, #64	; 0x40
 8003558:	d108      	bne.n	800356c <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2241      	movs	r2, #65	; 0x41
 8003560:	4252      	negs	r2, r2
 8003562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	0018      	movs	r0, r3
 8003568:	f000 fa14 	bl	8003994 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	2220      	movs	r2, #32
 8003574:	4013      	ands	r3, r2
 8003576:	2b20      	cmp	r3, #32
 8003578:	d10f      	bne.n	800359a <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	2220      	movs	r2, #32
 8003582:	4013      	ands	r3, r2
 8003584:	2b20      	cmp	r3, #32
 8003586:	d108      	bne.n	800359a <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2221      	movs	r2, #33	; 0x21
 800358e:	4252      	negs	r2, r2
 8003590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	0018      	movs	r0, r3
 8003596:	f000 fee9 	bl	800436c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800359a:	46c0      	nop			; (mov r8, r8)
 800359c:	46bd      	mov	sp, r7
 800359e:	b002      	add	sp, #8
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	46c0      	nop			; (mov r8, r8)
 80035a4:	fffffeff 	.word	0xfffffeff

080035a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035b4:	2317      	movs	r3, #23
 80035b6:	18fb      	adds	r3, r7, r3
 80035b8:	2200      	movs	r2, #0
 80035ba:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	223c      	movs	r2, #60	; 0x3c
 80035c0:	5c9b      	ldrb	r3, [r3, r2]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d101      	bne.n	80035ca <HAL_TIM_PWM_ConfigChannel+0x22>
 80035c6:	2302      	movs	r3, #2
 80035c8:	e0e5      	b.n	8003796 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	223c      	movs	r2, #60	; 0x3c
 80035ce:	2101      	movs	r1, #1
 80035d0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b14      	cmp	r3, #20
 80035d6:	d900      	bls.n	80035da <HAL_TIM_PWM_ConfigChannel+0x32>
 80035d8:	e0d1      	b.n	800377e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	009a      	lsls	r2, r3, #2
 80035de:	4b70      	ldr	r3, [pc, #448]	; (80037a0 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80035e0:	18d3      	adds	r3, r2, r3
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68ba      	ldr	r2, [r7, #8]
 80035ec:	0011      	movs	r1, r2
 80035ee:	0018      	movs	r0, r3
 80035f0:	f000 fa4e 	bl	8003a90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	699a      	ldr	r2, [r3, #24]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2108      	movs	r1, #8
 8003600:	430a      	orrs	r2, r1
 8003602:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	699a      	ldr	r2, [r3, #24]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2104      	movs	r1, #4
 8003610:	438a      	bics	r2, r1
 8003612:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6999      	ldr	r1, [r3, #24]
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	691a      	ldr	r2, [r3, #16]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	430a      	orrs	r2, r1
 8003624:	619a      	str	r2, [r3, #24]
      break;
 8003626:	e0af      	b.n	8003788 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68ba      	ldr	r2, [r7, #8]
 800362e:	0011      	movs	r1, r2
 8003630:	0018      	movs	r0, r3
 8003632:	f000 fab7 	bl	8003ba4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	699a      	ldr	r2, [r3, #24]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2180      	movs	r1, #128	; 0x80
 8003642:	0109      	lsls	r1, r1, #4
 8003644:	430a      	orrs	r2, r1
 8003646:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	699a      	ldr	r2, [r3, #24]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4954      	ldr	r1, [pc, #336]	; (80037a4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003654:	400a      	ands	r2, r1
 8003656:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6999      	ldr	r1, [r3, #24]
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	021a      	lsls	r2, r3, #8
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	619a      	str	r2, [r3, #24]
      break;
 800366c:	e08c      	b.n	8003788 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	0011      	movs	r1, r2
 8003676:	0018      	movs	r0, r3
 8003678:	f000 fb18 	bl	8003cac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	69da      	ldr	r2, [r3, #28]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2108      	movs	r1, #8
 8003688:	430a      	orrs	r2, r1
 800368a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	69da      	ldr	r2, [r3, #28]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2104      	movs	r1, #4
 8003698:	438a      	bics	r2, r1
 800369a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	69d9      	ldr	r1, [r3, #28]
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	691a      	ldr	r2, [r3, #16]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	61da      	str	r2, [r3, #28]
      break;
 80036ae:	e06b      	b.n	8003788 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	0011      	movs	r1, r2
 80036b8:	0018      	movs	r0, r3
 80036ba:	f000 fb7f 	bl	8003dbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	69da      	ldr	r2, [r3, #28]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2180      	movs	r1, #128	; 0x80
 80036ca:	0109      	lsls	r1, r1, #4
 80036cc:	430a      	orrs	r2, r1
 80036ce:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	69da      	ldr	r2, [r3, #28]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4932      	ldr	r1, [pc, #200]	; (80037a4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80036dc:	400a      	ands	r2, r1
 80036de:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	69d9      	ldr	r1, [r3, #28]
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	021a      	lsls	r2, r3, #8
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	430a      	orrs	r2, r1
 80036f2:	61da      	str	r2, [r3, #28]
      break;
 80036f4:	e048      	b.n	8003788 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68ba      	ldr	r2, [r7, #8]
 80036fc:	0011      	movs	r1, r2
 80036fe:	0018      	movs	r0, r3
 8003700:	f000 fbc6 	bl	8003e90 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2108      	movs	r1, #8
 8003710:	430a      	orrs	r2, r1
 8003712:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2104      	movs	r1, #4
 8003720:	438a      	bics	r2, r1
 8003722:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	691a      	ldr	r2, [r3, #16]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003736:	e027      	b.n	8003788 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	0011      	movs	r1, r2
 8003740:	0018      	movs	r0, r3
 8003742:	f000 fc05 	bl	8003f50 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2180      	movs	r1, #128	; 0x80
 8003752:	0109      	lsls	r1, r1, #4
 8003754:	430a      	orrs	r2, r1
 8003756:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4910      	ldr	r1, [pc, #64]	; (80037a4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003764:	400a      	ands	r2, r1
 8003766:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	021a      	lsls	r2, r3, #8
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800377c:	e004      	b.n	8003788 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800377e:	2317      	movs	r3, #23
 8003780:	18fb      	adds	r3, r7, r3
 8003782:	2201      	movs	r2, #1
 8003784:	701a      	strb	r2, [r3, #0]
      break;
 8003786:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	223c      	movs	r2, #60	; 0x3c
 800378c:	2100      	movs	r1, #0
 800378e:	5499      	strb	r1, [r3, r2]

  return status;
 8003790:	2317      	movs	r3, #23
 8003792:	18fb      	adds	r3, r7, r3
 8003794:	781b      	ldrb	r3, [r3, #0]
}
 8003796:	0018      	movs	r0, r3
 8003798:	46bd      	mov	sp, r7
 800379a:	b006      	add	sp, #24
 800379c:	bd80      	pop	{r7, pc}
 800379e:	46c0      	nop			; (mov r8, r8)
 80037a0:	080097dc 	.word	0x080097dc
 80037a4:	fffffbff 	.word	0xfffffbff

080037a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037b2:	230f      	movs	r3, #15
 80037b4:	18fb      	adds	r3, r7, r3
 80037b6:	2200      	movs	r2, #0
 80037b8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	223c      	movs	r2, #60	; 0x3c
 80037be:	5c9b      	ldrb	r3, [r3, r2]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d101      	bne.n	80037c8 <HAL_TIM_ConfigClockSource+0x20>
 80037c4:	2302      	movs	r3, #2
 80037c6:	e0bc      	b.n	8003942 <HAL_TIM_ConfigClockSource+0x19a>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	223c      	movs	r2, #60	; 0x3c
 80037cc:	2101      	movs	r1, #1
 80037ce:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	223d      	movs	r2, #61	; 0x3d
 80037d4:	2102      	movs	r1, #2
 80037d6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	4a5a      	ldr	r2, [pc, #360]	; (800394c <HAL_TIM_ConfigClockSource+0x1a4>)
 80037e4:	4013      	ands	r3, r2
 80037e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	4a59      	ldr	r2, [pc, #356]	; (8003950 <HAL_TIM_ConfigClockSource+0x1a8>)
 80037ec:	4013      	ands	r3, r2
 80037ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	68ba      	ldr	r2, [r7, #8]
 80037f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2280      	movs	r2, #128	; 0x80
 80037fe:	0192      	lsls	r2, r2, #6
 8003800:	4293      	cmp	r3, r2
 8003802:	d040      	beq.n	8003886 <HAL_TIM_ConfigClockSource+0xde>
 8003804:	2280      	movs	r2, #128	; 0x80
 8003806:	0192      	lsls	r2, r2, #6
 8003808:	4293      	cmp	r3, r2
 800380a:	d900      	bls.n	800380e <HAL_TIM_ConfigClockSource+0x66>
 800380c:	e088      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x178>
 800380e:	2280      	movs	r2, #128	; 0x80
 8003810:	0152      	lsls	r2, r2, #5
 8003812:	4293      	cmp	r3, r2
 8003814:	d100      	bne.n	8003818 <HAL_TIM_ConfigClockSource+0x70>
 8003816:	e088      	b.n	800392a <HAL_TIM_ConfigClockSource+0x182>
 8003818:	2280      	movs	r2, #128	; 0x80
 800381a:	0152      	lsls	r2, r2, #5
 800381c:	4293      	cmp	r3, r2
 800381e:	d900      	bls.n	8003822 <HAL_TIM_ConfigClockSource+0x7a>
 8003820:	e07e      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x178>
 8003822:	2b70      	cmp	r3, #112	; 0x70
 8003824:	d018      	beq.n	8003858 <HAL_TIM_ConfigClockSource+0xb0>
 8003826:	d900      	bls.n	800382a <HAL_TIM_ConfigClockSource+0x82>
 8003828:	e07a      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x178>
 800382a:	2b60      	cmp	r3, #96	; 0x60
 800382c:	d04f      	beq.n	80038ce <HAL_TIM_ConfigClockSource+0x126>
 800382e:	d900      	bls.n	8003832 <HAL_TIM_ConfigClockSource+0x8a>
 8003830:	e076      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x178>
 8003832:	2b50      	cmp	r3, #80	; 0x50
 8003834:	d03b      	beq.n	80038ae <HAL_TIM_ConfigClockSource+0x106>
 8003836:	d900      	bls.n	800383a <HAL_TIM_ConfigClockSource+0x92>
 8003838:	e072      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x178>
 800383a:	2b40      	cmp	r3, #64	; 0x40
 800383c:	d057      	beq.n	80038ee <HAL_TIM_ConfigClockSource+0x146>
 800383e:	d900      	bls.n	8003842 <HAL_TIM_ConfigClockSource+0x9a>
 8003840:	e06e      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x178>
 8003842:	2b30      	cmp	r3, #48	; 0x30
 8003844:	d063      	beq.n	800390e <HAL_TIM_ConfigClockSource+0x166>
 8003846:	d86b      	bhi.n	8003920 <HAL_TIM_ConfigClockSource+0x178>
 8003848:	2b20      	cmp	r3, #32
 800384a:	d060      	beq.n	800390e <HAL_TIM_ConfigClockSource+0x166>
 800384c:	d868      	bhi.n	8003920 <HAL_TIM_ConfigClockSource+0x178>
 800384e:	2b00      	cmp	r3, #0
 8003850:	d05d      	beq.n	800390e <HAL_TIM_ConfigClockSource+0x166>
 8003852:	2b10      	cmp	r3, #16
 8003854:	d05b      	beq.n	800390e <HAL_TIM_ConfigClockSource+0x166>
 8003856:	e063      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003868:	f000 fc52 	bl	8004110 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	2277      	movs	r2, #119	; 0x77
 8003878:	4313      	orrs	r3, r2
 800387a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	609a      	str	r2, [r3, #8]
      break;
 8003884:	e052      	b.n	800392c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003896:	f000 fc3b 	bl	8004110 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	689a      	ldr	r2, [r3, #8]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2180      	movs	r1, #128	; 0x80
 80038a6:	01c9      	lsls	r1, r1, #7
 80038a8:	430a      	orrs	r2, r1
 80038aa:	609a      	str	r2, [r3, #8]
      break;
 80038ac:	e03e      	b.n	800392c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ba:	001a      	movs	r2, r3
 80038bc:	f000 fbac 	bl	8004018 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2150      	movs	r1, #80	; 0x50
 80038c6:	0018      	movs	r0, r3
 80038c8:	f000 fc06 	bl	80040d8 <TIM_ITRx_SetConfig>
      break;
 80038cc:	e02e      	b.n	800392c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038da:	001a      	movs	r2, r3
 80038dc:	f000 fbca 	bl	8004074 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2160      	movs	r1, #96	; 0x60
 80038e6:	0018      	movs	r0, r3
 80038e8:	f000 fbf6 	bl	80040d8 <TIM_ITRx_SetConfig>
      break;
 80038ec:	e01e      	b.n	800392c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038fa:	001a      	movs	r2, r3
 80038fc:	f000 fb8c 	bl	8004018 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2140      	movs	r1, #64	; 0x40
 8003906:	0018      	movs	r0, r3
 8003908:	f000 fbe6 	bl	80040d8 <TIM_ITRx_SetConfig>
      break;
 800390c:	e00e      	b.n	800392c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	0019      	movs	r1, r3
 8003918:	0010      	movs	r0, r2
 800391a:	f000 fbdd 	bl	80040d8 <TIM_ITRx_SetConfig>
      break;
 800391e:	e005      	b.n	800392c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003920:	230f      	movs	r3, #15
 8003922:	18fb      	adds	r3, r7, r3
 8003924:	2201      	movs	r2, #1
 8003926:	701a      	strb	r2, [r3, #0]
      break;
 8003928:	e000      	b.n	800392c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800392a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	223d      	movs	r2, #61	; 0x3d
 8003930:	2101      	movs	r1, #1
 8003932:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	223c      	movs	r2, #60	; 0x3c
 8003938:	2100      	movs	r1, #0
 800393a:	5499      	strb	r1, [r3, r2]

  return status;
 800393c:	230f      	movs	r3, #15
 800393e:	18fb      	adds	r3, r7, r3
 8003940:	781b      	ldrb	r3, [r3, #0]
}
 8003942:	0018      	movs	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	b004      	add	sp, #16
 8003948:	bd80      	pop	{r7, pc}
 800394a:	46c0      	nop			; (mov r8, r8)
 800394c:	ffceff88 	.word	0xffceff88
 8003950:	ffff00ff 	.word	0xffff00ff

08003954 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800395c:	46c0      	nop			; (mov r8, r8)
 800395e:	46bd      	mov	sp, r7
 8003960:	b002      	add	sp, #8
 8003962:	bd80      	pop	{r7, pc}

08003964 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800396c:	46c0      	nop			; (mov r8, r8)
 800396e:	46bd      	mov	sp, r7
 8003970:	b002      	add	sp, #8
 8003972:	bd80      	pop	{r7, pc}

08003974 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800397c:	46c0      	nop			; (mov r8, r8)
 800397e:	46bd      	mov	sp, r7
 8003980:	b002      	add	sp, #8
 8003982:	bd80      	pop	{r7, pc}

08003984 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800398c:	46c0      	nop			; (mov r8, r8)
 800398e:	46bd      	mov	sp, r7
 8003990:	b002      	add	sp, #8
 8003992:	bd80      	pop	{r7, pc}

08003994 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800399c:	46c0      	nop			; (mov r8, r8)
 800399e:	46bd      	mov	sp, r7
 80039a0:	b002      	add	sp, #8
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a2f      	ldr	r2, [pc, #188]	; (8003a74 <TIM_Base_SetConfig+0xd0>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d003      	beq.n	80039c4 <TIM_Base_SetConfig+0x20>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a2e      	ldr	r2, [pc, #184]	; (8003a78 <TIM_Base_SetConfig+0xd4>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d108      	bne.n	80039d6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2270      	movs	r2, #112	; 0x70
 80039c8:	4393      	bics	r3, r2
 80039ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a26      	ldr	r2, [pc, #152]	; (8003a74 <TIM_Base_SetConfig+0xd0>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d013      	beq.n	8003a06 <TIM_Base_SetConfig+0x62>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a25      	ldr	r2, [pc, #148]	; (8003a78 <TIM_Base_SetConfig+0xd4>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d00f      	beq.n	8003a06 <TIM_Base_SetConfig+0x62>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a24      	ldr	r2, [pc, #144]	; (8003a7c <TIM_Base_SetConfig+0xd8>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d00b      	beq.n	8003a06 <TIM_Base_SetConfig+0x62>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a23      	ldr	r2, [pc, #140]	; (8003a80 <TIM_Base_SetConfig+0xdc>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d007      	beq.n	8003a06 <TIM_Base_SetConfig+0x62>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a22      	ldr	r2, [pc, #136]	; (8003a84 <TIM_Base_SetConfig+0xe0>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d003      	beq.n	8003a06 <TIM_Base_SetConfig+0x62>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a21      	ldr	r2, [pc, #132]	; (8003a88 <TIM_Base_SetConfig+0xe4>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d108      	bne.n	8003a18 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	4a20      	ldr	r2, [pc, #128]	; (8003a8c <TIM_Base_SetConfig+0xe8>)
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2280      	movs	r2, #128	; 0x80
 8003a1c:	4393      	bics	r3, r2
 8003a1e:	001a      	movs	r2, r3
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	695b      	ldr	r3, [r3, #20]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	689a      	ldr	r2, [r3, #8]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a0c      	ldr	r2, [pc, #48]	; (8003a74 <TIM_Base_SetConfig+0xd0>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d00b      	beq.n	8003a5e <TIM_Base_SetConfig+0xba>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a0d      	ldr	r2, [pc, #52]	; (8003a80 <TIM_Base_SetConfig+0xdc>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d007      	beq.n	8003a5e <TIM_Base_SetConfig+0xba>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a0c      	ldr	r2, [pc, #48]	; (8003a84 <TIM_Base_SetConfig+0xe0>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d003      	beq.n	8003a5e <TIM_Base_SetConfig+0xba>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a0b      	ldr	r2, [pc, #44]	; (8003a88 <TIM_Base_SetConfig+0xe4>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d103      	bne.n	8003a66 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	691a      	ldr	r2, [r3, #16]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	615a      	str	r2, [r3, #20]
}
 8003a6c:	46c0      	nop			; (mov r8, r8)
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	b004      	add	sp, #16
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	40012c00 	.word	0x40012c00
 8003a78:	40000400 	.word	0x40000400
 8003a7c:	40002000 	.word	0x40002000
 8003a80:	40014000 	.word	0x40014000
 8003a84:	40014400 	.word	0x40014400
 8003a88:	40014800 	.word	0x40014800
 8003a8c:	fffffcff 	.word	0xfffffcff

08003a90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	4393      	bics	r3, r2
 8003aa2:	001a      	movs	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	4a32      	ldr	r2, [pc, #200]	; (8003b88 <TIM_OC1_SetConfig+0xf8>)
 8003abe:	4013      	ands	r3, r2
 8003ac0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2203      	movs	r2, #3
 8003ac6:	4393      	bics	r3, r2
 8003ac8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68fa      	ldr	r2, [r7, #12]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	2202      	movs	r2, #2
 8003ad8:	4393      	bics	r3, r2
 8003ada:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a28      	ldr	r2, [pc, #160]	; (8003b8c <TIM_OC1_SetConfig+0xfc>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d00b      	beq.n	8003b06 <TIM_OC1_SetConfig+0x76>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a27      	ldr	r2, [pc, #156]	; (8003b90 <TIM_OC1_SetConfig+0x100>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d007      	beq.n	8003b06 <TIM_OC1_SetConfig+0x76>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a26      	ldr	r2, [pc, #152]	; (8003b94 <TIM_OC1_SetConfig+0x104>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d003      	beq.n	8003b06 <TIM_OC1_SetConfig+0x76>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a25      	ldr	r2, [pc, #148]	; (8003b98 <TIM_OC1_SetConfig+0x108>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d10c      	bne.n	8003b20 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2208      	movs	r2, #8
 8003b0a:	4393      	bics	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	697a      	ldr	r2, [r7, #20]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	2204      	movs	r2, #4
 8003b1c:	4393      	bics	r3, r2
 8003b1e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	4a1a      	ldr	r2, [pc, #104]	; (8003b8c <TIM_OC1_SetConfig+0xfc>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d00b      	beq.n	8003b40 <TIM_OC1_SetConfig+0xb0>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	4a19      	ldr	r2, [pc, #100]	; (8003b90 <TIM_OC1_SetConfig+0x100>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d007      	beq.n	8003b40 <TIM_OC1_SetConfig+0xb0>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4a18      	ldr	r2, [pc, #96]	; (8003b94 <TIM_OC1_SetConfig+0x104>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d003      	beq.n	8003b40 <TIM_OC1_SetConfig+0xb0>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a17      	ldr	r2, [pc, #92]	; (8003b98 <TIM_OC1_SetConfig+0x108>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d111      	bne.n	8003b64 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	4a16      	ldr	r2, [pc, #88]	; (8003b9c <TIM_OC1_SetConfig+0x10c>)
 8003b44:	4013      	ands	r3, r2
 8003b46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	4a15      	ldr	r2, [pc, #84]	; (8003ba0 <TIM_OC1_SetConfig+0x110>)
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	621a      	str	r2, [r3, #32]
}
 8003b7e:	46c0      	nop			; (mov r8, r8)
 8003b80:	46bd      	mov	sp, r7
 8003b82:	b006      	add	sp, #24
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	46c0      	nop			; (mov r8, r8)
 8003b88:	fffeff8f 	.word	0xfffeff8f
 8003b8c:	40012c00 	.word	0x40012c00
 8003b90:	40014000 	.word	0x40014000
 8003b94:	40014400 	.word	0x40014400
 8003b98:	40014800 	.word	0x40014800
 8003b9c:	fffffeff 	.word	0xfffffeff
 8003ba0:	fffffdff 	.word	0xfffffdff

08003ba4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	2210      	movs	r2, #16
 8003bb4:	4393      	bics	r3, r2
 8003bb6:	001a      	movs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a1b      	ldr	r3, [r3, #32]
 8003bc0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	4a2e      	ldr	r2, [pc, #184]	; (8003c8c <TIM_OC2_SetConfig+0xe8>)
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	4a2d      	ldr	r2, [pc, #180]	; (8003c90 <TIM_OC2_SetConfig+0xec>)
 8003bda:	4013      	ands	r3, r2
 8003bdc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	021b      	lsls	r3, r3, #8
 8003be4:	68fa      	ldr	r2, [r7, #12]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	2220      	movs	r2, #32
 8003bee:	4393      	bics	r3, r2
 8003bf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	011b      	lsls	r3, r3, #4
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a24      	ldr	r2, [pc, #144]	; (8003c94 <TIM_OC2_SetConfig+0xf0>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d10d      	bne.n	8003c22 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	2280      	movs	r2, #128	; 0x80
 8003c0a:	4393      	bics	r3, r2
 8003c0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	011b      	lsls	r3, r3, #4
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	2240      	movs	r2, #64	; 0x40
 8003c1e:	4393      	bics	r3, r2
 8003c20:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a1b      	ldr	r2, [pc, #108]	; (8003c94 <TIM_OC2_SetConfig+0xf0>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d00b      	beq.n	8003c42 <TIM_OC2_SetConfig+0x9e>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a1a      	ldr	r2, [pc, #104]	; (8003c98 <TIM_OC2_SetConfig+0xf4>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d007      	beq.n	8003c42 <TIM_OC2_SetConfig+0x9e>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a19      	ldr	r2, [pc, #100]	; (8003c9c <TIM_OC2_SetConfig+0xf8>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d003      	beq.n	8003c42 <TIM_OC2_SetConfig+0x9e>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a18      	ldr	r2, [pc, #96]	; (8003ca0 <TIM_OC2_SetConfig+0xfc>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d113      	bne.n	8003c6a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	4a17      	ldr	r2, [pc, #92]	; (8003ca4 <TIM_OC2_SetConfig+0x100>)
 8003c46:	4013      	ands	r3, r2
 8003c48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	4a16      	ldr	r2, [pc, #88]	; (8003ca8 <TIM_OC2_SetConfig+0x104>)
 8003c4e:	4013      	ands	r3, r2
 8003c50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	693a      	ldr	r2, [r7, #16]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	685a      	ldr	r2, [r3, #4]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	697a      	ldr	r2, [r7, #20]
 8003c82:	621a      	str	r2, [r3, #32]
}
 8003c84:	46c0      	nop			; (mov r8, r8)
 8003c86:	46bd      	mov	sp, r7
 8003c88:	b006      	add	sp, #24
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	feff8fff 	.word	0xfeff8fff
 8003c90:	fffffcff 	.word	0xfffffcff
 8003c94:	40012c00 	.word	0x40012c00
 8003c98:	40014000 	.word	0x40014000
 8003c9c:	40014400 	.word	0x40014400
 8003ca0:	40014800 	.word	0x40014800
 8003ca4:	fffffbff 	.word	0xfffffbff
 8003ca8:	fffff7ff 	.word	0xfffff7ff

08003cac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a1b      	ldr	r3, [r3, #32]
 8003cba:	4a35      	ldr	r2, [pc, #212]	; (8003d90 <TIM_OC3_SetConfig+0xe4>)
 8003cbc:	401a      	ands	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	69db      	ldr	r3, [r3, #28]
 8003cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	4a2f      	ldr	r2, [pc, #188]	; (8003d94 <TIM_OC3_SetConfig+0xe8>)
 8003cd8:	4013      	ands	r3, r2
 8003cda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2203      	movs	r2, #3
 8003ce0:	4393      	bics	r3, r2
 8003ce2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68fa      	ldr	r2, [r7, #12]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	4a29      	ldr	r2, [pc, #164]	; (8003d98 <TIM_OC3_SetConfig+0xec>)
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	021b      	lsls	r3, r3, #8
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a25      	ldr	r2, [pc, #148]	; (8003d9c <TIM_OC3_SetConfig+0xf0>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d10d      	bne.n	8003d26 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	4a24      	ldr	r2, [pc, #144]	; (8003da0 <TIM_OC3_SetConfig+0xf4>)
 8003d0e:	4013      	ands	r3, r2
 8003d10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	021b      	lsls	r3, r3, #8
 8003d18:	697a      	ldr	r2, [r7, #20]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	4a20      	ldr	r2, [pc, #128]	; (8003da4 <TIM_OC3_SetConfig+0xf8>)
 8003d22:	4013      	ands	r3, r2
 8003d24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a1c      	ldr	r2, [pc, #112]	; (8003d9c <TIM_OC3_SetConfig+0xf0>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d00b      	beq.n	8003d46 <TIM_OC3_SetConfig+0x9a>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a1d      	ldr	r2, [pc, #116]	; (8003da8 <TIM_OC3_SetConfig+0xfc>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d007      	beq.n	8003d46 <TIM_OC3_SetConfig+0x9a>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a1c      	ldr	r2, [pc, #112]	; (8003dac <TIM_OC3_SetConfig+0x100>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d003      	beq.n	8003d46 <TIM_OC3_SetConfig+0x9a>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a1b      	ldr	r2, [pc, #108]	; (8003db0 <TIM_OC3_SetConfig+0x104>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d113      	bne.n	8003d6e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	4a1a      	ldr	r2, [pc, #104]	; (8003db4 <TIM_OC3_SetConfig+0x108>)
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	4a19      	ldr	r2, [pc, #100]	; (8003db8 <TIM_OC3_SetConfig+0x10c>)
 8003d52:	4013      	ands	r3, r2
 8003d54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	011b      	lsls	r3, r3, #4
 8003d5c:	693a      	ldr	r2, [r7, #16]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	011b      	lsls	r3, r3, #4
 8003d68:	693a      	ldr	r2, [r7, #16]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	621a      	str	r2, [r3, #32]
}
 8003d88:	46c0      	nop			; (mov r8, r8)
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	b006      	add	sp, #24
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	fffffeff 	.word	0xfffffeff
 8003d94:	fffeff8f 	.word	0xfffeff8f
 8003d98:	fffffdff 	.word	0xfffffdff
 8003d9c:	40012c00 	.word	0x40012c00
 8003da0:	fffff7ff 	.word	0xfffff7ff
 8003da4:	fffffbff 	.word	0xfffffbff
 8003da8:	40014000 	.word	0x40014000
 8003dac:	40014400 	.word	0x40014400
 8003db0:	40014800 	.word	0x40014800
 8003db4:	ffffefff 	.word	0xffffefff
 8003db8:	ffffdfff 	.word	0xffffdfff

08003dbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b086      	sub	sp, #24
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	4a28      	ldr	r2, [pc, #160]	; (8003e6c <TIM_OC4_SetConfig+0xb0>)
 8003dcc:	401a      	ands	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	4a22      	ldr	r2, [pc, #136]	; (8003e70 <TIM_OC4_SetConfig+0xb4>)
 8003de8:	4013      	ands	r3, r2
 8003dea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	4a21      	ldr	r2, [pc, #132]	; (8003e74 <TIM_OC4_SetConfig+0xb8>)
 8003df0:	4013      	ands	r3, r2
 8003df2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	021b      	lsls	r3, r3, #8
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	4a1d      	ldr	r2, [pc, #116]	; (8003e78 <TIM_OC4_SetConfig+0xbc>)
 8003e04:	4013      	ands	r3, r2
 8003e06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	031b      	lsls	r3, r3, #12
 8003e0e:	693a      	ldr	r2, [r7, #16]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a19      	ldr	r2, [pc, #100]	; (8003e7c <TIM_OC4_SetConfig+0xc0>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d00b      	beq.n	8003e34 <TIM_OC4_SetConfig+0x78>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a18      	ldr	r2, [pc, #96]	; (8003e80 <TIM_OC4_SetConfig+0xc4>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d007      	beq.n	8003e34 <TIM_OC4_SetConfig+0x78>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4a17      	ldr	r2, [pc, #92]	; (8003e84 <TIM_OC4_SetConfig+0xc8>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d003      	beq.n	8003e34 <TIM_OC4_SetConfig+0x78>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a16      	ldr	r2, [pc, #88]	; (8003e88 <TIM_OC4_SetConfig+0xcc>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d109      	bne.n	8003e48 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	4a15      	ldr	r2, [pc, #84]	; (8003e8c <TIM_OC4_SetConfig+0xd0>)
 8003e38:	4013      	ands	r3, r2
 8003e3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	695b      	ldr	r3, [r3, #20]
 8003e40:	019b      	lsls	r3, r3, #6
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	697a      	ldr	r2, [r7, #20]
 8003e4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	685a      	ldr	r2, [r3, #4]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	621a      	str	r2, [r3, #32]
}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	46bd      	mov	sp, r7
 8003e66:	b006      	add	sp, #24
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	46c0      	nop			; (mov r8, r8)
 8003e6c:	ffffefff 	.word	0xffffefff
 8003e70:	feff8fff 	.word	0xfeff8fff
 8003e74:	fffffcff 	.word	0xfffffcff
 8003e78:	ffffdfff 	.word	0xffffdfff
 8003e7c:	40012c00 	.word	0x40012c00
 8003e80:	40014000 	.word	0x40014000
 8003e84:	40014400 	.word	0x40014400
 8003e88:	40014800 	.word	0x40014800
 8003e8c:	ffffbfff 	.word	0xffffbfff

08003e90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	4a25      	ldr	r2, [pc, #148]	; (8003f34 <TIM_OC5_SetConfig+0xa4>)
 8003ea0:	401a      	ands	r2, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	4a1f      	ldr	r2, [pc, #124]	; (8003f38 <TIM_OC5_SetConfig+0xa8>)
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	4a1b      	ldr	r2, [pc, #108]	; (8003f3c <TIM_OC5_SetConfig+0xac>)
 8003ece:	4013      	ands	r3, r2
 8003ed0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	041b      	lsls	r3, r3, #16
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a17      	ldr	r2, [pc, #92]	; (8003f40 <TIM_OC5_SetConfig+0xb0>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d00b      	beq.n	8003efe <TIM_OC5_SetConfig+0x6e>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a16      	ldr	r2, [pc, #88]	; (8003f44 <TIM_OC5_SetConfig+0xb4>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d007      	beq.n	8003efe <TIM_OC5_SetConfig+0x6e>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a15      	ldr	r2, [pc, #84]	; (8003f48 <TIM_OC5_SetConfig+0xb8>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d003      	beq.n	8003efe <TIM_OC5_SetConfig+0x6e>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a14      	ldr	r2, [pc, #80]	; (8003f4c <TIM_OC5_SetConfig+0xbc>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d109      	bne.n	8003f12 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	4a0c      	ldr	r2, [pc, #48]	; (8003f34 <TIM_OC5_SetConfig+0xa4>)
 8003f02:	4013      	ands	r3, r2
 8003f04:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	021b      	lsls	r3, r3, #8
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	685a      	ldr	r2, [r3, #4]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	693a      	ldr	r2, [r7, #16]
 8003f2a:	621a      	str	r2, [r3, #32]
}
 8003f2c:	46c0      	nop			; (mov r8, r8)
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	b006      	add	sp, #24
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	fffeffff 	.word	0xfffeffff
 8003f38:	fffeff8f 	.word	0xfffeff8f
 8003f3c:	fffdffff 	.word	0xfffdffff
 8003f40:	40012c00 	.word	0x40012c00
 8003f44:	40014000 	.word	0x40014000
 8003f48:	40014400 	.word	0x40014400
 8003f4c:	40014800 	.word	0x40014800

08003f50 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a1b      	ldr	r3, [r3, #32]
 8003f5e:	4a26      	ldr	r2, [pc, #152]	; (8003ff8 <TIM_OC6_SetConfig+0xa8>)
 8003f60:	401a      	ands	r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a1b      	ldr	r3, [r3, #32]
 8003f6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	4a20      	ldr	r2, [pc, #128]	; (8003ffc <TIM_OC6_SetConfig+0xac>)
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	021b      	lsls	r3, r3, #8
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	4a1c      	ldr	r2, [pc, #112]	; (8004000 <TIM_OC6_SetConfig+0xb0>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	051b      	lsls	r3, r3, #20
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	4a18      	ldr	r2, [pc, #96]	; (8004004 <TIM_OC6_SetConfig+0xb4>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d00b      	beq.n	8003fc0 <TIM_OC6_SetConfig+0x70>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4a17      	ldr	r2, [pc, #92]	; (8004008 <TIM_OC6_SetConfig+0xb8>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d007      	beq.n	8003fc0 <TIM_OC6_SetConfig+0x70>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a16      	ldr	r2, [pc, #88]	; (800400c <TIM_OC6_SetConfig+0xbc>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d003      	beq.n	8003fc0 <TIM_OC6_SetConfig+0x70>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a15      	ldr	r2, [pc, #84]	; (8004010 <TIM_OC6_SetConfig+0xc0>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d109      	bne.n	8003fd4 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	4a14      	ldr	r2, [pc, #80]	; (8004014 <TIM_OC6_SetConfig+0xc4>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	029b      	lsls	r3, r3, #10
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	621a      	str	r2, [r3, #32]
}
 8003fee:	46c0      	nop			; (mov r8, r8)
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	b006      	add	sp, #24
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	46c0      	nop			; (mov r8, r8)
 8003ff8:	ffefffff 	.word	0xffefffff
 8003ffc:	feff8fff 	.word	0xfeff8fff
 8004000:	ffdfffff 	.word	0xffdfffff
 8004004:	40012c00 	.word	0x40012c00
 8004008:	40014000 	.word	0x40014000
 800400c:	40014400 	.word	0x40014400
 8004010:	40014800 	.word	0x40014800
 8004014:	fffbffff 	.word	0xfffbffff

08004018 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6a1b      	ldr	r3, [r3, #32]
 8004028:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	2201      	movs	r2, #1
 8004030:	4393      	bics	r3, r2
 8004032:	001a      	movs	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	22f0      	movs	r2, #240	; 0xf0
 8004042:	4393      	bics	r3, r2
 8004044:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	011b      	lsls	r3, r3, #4
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	4313      	orrs	r3, r2
 800404e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	220a      	movs	r2, #10
 8004054:	4393      	bics	r3, r2
 8004056:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004058:	697a      	ldr	r2, [r7, #20]
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	4313      	orrs	r3, r2
 800405e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	621a      	str	r2, [r3, #32]
}
 800406c:	46c0      	nop			; (mov r8, r8)
 800406e:	46bd      	mov	sp, r7
 8004070:	b006      	add	sp, #24
 8004072:	bd80      	pop	{r7, pc}

08004074 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6a1b      	ldr	r3, [r3, #32]
 8004084:	2210      	movs	r2, #16
 8004086:	4393      	bics	r3, r2
 8004088:	001a      	movs	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6a1b      	ldr	r3, [r3, #32]
 8004098:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	4a0d      	ldr	r2, [pc, #52]	; (80040d4 <TIM_TI2_ConfigInputStage+0x60>)
 800409e:	4013      	ands	r3, r2
 80040a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	031b      	lsls	r3, r3, #12
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	22a0      	movs	r2, #160	; 0xa0
 80040b0:	4393      	bics	r3, r2
 80040b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	011b      	lsls	r3, r3, #4
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	693a      	ldr	r2, [r7, #16]
 80040c8:	621a      	str	r2, [r3, #32]
}
 80040ca:	46c0      	nop			; (mov r8, r8)
 80040cc:	46bd      	mov	sp, r7
 80040ce:	b006      	add	sp, #24
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	46c0      	nop			; (mov r8, r8)
 80040d4:	ffff0fff 	.word	0xffff0fff

080040d8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	4a08      	ldr	r2, [pc, #32]	; (800410c <TIM_ITRx_SetConfig+0x34>)
 80040ec:	4013      	ands	r3, r2
 80040ee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	2207      	movs	r2, #7
 80040f8:	4313      	orrs	r3, r2
 80040fa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	609a      	str	r2, [r3, #8]
}
 8004102:	46c0      	nop			; (mov r8, r8)
 8004104:	46bd      	mov	sp, r7
 8004106:	b004      	add	sp, #16
 8004108:	bd80      	pop	{r7, pc}
 800410a:	46c0      	nop			; (mov r8, r8)
 800410c:	ffcfff8f 	.word	0xffcfff8f

08004110 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
 800411c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	4a09      	ldr	r2, [pc, #36]	; (800414c <TIM_ETR_SetConfig+0x3c>)
 8004128:	4013      	ands	r3, r2
 800412a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	021a      	lsls	r2, r3, #8
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	431a      	orrs	r2, r3
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	4313      	orrs	r3, r2
 8004138:	697a      	ldr	r2, [r7, #20]
 800413a:	4313      	orrs	r3, r2
 800413c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	609a      	str	r2, [r3, #8]
}
 8004144:	46c0      	nop			; (mov r8, r8)
 8004146:	46bd      	mov	sp, r7
 8004148:	b006      	add	sp, #24
 800414a:	bd80      	pop	{r7, pc}
 800414c:	ffff00ff 	.word	0xffff00ff

08004150 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	223c      	movs	r2, #60	; 0x3c
 800415e:	5c9b      	ldrb	r3, [r3, r2]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d101      	bne.n	8004168 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004164:	2302      	movs	r3, #2
 8004166:	e04f      	b.n	8004208 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	223c      	movs	r2, #60	; 0x3c
 800416c:	2101      	movs	r1, #1
 800416e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	223d      	movs	r2, #61	; 0x3d
 8004174:	2102      	movs	r1, #2
 8004176:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a20      	ldr	r2, [pc, #128]	; (8004210 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d108      	bne.n	80041a4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	4a1f      	ldr	r2, [pc, #124]	; (8004214 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004196:	4013      	ands	r3, r2
 8004198:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2270      	movs	r2, #112	; 0x70
 80041a8:	4393      	bics	r3, r2
 80041aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a13      	ldr	r2, [pc, #76]	; (8004210 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d009      	beq.n	80041dc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a12      	ldr	r2, [pc, #72]	; (8004218 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d004      	beq.n	80041dc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a11      	ldr	r2, [pc, #68]	; (800421c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d10c      	bne.n	80041f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	2280      	movs	r2, #128	; 0x80
 80041e0:	4393      	bics	r3, r2
 80041e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	68ba      	ldr	r2, [r7, #8]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68ba      	ldr	r2, [r7, #8]
 80041f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	223d      	movs	r2, #61	; 0x3d
 80041fa:	2101      	movs	r1, #1
 80041fc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	223c      	movs	r2, #60	; 0x3c
 8004202:	2100      	movs	r1, #0
 8004204:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	0018      	movs	r0, r3
 800420a:	46bd      	mov	sp, r7
 800420c:	b004      	add	sp, #16
 800420e:	bd80      	pop	{r7, pc}
 8004210:	40012c00 	.word	0x40012c00
 8004214:	ff0fffff 	.word	0xff0fffff
 8004218:	40000400 	.word	0x40000400
 800421c:	40014000 	.word	0x40014000

08004220 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800422a:	2300      	movs	r3, #0
 800422c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	223c      	movs	r2, #60	; 0x3c
 8004232:	5c9b      	ldrb	r3, [r3, r2]
 8004234:	2b01      	cmp	r3, #1
 8004236:	d101      	bne.n	800423c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004238:	2302      	movs	r3, #2
 800423a:	e079      	b.n	8004330 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	223c      	movs	r2, #60	; 0x3c
 8004240:	2101      	movs	r1, #1
 8004242:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	22ff      	movs	r2, #255	; 0xff
 8004248:	4393      	bics	r3, r2
 800424a:	001a      	movs	r2, r3
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	4313      	orrs	r3, r2
 8004252:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	4a38      	ldr	r2, [pc, #224]	; (8004338 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8004258:	401a      	ands	r2, r3
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	4313      	orrs	r3, r2
 8004260:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	4a35      	ldr	r2, [pc, #212]	; (800433c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8004266:	401a      	ands	r2, r3
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	4313      	orrs	r3, r2
 800426e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	4a33      	ldr	r2, [pc, #204]	; (8004340 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004274:	401a      	ands	r2, r3
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4313      	orrs	r3, r2
 800427c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4a30      	ldr	r2, [pc, #192]	; (8004344 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004282:	401a      	ands	r2, r3
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	4313      	orrs	r3, r2
 800428a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	4a2e      	ldr	r2, [pc, #184]	; (8004348 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004290:	401a      	ands	r2, r3
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	4313      	orrs	r3, r2
 8004298:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	4a2b      	ldr	r2, [pc, #172]	; (800434c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800429e:	401a      	ands	r2, r3
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a4:	4313      	orrs	r3, r2
 80042a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	4a29      	ldr	r2, [pc, #164]	; (8004350 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80042ac:	401a      	ands	r2, r3
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	699b      	ldr	r3, [r3, #24]
 80042b2:	041b      	lsls	r3, r3, #16
 80042b4:	4313      	orrs	r3, r2
 80042b6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a25      	ldr	r2, [pc, #148]	; (8004354 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d106      	bne.n	80042d0 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	4a24      	ldr	r2, [pc, #144]	; (8004358 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80042c6:	401a      	ands	r2, r3
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	69db      	ldr	r3, [r3, #28]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a1f      	ldr	r2, [pc, #124]	; (8004354 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d121      	bne.n	800431e <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	4a1f      	ldr	r2, [pc, #124]	; (800435c <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80042de:	401a      	ands	r2, r3
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e4:	051b      	lsls	r3, r3, #20
 80042e6:	4313      	orrs	r3, r2
 80042e8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	4a1c      	ldr	r2, [pc, #112]	; (8004360 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 80042ee:	401a      	ands	r2, r3
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	6a1b      	ldr	r3, [r3, #32]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	4a1a      	ldr	r2, [pc, #104]	; (8004364 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 80042fc:	401a      	ands	r2, r3
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004302:	4313      	orrs	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a12      	ldr	r2, [pc, #72]	; (8004354 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d106      	bne.n	800431e <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	4a15      	ldr	r2, [pc, #84]	; (8004368 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8004314:	401a      	ands	r2, r3
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800431a:	4313      	orrs	r3, r2
 800431c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	223c      	movs	r2, #60	; 0x3c
 800432a:	2100      	movs	r1, #0
 800432c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	0018      	movs	r0, r3
 8004332:	46bd      	mov	sp, r7
 8004334:	b004      	add	sp, #16
 8004336:	bd80      	pop	{r7, pc}
 8004338:	fffffcff 	.word	0xfffffcff
 800433c:	fffffbff 	.word	0xfffffbff
 8004340:	fffff7ff 	.word	0xfffff7ff
 8004344:	ffffefff 	.word	0xffffefff
 8004348:	ffffdfff 	.word	0xffffdfff
 800434c:	ffffbfff 	.word	0xffffbfff
 8004350:	fff0ffff 	.word	0xfff0ffff
 8004354:	40012c00 	.word	0x40012c00
 8004358:	efffffff 	.word	0xefffffff
 800435c:	ff0fffff 	.word	0xff0fffff
 8004360:	feffffff 	.word	0xfeffffff
 8004364:	fdffffff 	.word	0xfdffffff
 8004368:	dfffffff 	.word	0xdfffffff

0800436c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004374:	46c0      	nop			; (mov r8, r8)
 8004376:	46bd      	mov	sp, r7
 8004378:	b002      	add	sp, #8
 800437a:	bd80      	pop	{r7, pc}

0800437c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004384:	46c0      	nop			; (mov r8, r8)
 8004386:	46bd      	mov	sp, r7
 8004388:	b002      	add	sp, #8
 800438a:	bd80      	pop	{r7, pc}

0800438c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b082      	sub	sp, #8
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004394:	46c0      	nop			; (mov r8, r8)
 8004396:	46bd      	mov	sp, r7
 8004398:	b002      	add	sp, #8
 800439a:	bd80      	pop	{r7, pc}

0800439c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e046      	b.n	800443c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2288      	movs	r2, #136	; 0x88
 80043b2:	589b      	ldr	r3, [r3, r2]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d107      	bne.n	80043c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2284      	movs	r2, #132	; 0x84
 80043bc:	2100      	movs	r1, #0
 80043be:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	0018      	movs	r0, r3
 80043c4:	f7fc ffb2 	bl	800132c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2288      	movs	r2, #136	; 0x88
 80043cc:	2124      	movs	r1, #36	; 0x24
 80043ce:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2101      	movs	r1, #1
 80043dc:	438a      	bics	r2, r1
 80043de:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	0018      	movs	r0, r3
 80043e4:	f000 fc66 	bl	8004cb4 <UART_SetConfig>
 80043e8:	0003      	movs	r3, r0
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d101      	bne.n	80043f2 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e024      	b.n	800443c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d003      	beq.n	8004402 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	0018      	movs	r0, r3
 80043fe:	f000 fdfd 	bl	8004ffc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	685a      	ldr	r2, [r3, #4]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	490d      	ldr	r1, [pc, #52]	; (8004444 <HAL_UART_Init+0xa8>)
 800440e:	400a      	ands	r2, r1
 8004410:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	212a      	movs	r1, #42	; 0x2a
 800441e:	438a      	bics	r2, r1
 8004420:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2101      	movs	r1, #1
 800442e:	430a      	orrs	r2, r1
 8004430:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	0018      	movs	r0, r3
 8004436:	f000 fe95 	bl	8005164 <UART_CheckIdleState>
 800443a:	0003      	movs	r3, r0
}
 800443c:	0018      	movs	r0, r3
 800443e:	46bd      	mov	sp, r7
 8004440:	b002      	add	sp, #8
 8004442:	bd80      	pop	{r7, pc}
 8004444:	ffffb7ff 	.word	0xffffb7ff

08004448 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b08a      	sub	sp, #40	; 0x28
 800444c:	af02      	add	r7, sp, #8
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	603b      	str	r3, [r7, #0]
 8004454:	1dbb      	adds	r3, r7, #6
 8004456:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2288      	movs	r2, #136	; 0x88
 800445c:	589b      	ldr	r3, [r3, r2]
 800445e:	2b20      	cmp	r3, #32
 8004460:	d000      	beq.n	8004464 <HAL_UART_Transmit+0x1c>
 8004462:	e088      	b.n	8004576 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <HAL_UART_Transmit+0x2a>
 800446a:	1dbb      	adds	r3, r7, #6
 800446c:	881b      	ldrh	r3, [r3, #0]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e080      	b.n	8004578 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	689a      	ldr	r2, [r3, #8]
 800447a:	2380      	movs	r3, #128	; 0x80
 800447c:	015b      	lsls	r3, r3, #5
 800447e:	429a      	cmp	r2, r3
 8004480:	d109      	bne.n	8004496 <HAL_UART_Transmit+0x4e>
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	691b      	ldr	r3, [r3, #16]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d105      	bne.n	8004496 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	2201      	movs	r2, #1
 800448e:	4013      	ands	r3, r2
 8004490:	d001      	beq.n	8004496 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e070      	b.n	8004578 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2290      	movs	r2, #144	; 0x90
 800449a:	2100      	movs	r1, #0
 800449c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2288      	movs	r2, #136	; 0x88
 80044a2:	2121      	movs	r1, #33	; 0x21
 80044a4:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044a6:	f7fd fc27 	bl	8001cf8 <HAL_GetTick>
 80044aa:	0003      	movs	r3, r0
 80044ac:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	1dba      	adds	r2, r7, #6
 80044b2:	2154      	movs	r1, #84	; 0x54
 80044b4:	8812      	ldrh	r2, [r2, #0]
 80044b6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	1dba      	adds	r2, r7, #6
 80044bc:	2156      	movs	r1, #86	; 0x56
 80044be:	8812      	ldrh	r2, [r2, #0]
 80044c0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	689a      	ldr	r2, [r3, #8]
 80044c6:	2380      	movs	r3, #128	; 0x80
 80044c8:	015b      	lsls	r3, r3, #5
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d108      	bne.n	80044e0 <HAL_UART_Transmit+0x98>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d104      	bne.n	80044e0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80044d6:	2300      	movs	r3, #0
 80044d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	61bb      	str	r3, [r7, #24]
 80044de:	e003      	b.n	80044e8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044e4:	2300      	movs	r3, #0
 80044e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80044e8:	e02c      	b.n	8004544 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	68f8      	ldr	r0, [r7, #12]
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	9300      	str	r3, [sp, #0]
 80044f2:	0013      	movs	r3, r2
 80044f4:	2200      	movs	r2, #0
 80044f6:	2180      	movs	r1, #128	; 0x80
 80044f8:	f000 fe82 	bl	8005200 <UART_WaitOnFlagUntilTimeout>
 80044fc:	1e03      	subs	r3, r0, #0
 80044fe:	d001      	beq.n	8004504 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e039      	b.n	8004578 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10b      	bne.n	8004522 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	881b      	ldrh	r3, [r3, #0]
 800450e:	001a      	movs	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	05d2      	lsls	r2, r2, #23
 8004516:	0dd2      	lsrs	r2, r2, #23
 8004518:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	3302      	adds	r3, #2
 800451e:	61bb      	str	r3, [r7, #24]
 8004520:	e007      	b.n	8004532 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	781a      	ldrb	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	3301      	adds	r3, #1
 8004530:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2256      	movs	r2, #86	; 0x56
 8004536:	5a9b      	ldrh	r3, [r3, r2]
 8004538:	b29b      	uxth	r3, r3
 800453a:	3b01      	subs	r3, #1
 800453c:	b299      	uxth	r1, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2256      	movs	r2, #86	; 0x56
 8004542:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2256      	movs	r2, #86	; 0x56
 8004548:	5a9b      	ldrh	r3, [r3, r2]
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1cc      	bne.n	80044ea <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	9300      	str	r3, [sp, #0]
 8004558:	0013      	movs	r3, r2
 800455a:	2200      	movs	r2, #0
 800455c:	2140      	movs	r1, #64	; 0x40
 800455e:	f000 fe4f 	bl	8005200 <UART_WaitOnFlagUntilTimeout>
 8004562:	1e03      	subs	r3, r0, #0
 8004564:	d001      	beq.n	800456a <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e006      	b.n	8004578 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2288      	movs	r2, #136	; 0x88
 800456e:	2120      	movs	r1, #32
 8004570:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004572:	2300      	movs	r3, #0
 8004574:	e000      	b.n	8004578 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8004576:	2302      	movs	r3, #2
  }
}
 8004578:	0018      	movs	r0, r3
 800457a:	46bd      	mov	sp, r7
 800457c:	b008      	add	sp, #32
 800457e:	bd80      	pop	{r7, pc}

08004580 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b088      	sub	sp, #32
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	1dbb      	adds	r3, r7, #6
 800458c:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	228c      	movs	r2, #140	; 0x8c
 8004592:	589b      	ldr	r3, [r3, r2]
 8004594:	2b20      	cmp	r3, #32
 8004596:	d145      	bne.n	8004624 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <HAL_UART_Receive_IT+0x26>
 800459e:	1dbb      	adds	r3, r7, #6
 80045a0:	881b      	ldrh	r3, [r3, #0]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e03d      	b.n	8004626 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	689a      	ldr	r2, [r3, #8]
 80045ae:	2380      	movs	r3, #128	; 0x80
 80045b0:	015b      	lsls	r3, r3, #5
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d109      	bne.n	80045ca <HAL_UART_Receive_IT+0x4a>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d105      	bne.n	80045ca <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	2201      	movs	r2, #1
 80045c2:	4013      	ands	r3, r2
 80045c4:	d001      	beq.n	80045ca <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e02d      	b.n	8004626 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	685a      	ldr	r2, [r3, #4]
 80045d6:	2380      	movs	r3, #128	; 0x80
 80045d8:	041b      	lsls	r3, r3, #16
 80045da:	4013      	ands	r3, r2
 80045dc:	d019      	beq.n	8004612 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045de:	f3ef 8310 	mrs	r3, PRIMASK
 80045e2:	613b      	str	r3, [r7, #16]
  return(result);
 80045e4:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80045e6:	61fb      	str	r3, [r7, #28]
 80045e8:	2301      	movs	r3, #1
 80045ea:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	f383 8810 	msr	PRIMASK, r3
}
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2180      	movs	r1, #128	; 0x80
 8004600:	04c9      	lsls	r1, r1, #19
 8004602:	430a      	orrs	r2, r1
 8004604:	601a      	str	r2, [r3, #0]
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	f383 8810 	msr	PRIMASK, r3
}
 8004610:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004612:	1dbb      	adds	r3, r7, #6
 8004614:	881a      	ldrh	r2, [r3, #0]
 8004616:	68b9      	ldr	r1, [r7, #8]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	0018      	movs	r0, r3
 800461c:	f000 feb8 	bl	8005390 <UART_Start_Receive_IT>
 8004620:	0003      	movs	r3, r0
 8004622:	e000      	b.n	8004626 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8004624:	2302      	movs	r3, #2
  }
}
 8004626:	0018      	movs	r0, r3
 8004628:	46bd      	mov	sp, r7
 800462a:	b008      	add	sp, #32
 800462c:	bd80      	pop	{r7, pc}
	...

08004630 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004630:	b5b0      	push	{r4, r5, r7, lr}
 8004632:	b0aa      	sub	sp, #168	; 0xa8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	69db      	ldr	r3, [r3, #28]
 800463e:	22a4      	movs	r2, #164	; 0xa4
 8004640:	18b9      	adds	r1, r7, r2
 8004642:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	20a0      	movs	r0, #160	; 0xa0
 800464c:	1839      	adds	r1, r7, r0
 800464e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	249c      	movs	r4, #156	; 0x9c
 8004658:	1939      	adds	r1, r7, r4
 800465a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800465c:	0011      	movs	r1, r2
 800465e:	18bb      	adds	r3, r7, r2
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4aa2      	ldr	r2, [pc, #648]	; (80048ec <HAL_UART_IRQHandler+0x2bc>)
 8004664:	4013      	ands	r3, r2
 8004666:	2298      	movs	r2, #152	; 0x98
 8004668:	18bd      	adds	r5, r7, r2
 800466a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800466c:	18bb      	adds	r3, r7, r2
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d11a      	bne.n	80046aa <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004674:	187b      	adds	r3, r7, r1
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2220      	movs	r2, #32
 800467a:	4013      	ands	r3, r2
 800467c:	d015      	beq.n	80046aa <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800467e:	183b      	adds	r3, r7, r0
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2220      	movs	r2, #32
 8004684:	4013      	ands	r3, r2
 8004686:	d105      	bne.n	8004694 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004688:	193b      	adds	r3, r7, r4
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	2380      	movs	r3, #128	; 0x80
 800468e:	055b      	lsls	r3, r3, #21
 8004690:	4013      	ands	r3, r2
 8004692:	d00a      	beq.n	80046aa <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004698:	2b00      	cmp	r3, #0
 800469a:	d100      	bne.n	800469e <HAL_UART_IRQHandler+0x6e>
 800469c:	e2dc      	b.n	8004c58 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	0010      	movs	r0, r2
 80046a6:	4798      	blx	r3
      }
      return;
 80046a8:	e2d6      	b.n	8004c58 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80046aa:	2398      	movs	r3, #152	; 0x98
 80046ac:	18fb      	adds	r3, r7, r3
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d100      	bne.n	80046b6 <HAL_UART_IRQHandler+0x86>
 80046b4:	e122      	b.n	80048fc <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80046b6:	239c      	movs	r3, #156	; 0x9c
 80046b8:	18fb      	adds	r3, r7, r3
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a8c      	ldr	r2, [pc, #560]	; (80048f0 <HAL_UART_IRQHandler+0x2c0>)
 80046be:	4013      	ands	r3, r2
 80046c0:	d106      	bne.n	80046d0 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80046c2:	23a0      	movs	r3, #160	; 0xa0
 80046c4:	18fb      	adds	r3, r7, r3
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a8a      	ldr	r2, [pc, #552]	; (80048f4 <HAL_UART_IRQHandler+0x2c4>)
 80046ca:	4013      	ands	r3, r2
 80046cc:	d100      	bne.n	80046d0 <HAL_UART_IRQHandler+0xa0>
 80046ce:	e115      	b.n	80048fc <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80046d0:	23a4      	movs	r3, #164	; 0xa4
 80046d2:	18fb      	adds	r3, r7, r3
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2201      	movs	r2, #1
 80046d8:	4013      	ands	r3, r2
 80046da:	d012      	beq.n	8004702 <HAL_UART_IRQHandler+0xd2>
 80046dc:	23a0      	movs	r3, #160	; 0xa0
 80046de:	18fb      	adds	r3, r7, r3
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	2380      	movs	r3, #128	; 0x80
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	4013      	ands	r3, r2
 80046e8:	d00b      	beq.n	8004702 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2201      	movs	r2, #1
 80046f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2290      	movs	r2, #144	; 0x90
 80046f6:	589b      	ldr	r3, [r3, r2]
 80046f8:	2201      	movs	r2, #1
 80046fa:	431a      	orrs	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2190      	movs	r1, #144	; 0x90
 8004700:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004702:	23a4      	movs	r3, #164	; 0xa4
 8004704:	18fb      	adds	r3, r7, r3
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2202      	movs	r2, #2
 800470a:	4013      	ands	r3, r2
 800470c:	d011      	beq.n	8004732 <HAL_UART_IRQHandler+0x102>
 800470e:	239c      	movs	r3, #156	; 0x9c
 8004710:	18fb      	adds	r3, r7, r3
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2201      	movs	r2, #1
 8004716:	4013      	ands	r3, r2
 8004718:	d00b      	beq.n	8004732 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2202      	movs	r2, #2
 8004720:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2290      	movs	r2, #144	; 0x90
 8004726:	589b      	ldr	r3, [r3, r2]
 8004728:	2204      	movs	r2, #4
 800472a:	431a      	orrs	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2190      	movs	r1, #144	; 0x90
 8004730:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004732:	23a4      	movs	r3, #164	; 0xa4
 8004734:	18fb      	adds	r3, r7, r3
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2204      	movs	r2, #4
 800473a:	4013      	ands	r3, r2
 800473c:	d011      	beq.n	8004762 <HAL_UART_IRQHandler+0x132>
 800473e:	239c      	movs	r3, #156	; 0x9c
 8004740:	18fb      	adds	r3, r7, r3
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2201      	movs	r2, #1
 8004746:	4013      	ands	r3, r2
 8004748:	d00b      	beq.n	8004762 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2204      	movs	r2, #4
 8004750:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2290      	movs	r2, #144	; 0x90
 8004756:	589b      	ldr	r3, [r3, r2]
 8004758:	2202      	movs	r2, #2
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2190      	movs	r1, #144	; 0x90
 8004760:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004762:	23a4      	movs	r3, #164	; 0xa4
 8004764:	18fb      	adds	r3, r7, r3
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2208      	movs	r2, #8
 800476a:	4013      	ands	r3, r2
 800476c:	d017      	beq.n	800479e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800476e:	23a0      	movs	r3, #160	; 0xa0
 8004770:	18fb      	adds	r3, r7, r3
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2220      	movs	r2, #32
 8004776:	4013      	ands	r3, r2
 8004778:	d105      	bne.n	8004786 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800477a:	239c      	movs	r3, #156	; 0x9c
 800477c:	18fb      	adds	r3, r7, r3
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a5b      	ldr	r2, [pc, #364]	; (80048f0 <HAL_UART_IRQHandler+0x2c0>)
 8004782:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004784:	d00b      	beq.n	800479e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2208      	movs	r2, #8
 800478c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2290      	movs	r2, #144	; 0x90
 8004792:	589b      	ldr	r3, [r3, r2]
 8004794:	2208      	movs	r2, #8
 8004796:	431a      	orrs	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2190      	movs	r1, #144	; 0x90
 800479c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800479e:	23a4      	movs	r3, #164	; 0xa4
 80047a0:	18fb      	adds	r3, r7, r3
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	2380      	movs	r3, #128	; 0x80
 80047a6:	011b      	lsls	r3, r3, #4
 80047a8:	4013      	ands	r3, r2
 80047aa:	d013      	beq.n	80047d4 <HAL_UART_IRQHandler+0x1a4>
 80047ac:	23a0      	movs	r3, #160	; 0xa0
 80047ae:	18fb      	adds	r3, r7, r3
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	2380      	movs	r3, #128	; 0x80
 80047b4:	04db      	lsls	r3, r3, #19
 80047b6:	4013      	ands	r3, r2
 80047b8:	d00c      	beq.n	80047d4 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2280      	movs	r2, #128	; 0x80
 80047c0:	0112      	lsls	r2, r2, #4
 80047c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2290      	movs	r2, #144	; 0x90
 80047c8:	589b      	ldr	r3, [r3, r2]
 80047ca:	2220      	movs	r2, #32
 80047cc:	431a      	orrs	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2190      	movs	r1, #144	; 0x90
 80047d2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2290      	movs	r2, #144	; 0x90
 80047d8:	589b      	ldr	r3, [r3, r2]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d100      	bne.n	80047e0 <HAL_UART_IRQHandler+0x1b0>
 80047de:	e23d      	b.n	8004c5c <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80047e0:	23a4      	movs	r3, #164	; 0xa4
 80047e2:	18fb      	adds	r3, r7, r3
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2220      	movs	r2, #32
 80047e8:	4013      	ands	r3, r2
 80047ea:	d015      	beq.n	8004818 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80047ec:	23a0      	movs	r3, #160	; 0xa0
 80047ee:	18fb      	adds	r3, r7, r3
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	2220      	movs	r2, #32
 80047f4:	4013      	ands	r3, r2
 80047f6:	d106      	bne.n	8004806 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80047f8:	239c      	movs	r3, #156	; 0x9c
 80047fa:	18fb      	adds	r3, r7, r3
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	2380      	movs	r3, #128	; 0x80
 8004800:	055b      	lsls	r3, r3, #21
 8004802:	4013      	ands	r3, r2
 8004804:	d008      	beq.n	8004818 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800480a:	2b00      	cmp	r3, #0
 800480c:	d004      	beq.n	8004818 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	0010      	movs	r0, r2
 8004816:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2290      	movs	r2, #144	; 0x90
 800481c:	589b      	ldr	r3, [r3, r2]
 800481e:	2194      	movs	r1, #148	; 0x94
 8004820:	187a      	adds	r2, r7, r1
 8004822:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	2240      	movs	r2, #64	; 0x40
 800482c:	4013      	ands	r3, r2
 800482e:	2b40      	cmp	r3, #64	; 0x40
 8004830:	d004      	beq.n	800483c <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004832:	187b      	adds	r3, r7, r1
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2228      	movs	r2, #40	; 0x28
 8004838:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800483a:	d04c      	beq.n	80048d6 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	0018      	movs	r0, r3
 8004840:	f000 feca 	bl	80055d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	2240      	movs	r2, #64	; 0x40
 800484c:	4013      	ands	r3, r2
 800484e:	2b40      	cmp	r3, #64	; 0x40
 8004850:	d13c      	bne.n	80048cc <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004852:	f3ef 8310 	mrs	r3, PRIMASK
 8004856:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004858:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800485a:	2090      	movs	r0, #144	; 0x90
 800485c:	183a      	adds	r2, r7, r0
 800485e:	6013      	str	r3, [r2, #0]
 8004860:	2301      	movs	r3, #1
 8004862:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004864:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004866:	f383 8810 	msr	PRIMASK, r3
}
 800486a:	46c0      	nop			; (mov r8, r8)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	689a      	ldr	r2, [r3, #8]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2140      	movs	r1, #64	; 0x40
 8004878:	438a      	bics	r2, r1
 800487a:	609a      	str	r2, [r3, #8]
 800487c:	183b      	adds	r3, r7, r0
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004882:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004884:	f383 8810 	msr	PRIMASK, r3
}
 8004888:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2280      	movs	r2, #128	; 0x80
 800488e:	589b      	ldr	r3, [r3, r2]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d016      	beq.n	80048c2 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2280      	movs	r2, #128	; 0x80
 8004898:	589b      	ldr	r3, [r3, r2]
 800489a:	4a17      	ldr	r2, [pc, #92]	; (80048f8 <HAL_UART_IRQHandler+0x2c8>)
 800489c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2280      	movs	r2, #128	; 0x80
 80048a2:	589b      	ldr	r3, [r3, r2]
 80048a4:	0018      	movs	r0, r3
 80048a6:	f7fd fb71 	bl	8001f8c <HAL_DMA_Abort_IT>
 80048aa:	1e03      	subs	r3, r0, #0
 80048ac:	d01c      	beq.n	80048e8 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2280      	movs	r2, #128	; 0x80
 80048b2:	589b      	ldr	r3, [r3, r2]
 80048b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	2180      	movs	r1, #128	; 0x80
 80048ba:	5852      	ldr	r2, [r2, r1]
 80048bc:	0010      	movs	r0, r2
 80048be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048c0:	e012      	b.n	80048e8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	0018      	movs	r0, r3
 80048c6:	f000 f9e1 	bl	8004c8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048ca:	e00d      	b.n	80048e8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	0018      	movs	r0, r3
 80048d0:	f000 f9dc 	bl	8004c8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048d4:	e008      	b.n	80048e8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	0018      	movs	r0, r3
 80048da:	f000 f9d7 	bl	8004c8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2290      	movs	r2, #144	; 0x90
 80048e2:	2100      	movs	r1, #0
 80048e4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80048e6:	e1b9      	b.n	8004c5c <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048e8:	46c0      	nop			; (mov r8, r8)
    return;
 80048ea:	e1b7      	b.n	8004c5c <HAL_UART_IRQHandler+0x62c>
 80048ec:	0000080f 	.word	0x0000080f
 80048f0:	10000001 	.word	0x10000001
 80048f4:	04000120 	.word	0x04000120
 80048f8:	080056a5 	.word	0x080056a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004900:	2b01      	cmp	r3, #1
 8004902:	d000      	beq.n	8004906 <HAL_UART_IRQHandler+0x2d6>
 8004904:	e13e      	b.n	8004b84 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004906:	23a4      	movs	r3, #164	; 0xa4
 8004908:	18fb      	adds	r3, r7, r3
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2210      	movs	r2, #16
 800490e:	4013      	ands	r3, r2
 8004910:	d100      	bne.n	8004914 <HAL_UART_IRQHandler+0x2e4>
 8004912:	e137      	b.n	8004b84 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004914:	23a0      	movs	r3, #160	; 0xa0
 8004916:	18fb      	adds	r3, r7, r3
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2210      	movs	r2, #16
 800491c:	4013      	ands	r3, r2
 800491e:	d100      	bne.n	8004922 <HAL_UART_IRQHandler+0x2f2>
 8004920:	e130      	b.n	8004b84 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2210      	movs	r2, #16
 8004928:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	2240      	movs	r2, #64	; 0x40
 8004932:	4013      	ands	r3, r2
 8004934:	2b40      	cmp	r3, #64	; 0x40
 8004936:	d000      	beq.n	800493a <HAL_UART_IRQHandler+0x30a>
 8004938:	e0a4      	b.n	8004a84 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2280      	movs	r2, #128	; 0x80
 800493e:	589b      	ldr	r3, [r3, r2]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	217e      	movs	r1, #126	; 0x7e
 8004946:	187b      	adds	r3, r7, r1
 8004948:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800494a:	187b      	adds	r3, r7, r1
 800494c:	881b      	ldrh	r3, [r3, #0]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d100      	bne.n	8004954 <HAL_UART_IRQHandler+0x324>
 8004952:	e185      	b.n	8004c60 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	225c      	movs	r2, #92	; 0x5c
 8004958:	5a9b      	ldrh	r3, [r3, r2]
 800495a:	187a      	adds	r2, r7, r1
 800495c:	8812      	ldrh	r2, [r2, #0]
 800495e:	429a      	cmp	r2, r3
 8004960:	d300      	bcc.n	8004964 <HAL_UART_IRQHandler+0x334>
 8004962:	e17d      	b.n	8004c60 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	187a      	adds	r2, r7, r1
 8004968:	215e      	movs	r1, #94	; 0x5e
 800496a:	8812      	ldrh	r2, [r2, #0]
 800496c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2280      	movs	r2, #128	; 0x80
 8004972:	589b      	ldr	r3, [r3, r2]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2220      	movs	r2, #32
 800497a:	4013      	ands	r3, r2
 800497c:	d170      	bne.n	8004a60 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800497e:	f3ef 8310 	mrs	r3, PRIMASK
 8004982:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004986:	67bb      	str	r3, [r7, #120]	; 0x78
 8004988:	2301      	movs	r3, #1
 800498a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800498c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800498e:	f383 8810 	msr	PRIMASK, r3
}
 8004992:	46c0      	nop			; (mov r8, r8)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	49b4      	ldr	r1, [pc, #720]	; (8004c70 <HAL_UART_IRQHandler+0x640>)
 80049a0:	400a      	ands	r2, r1
 80049a2:	601a      	str	r2, [r3, #0]
 80049a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049a6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049aa:	f383 8810 	msr	PRIMASK, r3
}
 80049ae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049b0:	f3ef 8310 	mrs	r3, PRIMASK
 80049b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80049b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049b8:	677b      	str	r3, [r7, #116]	; 0x74
 80049ba:	2301      	movs	r3, #1
 80049bc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049c0:	f383 8810 	msr	PRIMASK, r3
}
 80049c4:	46c0      	nop			; (mov r8, r8)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	689a      	ldr	r2, [r3, #8]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2101      	movs	r1, #1
 80049d2:	438a      	bics	r2, r1
 80049d4:	609a      	str	r2, [r3, #8]
 80049d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049d8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049dc:	f383 8810 	msr	PRIMASK, r3
}
 80049e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049e2:	f3ef 8310 	mrs	r3, PRIMASK
 80049e6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80049e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049ea:	673b      	str	r3, [r7, #112]	; 0x70
 80049ec:	2301      	movs	r3, #1
 80049ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049f2:	f383 8810 	msr	PRIMASK, r3
}
 80049f6:	46c0      	nop			; (mov r8, r8)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2140      	movs	r1, #64	; 0x40
 8004a04:	438a      	bics	r2, r1
 8004a06:	609a      	str	r2, [r3, #8]
 8004a08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a0a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a0e:	f383 8810 	msr	PRIMASK, r3
}
 8004a12:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	228c      	movs	r2, #140	; 0x8c
 8004a18:	2120      	movs	r1, #32
 8004a1a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a22:	f3ef 8310 	mrs	r3, PRIMASK
 8004a26:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004a28:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a2a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a30:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a32:	f383 8810 	msr	PRIMASK, r3
}
 8004a36:	46c0      	nop			; (mov r8, r8)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2110      	movs	r1, #16
 8004a44:	438a      	bics	r2, r1
 8004a46:	601a      	str	r2, [r3, #0]
 8004a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a4a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a4e:	f383 8810 	msr	PRIMASK, r3
}
 8004a52:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2280      	movs	r2, #128	; 0x80
 8004a58:	589b      	ldr	r3, [r3, r2]
 8004a5a:	0018      	movs	r0, r3
 8004a5c:	f7fd fa34 	bl	8001ec8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2202      	movs	r2, #2
 8004a64:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	225c      	movs	r2, #92	; 0x5c
 8004a6a:	5a9a      	ldrh	r2, [r3, r2]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	215e      	movs	r1, #94	; 0x5e
 8004a70:	5a5b      	ldrh	r3, [r3, r1]
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	0011      	movs	r1, r2
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	f000 f90d 	bl	8004c9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004a82:	e0ed      	b.n	8004c60 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	225c      	movs	r2, #92	; 0x5c
 8004a88:	5a99      	ldrh	r1, [r3, r2]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	225e      	movs	r2, #94	; 0x5e
 8004a8e:	5a9b      	ldrh	r3, [r3, r2]
 8004a90:	b29a      	uxth	r2, r3
 8004a92:	208e      	movs	r0, #142	; 0x8e
 8004a94:	183b      	adds	r3, r7, r0
 8004a96:	1a8a      	subs	r2, r1, r2
 8004a98:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	225e      	movs	r2, #94	; 0x5e
 8004a9e:	5a9b      	ldrh	r3, [r3, r2]
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d100      	bne.n	8004aa8 <HAL_UART_IRQHandler+0x478>
 8004aa6:	e0dd      	b.n	8004c64 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8004aa8:	183b      	adds	r3, r7, r0
 8004aaa:	881b      	ldrh	r3, [r3, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d100      	bne.n	8004ab2 <HAL_UART_IRQHandler+0x482>
 8004ab0:	e0d8      	b.n	8004c64 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ab2:	f3ef 8310 	mrs	r3, PRIMASK
 8004ab6:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004aba:	2488      	movs	r4, #136	; 0x88
 8004abc:	193a      	adds	r2, r7, r4
 8004abe:	6013      	str	r3, [r2, #0]
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	f383 8810 	msr	PRIMASK, r3
}
 8004aca:	46c0      	nop			; (mov r8, r8)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4967      	ldr	r1, [pc, #412]	; (8004c74 <HAL_UART_IRQHandler+0x644>)
 8004ad8:	400a      	ands	r2, r1
 8004ada:	601a      	str	r2, [r3, #0]
 8004adc:	193b      	adds	r3, r7, r4
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	f383 8810 	msr	PRIMASK, r3
}
 8004ae8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aea:	f3ef 8310 	mrs	r3, PRIMASK
 8004aee:	61bb      	str	r3, [r7, #24]
  return(result);
 8004af0:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004af2:	2484      	movs	r4, #132	; 0x84
 8004af4:	193a      	adds	r2, r7, r4
 8004af6:	6013      	str	r3, [r2, #0]
 8004af8:	2301      	movs	r3, #1
 8004afa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	f383 8810 	msr	PRIMASK, r3
}
 8004b02:	46c0      	nop			; (mov r8, r8)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689a      	ldr	r2, [r3, #8]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	495a      	ldr	r1, [pc, #360]	; (8004c78 <HAL_UART_IRQHandler+0x648>)
 8004b10:	400a      	ands	r2, r1
 8004b12:	609a      	str	r2, [r3, #8]
 8004b14:	193b      	adds	r3, r7, r4
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b1a:	6a3b      	ldr	r3, [r7, #32]
 8004b1c:	f383 8810 	msr	PRIMASK, r3
}
 8004b20:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	228c      	movs	r2, #140	; 0x8c
 8004b26:	2120      	movs	r1, #32
 8004b28:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b36:	f3ef 8310 	mrs	r3, PRIMASK
 8004b3a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b3e:	2480      	movs	r4, #128	; 0x80
 8004b40:	193a      	adds	r2, r7, r4
 8004b42:	6013      	str	r3, [r2, #0]
 8004b44:	2301      	movs	r3, #1
 8004b46:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b4a:	f383 8810 	msr	PRIMASK, r3
}
 8004b4e:	46c0      	nop			; (mov r8, r8)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2110      	movs	r1, #16
 8004b5c:	438a      	bics	r2, r1
 8004b5e:	601a      	str	r2, [r3, #0]
 8004b60:	193b      	adds	r3, r7, r4
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b68:	f383 8810 	msr	PRIMASK, r3
}
 8004b6c:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2202      	movs	r2, #2
 8004b72:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b74:	183b      	adds	r3, r7, r0
 8004b76:	881a      	ldrh	r2, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	0011      	movs	r1, r2
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	f000 f88d 	bl	8004c9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004b82:	e06f      	b.n	8004c64 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004b84:	23a4      	movs	r3, #164	; 0xa4
 8004b86:	18fb      	adds	r3, r7, r3
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	2380      	movs	r3, #128	; 0x80
 8004b8c:	035b      	lsls	r3, r3, #13
 8004b8e:	4013      	ands	r3, r2
 8004b90:	d010      	beq.n	8004bb4 <HAL_UART_IRQHandler+0x584>
 8004b92:	239c      	movs	r3, #156	; 0x9c
 8004b94:	18fb      	adds	r3, r7, r3
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	2380      	movs	r3, #128	; 0x80
 8004b9a:	03db      	lsls	r3, r3, #15
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	d009      	beq.n	8004bb4 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2280      	movs	r2, #128	; 0x80
 8004ba6:	0352      	lsls	r2, r2, #13
 8004ba8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	0018      	movs	r0, r3
 8004bae:	f001 fa1d 	bl	8005fec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004bb2:	e05a      	b.n	8004c6a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004bb4:	23a4      	movs	r3, #164	; 0xa4
 8004bb6:	18fb      	adds	r3, r7, r3
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2280      	movs	r2, #128	; 0x80
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	d016      	beq.n	8004bee <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004bc0:	23a0      	movs	r3, #160	; 0xa0
 8004bc2:	18fb      	adds	r3, r7, r3
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2280      	movs	r2, #128	; 0x80
 8004bc8:	4013      	ands	r3, r2
 8004bca:	d106      	bne.n	8004bda <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004bcc:	239c      	movs	r3, #156	; 0x9c
 8004bce:	18fb      	adds	r3, r7, r3
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	2380      	movs	r3, #128	; 0x80
 8004bd4:	041b      	lsls	r3, r3, #16
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	d009      	beq.n	8004bee <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d042      	beq.n	8004c68 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	0010      	movs	r0, r2
 8004bea:	4798      	blx	r3
    }
    return;
 8004bec:	e03c      	b.n	8004c68 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004bee:	23a4      	movs	r3, #164	; 0xa4
 8004bf0:	18fb      	adds	r3, r7, r3
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2240      	movs	r2, #64	; 0x40
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	d00a      	beq.n	8004c10 <HAL_UART_IRQHandler+0x5e0>
 8004bfa:	23a0      	movs	r3, #160	; 0xa0
 8004bfc:	18fb      	adds	r3, r7, r3
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2240      	movs	r2, #64	; 0x40
 8004c02:	4013      	ands	r3, r2
 8004c04:	d004      	beq.n	8004c10 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	0018      	movs	r0, r3
 8004c0a:	f000 fd62 	bl	80056d2 <UART_EndTransmit_IT>
    return;
 8004c0e:	e02c      	b.n	8004c6a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004c10:	23a4      	movs	r3, #164	; 0xa4
 8004c12:	18fb      	adds	r3, r7, r3
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	2380      	movs	r3, #128	; 0x80
 8004c18:	041b      	lsls	r3, r3, #16
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	d00b      	beq.n	8004c36 <HAL_UART_IRQHandler+0x606>
 8004c1e:	23a0      	movs	r3, #160	; 0xa0
 8004c20:	18fb      	adds	r3, r7, r3
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	2380      	movs	r3, #128	; 0x80
 8004c26:	05db      	lsls	r3, r3, #23
 8004c28:	4013      	ands	r3, r2
 8004c2a:	d004      	beq.n	8004c36 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	0018      	movs	r0, r3
 8004c30:	f001 f9ec 	bl	800600c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c34:	e019      	b.n	8004c6a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004c36:	23a4      	movs	r3, #164	; 0xa4
 8004c38:	18fb      	adds	r3, r7, r3
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	2380      	movs	r3, #128	; 0x80
 8004c3e:	045b      	lsls	r3, r3, #17
 8004c40:	4013      	ands	r3, r2
 8004c42:	d012      	beq.n	8004c6a <HAL_UART_IRQHandler+0x63a>
 8004c44:	23a0      	movs	r3, #160	; 0xa0
 8004c46:	18fb      	adds	r3, r7, r3
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	da0d      	bge.n	8004c6a <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	0018      	movs	r0, r3
 8004c52:	f001 f9d3 	bl	8005ffc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c56:	e008      	b.n	8004c6a <HAL_UART_IRQHandler+0x63a>
      return;
 8004c58:	46c0      	nop			; (mov r8, r8)
 8004c5a:	e006      	b.n	8004c6a <HAL_UART_IRQHandler+0x63a>
    return;
 8004c5c:	46c0      	nop			; (mov r8, r8)
 8004c5e:	e004      	b.n	8004c6a <HAL_UART_IRQHandler+0x63a>
      return;
 8004c60:	46c0      	nop			; (mov r8, r8)
 8004c62:	e002      	b.n	8004c6a <HAL_UART_IRQHandler+0x63a>
      return;
 8004c64:	46c0      	nop			; (mov r8, r8)
 8004c66:	e000      	b.n	8004c6a <HAL_UART_IRQHandler+0x63a>
    return;
 8004c68:	46c0      	nop			; (mov r8, r8)
  }
}
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	b02a      	add	sp, #168	; 0xa8
 8004c6e:	bdb0      	pop	{r4, r5, r7, pc}
 8004c70:	fffffeff 	.word	0xfffffeff
 8004c74:	fffffedf 	.word	0xfffffedf
 8004c78:	effffffe 	.word	0xeffffffe

08004c7c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b082      	sub	sp, #8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004c84:	46c0      	nop			; (mov r8, r8)
 8004c86:	46bd      	mov	sp, r7
 8004c88:	b002      	add	sp, #8
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004c94:	46c0      	nop			; (mov r8, r8)
 8004c96:	46bd      	mov	sp, r7
 8004c98:	b002      	add	sp, #8
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	000a      	movs	r2, r1
 8004ca6:	1cbb      	adds	r3, r7, #2
 8004ca8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004caa:	46c0      	nop			; (mov r8, r8)
 8004cac:	46bd      	mov	sp, r7
 8004cae:	b002      	add	sp, #8
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b088      	sub	sp, #32
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004cbc:	231a      	movs	r3, #26
 8004cbe:	18fb      	adds	r3, r7, r3
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	689a      	ldr	r2, [r3, #8]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	431a      	orrs	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	69db      	ldr	r3, [r3, #28]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4abc      	ldr	r2, [pc, #752]	; (8004fd4 <UART_SetConfig+0x320>)
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	0019      	movs	r1, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	69fa      	ldr	r2, [r7, #28]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	4ab7      	ldr	r2, [pc, #732]	; (8004fd8 <UART_SetConfig+0x324>)
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	0019      	movs	r1, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	68da      	ldr	r2, [r3, #12]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	430a      	orrs	r2, r1
 8004d08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	699b      	ldr	r3, [r3, #24]
 8004d0e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a1b      	ldr	r3, [r3, #32]
 8004d14:	69fa      	ldr	r2, [r7, #28]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	4aae      	ldr	r2, [pc, #696]	; (8004fdc <UART_SetConfig+0x328>)
 8004d22:	4013      	ands	r3, r2
 8004d24:	0019      	movs	r1, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	69fa      	ldr	r2, [r7, #28]
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d36:	220f      	movs	r2, #15
 8004d38:	4393      	bics	r3, r2
 8004d3a:	0019      	movs	r1, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	430a      	orrs	r2, r1
 8004d46:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4aa4      	ldr	r2, [pc, #656]	; (8004fe0 <UART_SetConfig+0x32c>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d127      	bne.n	8004da2 <UART_SetConfig+0xee>
 8004d52:	4ba4      	ldr	r3, [pc, #656]	; (8004fe4 <UART_SetConfig+0x330>)
 8004d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d56:	2203      	movs	r2, #3
 8004d58:	4013      	ands	r3, r2
 8004d5a:	2b03      	cmp	r3, #3
 8004d5c:	d017      	beq.n	8004d8e <UART_SetConfig+0xda>
 8004d5e:	d81b      	bhi.n	8004d98 <UART_SetConfig+0xe4>
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d00a      	beq.n	8004d7a <UART_SetConfig+0xc6>
 8004d64:	d818      	bhi.n	8004d98 <UART_SetConfig+0xe4>
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d002      	beq.n	8004d70 <UART_SetConfig+0xbc>
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d00a      	beq.n	8004d84 <UART_SetConfig+0xd0>
 8004d6e:	e013      	b.n	8004d98 <UART_SetConfig+0xe4>
 8004d70:	231b      	movs	r3, #27
 8004d72:	18fb      	adds	r3, r7, r3
 8004d74:	2200      	movs	r2, #0
 8004d76:	701a      	strb	r2, [r3, #0]
 8004d78:	e058      	b.n	8004e2c <UART_SetConfig+0x178>
 8004d7a:	231b      	movs	r3, #27
 8004d7c:	18fb      	adds	r3, r7, r3
 8004d7e:	2202      	movs	r2, #2
 8004d80:	701a      	strb	r2, [r3, #0]
 8004d82:	e053      	b.n	8004e2c <UART_SetConfig+0x178>
 8004d84:	231b      	movs	r3, #27
 8004d86:	18fb      	adds	r3, r7, r3
 8004d88:	2204      	movs	r2, #4
 8004d8a:	701a      	strb	r2, [r3, #0]
 8004d8c:	e04e      	b.n	8004e2c <UART_SetConfig+0x178>
 8004d8e:	231b      	movs	r3, #27
 8004d90:	18fb      	adds	r3, r7, r3
 8004d92:	2208      	movs	r2, #8
 8004d94:	701a      	strb	r2, [r3, #0]
 8004d96:	e049      	b.n	8004e2c <UART_SetConfig+0x178>
 8004d98:	231b      	movs	r3, #27
 8004d9a:	18fb      	adds	r3, r7, r3
 8004d9c:	2210      	movs	r2, #16
 8004d9e:	701a      	strb	r2, [r3, #0]
 8004da0:	e044      	b.n	8004e2c <UART_SetConfig+0x178>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a90      	ldr	r2, [pc, #576]	; (8004fe8 <UART_SetConfig+0x334>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d127      	bne.n	8004dfc <UART_SetConfig+0x148>
 8004dac:	4b8d      	ldr	r3, [pc, #564]	; (8004fe4 <UART_SetConfig+0x330>)
 8004dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db0:	220c      	movs	r2, #12
 8004db2:	4013      	ands	r3, r2
 8004db4:	2b0c      	cmp	r3, #12
 8004db6:	d017      	beq.n	8004de8 <UART_SetConfig+0x134>
 8004db8:	d81b      	bhi.n	8004df2 <UART_SetConfig+0x13e>
 8004dba:	2b08      	cmp	r3, #8
 8004dbc:	d00a      	beq.n	8004dd4 <UART_SetConfig+0x120>
 8004dbe:	d818      	bhi.n	8004df2 <UART_SetConfig+0x13e>
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d002      	beq.n	8004dca <UART_SetConfig+0x116>
 8004dc4:	2b04      	cmp	r3, #4
 8004dc6:	d00a      	beq.n	8004dde <UART_SetConfig+0x12a>
 8004dc8:	e013      	b.n	8004df2 <UART_SetConfig+0x13e>
 8004dca:	231b      	movs	r3, #27
 8004dcc:	18fb      	adds	r3, r7, r3
 8004dce:	2200      	movs	r2, #0
 8004dd0:	701a      	strb	r2, [r3, #0]
 8004dd2:	e02b      	b.n	8004e2c <UART_SetConfig+0x178>
 8004dd4:	231b      	movs	r3, #27
 8004dd6:	18fb      	adds	r3, r7, r3
 8004dd8:	2202      	movs	r2, #2
 8004dda:	701a      	strb	r2, [r3, #0]
 8004ddc:	e026      	b.n	8004e2c <UART_SetConfig+0x178>
 8004dde:	231b      	movs	r3, #27
 8004de0:	18fb      	adds	r3, r7, r3
 8004de2:	2204      	movs	r2, #4
 8004de4:	701a      	strb	r2, [r3, #0]
 8004de6:	e021      	b.n	8004e2c <UART_SetConfig+0x178>
 8004de8:	231b      	movs	r3, #27
 8004dea:	18fb      	adds	r3, r7, r3
 8004dec:	2208      	movs	r2, #8
 8004dee:	701a      	strb	r2, [r3, #0]
 8004df0:	e01c      	b.n	8004e2c <UART_SetConfig+0x178>
 8004df2:	231b      	movs	r3, #27
 8004df4:	18fb      	adds	r3, r7, r3
 8004df6:	2210      	movs	r2, #16
 8004df8:	701a      	strb	r2, [r3, #0]
 8004dfa:	e017      	b.n	8004e2c <UART_SetConfig+0x178>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a7a      	ldr	r2, [pc, #488]	; (8004fec <UART_SetConfig+0x338>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d104      	bne.n	8004e10 <UART_SetConfig+0x15c>
 8004e06:	231b      	movs	r3, #27
 8004e08:	18fb      	adds	r3, r7, r3
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	701a      	strb	r2, [r3, #0]
 8004e0e:	e00d      	b.n	8004e2c <UART_SetConfig+0x178>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a76      	ldr	r2, [pc, #472]	; (8004ff0 <UART_SetConfig+0x33c>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d104      	bne.n	8004e24 <UART_SetConfig+0x170>
 8004e1a:	231b      	movs	r3, #27
 8004e1c:	18fb      	adds	r3, r7, r3
 8004e1e:	2200      	movs	r2, #0
 8004e20:	701a      	strb	r2, [r3, #0]
 8004e22:	e003      	b.n	8004e2c <UART_SetConfig+0x178>
 8004e24:	231b      	movs	r3, #27
 8004e26:	18fb      	adds	r3, r7, r3
 8004e28:	2210      	movs	r2, #16
 8004e2a:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	69da      	ldr	r2, [r3, #28]
 8004e30:	2380      	movs	r3, #128	; 0x80
 8004e32:	021b      	lsls	r3, r3, #8
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d000      	beq.n	8004e3a <UART_SetConfig+0x186>
 8004e38:	e065      	b.n	8004f06 <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8004e3a:	231b      	movs	r3, #27
 8004e3c:	18fb      	adds	r3, r7, r3
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	2b08      	cmp	r3, #8
 8004e42:	d015      	beq.n	8004e70 <UART_SetConfig+0x1bc>
 8004e44:	dc18      	bgt.n	8004e78 <UART_SetConfig+0x1c4>
 8004e46:	2b04      	cmp	r3, #4
 8004e48:	d00d      	beq.n	8004e66 <UART_SetConfig+0x1b2>
 8004e4a:	dc15      	bgt.n	8004e78 <UART_SetConfig+0x1c4>
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d002      	beq.n	8004e56 <UART_SetConfig+0x1a2>
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	d005      	beq.n	8004e60 <UART_SetConfig+0x1ac>
 8004e54:	e010      	b.n	8004e78 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e56:	f7fd ffcb 	bl	8002df0 <HAL_RCC_GetPCLK1Freq>
 8004e5a:	0003      	movs	r3, r0
 8004e5c:	617b      	str	r3, [r7, #20]
        break;
 8004e5e:	e012      	b.n	8004e86 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e60:	4b64      	ldr	r3, [pc, #400]	; (8004ff4 <UART_SetConfig+0x340>)
 8004e62:	617b      	str	r3, [r7, #20]
        break;
 8004e64:	e00f      	b.n	8004e86 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e66:	f7fd ff39 	bl	8002cdc <HAL_RCC_GetSysClockFreq>
 8004e6a:	0003      	movs	r3, r0
 8004e6c:	617b      	str	r3, [r7, #20]
        break;
 8004e6e:	e00a      	b.n	8004e86 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e70:	2380      	movs	r3, #128	; 0x80
 8004e72:	021b      	lsls	r3, r3, #8
 8004e74:	617b      	str	r3, [r7, #20]
        break;
 8004e76:	e006      	b.n	8004e86 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004e7c:	231a      	movs	r3, #26
 8004e7e:	18fb      	adds	r3, r7, r3
 8004e80:	2201      	movs	r2, #1
 8004e82:	701a      	strb	r2, [r3, #0]
        break;
 8004e84:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d100      	bne.n	8004e8e <UART_SetConfig+0x1da>
 8004e8c:	e08d      	b.n	8004faa <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e92:	4b59      	ldr	r3, [pc, #356]	; (8004ff8 <UART_SetConfig+0x344>)
 8004e94:	0052      	lsls	r2, r2, #1
 8004e96:	5ad3      	ldrh	r3, [r2, r3]
 8004e98:	0019      	movs	r1, r3
 8004e9a:	6978      	ldr	r0, [r7, #20]
 8004e9c:	f7fb f948 	bl	8000130 <__udivsi3>
 8004ea0:	0003      	movs	r3, r0
 8004ea2:	005a      	lsls	r2, r3, #1
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	085b      	lsrs	r3, r3, #1
 8004eaa:	18d2      	adds	r2, r2, r3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	0019      	movs	r1, r3
 8004eb2:	0010      	movs	r0, r2
 8004eb4:	f7fb f93c 	bl	8000130 <__udivsi3>
 8004eb8:	0003      	movs	r3, r0
 8004eba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	2b0f      	cmp	r3, #15
 8004ec0:	d91c      	bls.n	8004efc <UART_SetConfig+0x248>
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	2380      	movs	r3, #128	; 0x80
 8004ec6:	025b      	lsls	r3, r3, #9
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d217      	bcs.n	8004efc <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	b29a      	uxth	r2, r3
 8004ed0:	200e      	movs	r0, #14
 8004ed2:	183b      	adds	r3, r7, r0
 8004ed4:	210f      	movs	r1, #15
 8004ed6:	438a      	bics	r2, r1
 8004ed8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	085b      	lsrs	r3, r3, #1
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	2207      	movs	r2, #7
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	b299      	uxth	r1, r3
 8004ee6:	183b      	adds	r3, r7, r0
 8004ee8:	183a      	adds	r2, r7, r0
 8004eea:	8812      	ldrh	r2, [r2, #0]
 8004eec:	430a      	orrs	r2, r1
 8004eee:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	183a      	adds	r2, r7, r0
 8004ef6:	8812      	ldrh	r2, [r2, #0]
 8004ef8:	60da      	str	r2, [r3, #12]
 8004efa:	e056      	b.n	8004faa <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8004efc:	231a      	movs	r3, #26
 8004efe:	18fb      	adds	r3, r7, r3
 8004f00:	2201      	movs	r2, #1
 8004f02:	701a      	strb	r2, [r3, #0]
 8004f04:	e051      	b.n	8004faa <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f06:	231b      	movs	r3, #27
 8004f08:	18fb      	adds	r3, r7, r3
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	2b08      	cmp	r3, #8
 8004f0e:	d015      	beq.n	8004f3c <UART_SetConfig+0x288>
 8004f10:	dc18      	bgt.n	8004f44 <UART_SetConfig+0x290>
 8004f12:	2b04      	cmp	r3, #4
 8004f14:	d00d      	beq.n	8004f32 <UART_SetConfig+0x27e>
 8004f16:	dc15      	bgt.n	8004f44 <UART_SetConfig+0x290>
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d002      	beq.n	8004f22 <UART_SetConfig+0x26e>
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d005      	beq.n	8004f2c <UART_SetConfig+0x278>
 8004f20:	e010      	b.n	8004f44 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f22:	f7fd ff65 	bl	8002df0 <HAL_RCC_GetPCLK1Freq>
 8004f26:	0003      	movs	r3, r0
 8004f28:	617b      	str	r3, [r7, #20]
        break;
 8004f2a:	e012      	b.n	8004f52 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f2c:	4b31      	ldr	r3, [pc, #196]	; (8004ff4 <UART_SetConfig+0x340>)
 8004f2e:	617b      	str	r3, [r7, #20]
        break;
 8004f30:	e00f      	b.n	8004f52 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f32:	f7fd fed3 	bl	8002cdc <HAL_RCC_GetSysClockFreq>
 8004f36:	0003      	movs	r3, r0
 8004f38:	617b      	str	r3, [r7, #20]
        break;
 8004f3a:	e00a      	b.n	8004f52 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f3c:	2380      	movs	r3, #128	; 0x80
 8004f3e:	021b      	lsls	r3, r3, #8
 8004f40:	617b      	str	r3, [r7, #20]
        break;
 8004f42:	e006      	b.n	8004f52 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 8004f44:	2300      	movs	r3, #0
 8004f46:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004f48:	231a      	movs	r3, #26
 8004f4a:	18fb      	adds	r3, r7, r3
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	701a      	strb	r2, [r3, #0]
        break;
 8004f50:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d028      	beq.n	8004faa <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f5c:	4b26      	ldr	r3, [pc, #152]	; (8004ff8 <UART_SetConfig+0x344>)
 8004f5e:	0052      	lsls	r2, r2, #1
 8004f60:	5ad3      	ldrh	r3, [r2, r3]
 8004f62:	0019      	movs	r1, r3
 8004f64:	6978      	ldr	r0, [r7, #20]
 8004f66:	f7fb f8e3 	bl	8000130 <__udivsi3>
 8004f6a:	0003      	movs	r3, r0
 8004f6c:	001a      	movs	r2, r3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	085b      	lsrs	r3, r3, #1
 8004f74:	18d2      	adds	r2, r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	0019      	movs	r1, r3
 8004f7c:	0010      	movs	r0, r2
 8004f7e:	f7fb f8d7 	bl	8000130 <__udivsi3>
 8004f82:	0003      	movs	r3, r0
 8004f84:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	2b0f      	cmp	r3, #15
 8004f8a:	d90a      	bls.n	8004fa2 <UART_SetConfig+0x2ee>
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	2380      	movs	r3, #128	; 0x80
 8004f90:	025b      	lsls	r3, r3, #9
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d205      	bcs.n	8004fa2 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	60da      	str	r2, [r3, #12]
 8004fa0:	e003      	b.n	8004faa <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8004fa2:	231a      	movs	r3, #26
 8004fa4:	18fb      	adds	r3, r7, r3
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	226a      	movs	r2, #106	; 0x6a
 8004fae:	2101      	movs	r1, #1
 8004fb0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2268      	movs	r2, #104	; 0x68
 8004fb6:	2101      	movs	r1, #1
 8004fb8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004fc6:	231a      	movs	r3, #26
 8004fc8:	18fb      	adds	r3, r7, r3
 8004fca:	781b      	ldrb	r3, [r3, #0]
}
 8004fcc:	0018      	movs	r0, r3
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	b008      	add	sp, #32
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	cfff69f3 	.word	0xcfff69f3
 8004fd8:	ffffcfff 	.word	0xffffcfff
 8004fdc:	11fff4ff 	.word	0x11fff4ff
 8004fe0:	40013800 	.word	0x40013800
 8004fe4:	40021000 	.word	0x40021000
 8004fe8:	40004400 	.word	0x40004400
 8004fec:	40004800 	.word	0x40004800
 8004ff0:	40004c00 	.word	0x40004c00
 8004ff4:	00f42400 	.word	0x00f42400
 8004ff8:	08009830 	.word	0x08009830

08004ffc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005008:	2201      	movs	r2, #1
 800500a:	4013      	ands	r3, r2
 800500c:	d00b      	beq.n	8005026 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	4a4a      	ldr	r2, [pc, #296]	; (8005140 <UART_AdvFeatureConfig+0x144>)
 8005016:	4013      	ands	r3, r2
 8005018:	0019      	movs	r1, r3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	430a      	orrs	r2, r1
 8005024:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800502a:	2202      	movs	r2, #2
 800502c:	4013      	ands	r3, r2
 800502e:	d00b      	beq.n	8005048 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	4a43      	ldr	r2, [pc, #268]	; (8005144 <UART_AdvFeatureConfig+0x148>)
 8005038:	4013      	ands	r3, r2
 800503a:	0019      	movs	r1, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	430a      	orrs	r2, r1
 8005046:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504c:	2204      	movs	r2, #4
 800504e:	4013      	ands	r3, r2
 8005050:	d00b      	beq.n	800506a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	4a3b      	ldr	r2, [pc, #236]	; (8005148 <UART_AdvFeatureConfig+0x14c>)
 800505a:	4013      	ands	r3, r2
 800505c:	0019      	movs	r1, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	430a      	orrs	r2, r1
 8005068:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800506e:	2208      	movs	r2, #8
 8005070:	4013      	ands	r3, r2
 8005072:	d00b      	beq.n	800508c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	4a34      	ldr	r2, [pc, #208]	; (800514c <UART_AdvFeatureConfig+0x150>)
 800507c:	4013      	ands	r3, r2
 800507e:	0019      	movs	r1, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005090:	2210      	movs	r2, #16
 8005092:	4013      	ands	r3, r2
 8005094:	d00b      	beq.n	80050ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	4a2c      	ldr	r2, [pc, #176]	; (8005150 <UART_AdvFeatureConfig+0x154>)
 800509e:	4013      	ands	r3, r2
 80050a0:	0019      	movs	r1, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	430a      	orrs	r2, r1
 80050ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b2:	2220      	movs	r2, #32
 80050b4:	4013      	ands	r3, r2
 80050b6:	d00b      	beq.n	80050d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	4a25      	ldr	r2, [pc, #148]	; (8005154 <UART_AdvFeatureConfig+0x158>)
 80050c0:	4013      	ands	r3, r2
 80050c2:	0019      	movs	r1, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	430a      	orrs	r2, r1
 80050ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d4:	2240      	movs	r2, #64	; 0x40
 80050d6:	4013      	ands	r3, r2
 80050d8:	d01d      	beq.n	8005116 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	4a1d      	ldr	r2, [pc, #116]	; (8005158 <UART_AdvFeatureConfig+0x15c>)
 80050e2:	4013      	ands	r3, r2
 80050e4:	0019      	movs	r1, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	430a      	orrs	r2, r1
 80050f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050f6:	2380      	movs	r3, #128	; 0x80
 80050f8:	035b      	lsls	r3, r3, #13
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d10b      	bne.n	8005116 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	4a15      	ldr	r2, [pc, #84]	; (800515c <UART_AdvFeatureConfig+0x160>)
 8005106:	4013      	ands	r3, r2
 8005108:	0019      	movs	r1, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800511a:	2280      	movs	r2, #128	; 0x80
 800511c:	4013      	ands	r3, r2
 800511e:	d00b      	beq.n	8005138 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	4a0e      	ldr	r2, [pc, #56]	; (8005160 <UART_AdvFeatureConfig+0x164>)
 8005128:	4013      	ands	r3, r2
 800512a:	0019      	movs	r1, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	430a      	orrs	r2, r1
 8005136:	605a      	str	r2, [r3, #4]
  }
}
 8005138:	46c0      	nop			; (mov r8, r8)
 800513a:	46bd      	mov	sp, r7
 800513c:	b002      	add	sp, #8
 800513e:	bd80      	pop	{r7, pc}
 8005140:	fffdffff 	.word	0xfffdffff
 8005144:	fffeffff 	.word	0xfffeffff
 8005148:	fffbffff 	.word	0xfffbffff
 800514c:	ffff7fff 	.word	0xffff7fff
 8005150:	ffffefff 	.word	0xffffefff
 8005154:	ffffdfff 	.word	0xffffdfff
 8005158:	ffefffff 	.word	0xffefffff
 800515c:	ff9fffff 	.word	0xff9fffff
 8005160:	fff7ffff 	.word	0xfff7ffff

08005164 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b086      	sub	sp, #24
 8005168:	af02      	add	r7, sp, #8
 800516a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2290      	movs	r2, #144	; 0x90
 8005170:	2100      	movs	r1, #0
 8005172:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005174:	f7fc fdc0 	bl	8001cf8 <HAL_GetTick>
 8005178:	0003      	movs	r3, r0
 800517a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2208      	movs	r2, #8
 8005184:	4013      	ands	r3, r2
 8005186:	2b08      	cmp	r3, #8
 8005188:	d10c      	bne.n	80051a4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2280      	movs	r2, #128	; 0x80
 800518e:	0391      	lsls	r1, r2, #14
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	4a1a      	ldr	r2, [pc, #104]	; (80051fc <UART_CheckIdleState+0x98>)
 8005194:	9200      	str	r2, [sp, #0]
 8005196:	2200      	movs	r2, #0
 8005198:	f000 f832 	bl	8005200 <UART_WaitOnFlagUntilTimeout>
 800519c:	1e03      	subs	r3, r0, #0
 800519e:	d001      	beq.n	80051a4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e026      	b.n	80051f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	2204      	movs	r2, #4
 80051ac:	4013      	ands	r3, r2
 80051ae:	2b04      	cmp	r3, #4
 80051b0:	d10c      	bne.n	80051cc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2280      	movs	r2, #128	; 0x80
 80051b6:	03d1      	lsls	r1, r2, #15
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	4a10      	ldr	r2, [pc, #64]	; (80051fc <UART_CheckIdleState+0x98>)
 80051bc:	9200      	str	r2, [sp, #0]
 80051be:	2200      	movs	r2, #0
 80051c0:	f000 f81e 	bl	8005200 <UART_WaitOnFlagUntilTimeout>
 80051c4:	1e03      	subs	r3, r0, #0
 80051c6:	d001      	beq.n	80051cc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	e012      	b.n	80051f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2288      	movs	r2, #136	; 0x88
 80051d0:	2120      	movs	r1, #32
 80051d2:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	228c      	movs	r2, #140	; 0x8c
 80051d8:	2120      	movs	r1, #32
 80051da:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2284      	movs	r2, #132	; 0x84
 80051ec:	2100      	movs	r1, #0
 80051ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	0018      	movs	r0, r3
 80051f4:	46bd      	mov	sp, r7
 80051f6:	b004      	add	sp, #16
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	46c0      	nop			; (mov r8, r8)
 80051fc:	01ffffff 	.word	0x01ffffff

08005200 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b094      	sub	sp, #80	; 0x50
 8005204:	af00      	add	r7, sp, #0
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	603b      	str	r3, [r7, #0]
 800520c:	1dfb      	adds	r3, r7, #7
 800520e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005210:	e0a7      	b.n	8005362 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005212:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005214:	3301      	adds	r3, #1
 8005216:	d100      	bne.n	800521a <UART_WaitOnFlagUntilTimeout+0x1a>
 8005218:	e0a3      	b.n	8005362 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800521a:	f7fc fd6d 	bl	8001cf8 <HAL_GetTick>
 800521e:	0002      	movs	r2, r0
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005226:	429a      	cmp	r2, r3
 8005228:	d302      	bcc.n	8005230 <UART_WaitOnFlagUntilTimeout+0x30>
 800522a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800522c:	2b00      	cmp	r3, #0
 800522e:	d13f      	bne.n	80052b0 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005230:	f3ef 8310 	mrs	r3, PRIMASK
 8005234:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005236:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005238:	647b      	str	r3, [r7, #68]	; 0x44
 800523a:	2301      	movs	r3, #1
 800523c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800523e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005240:	f383 8810 	msr	PRIMASK, r3
}
 8005244:	46c0      	nop			; (mov r8, r8)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	494e      	ldr	r1, [pc, #312]	; (800538c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005252:	400a      	ands	r2, r1
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005258:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800525a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800525c:	f383 8810 	msr	PRIMASK, r3
}
 8005260:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005262:	f3ef 8310 	mrs	r3, PRIMASK
 8005266:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800526a:	643b      	str	r3, [r7, #64]	; 0x40
 800526c:	2301      	movs	r3, #1
 800526e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005272:	f383 8810 	msr	PRIMASK, r3
}
 8005276:	46c0      	nop			; (mov r8, r8)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	689a      	ldr	r2, [r3, #8]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	2101      	movs	r1, #1
 8005284:	438a      	bics	r2, r1
 8005286:	609a      	str	r2, [r3, #8]
 8005288:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800528a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800528c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800528e:	f383 8810 	msr	PRIMASK, r3
}
 8005292:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2288      	movs	r2, #136	; 0x88
 8005298:	2120      	movs	r1, #32
 800529a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	228c      	movs	r2, #140	; 0x8c
 80052a0:	2120      	movs	r1, #32
 80052a2:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2284      	movs	r2, #132	; 0x84
 80052a8:	2100      	movs	r1, #0
 80052aa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e069      	b.n	8005384 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2204      	movs	r2, #4
 80052b8:	4013      	ands	r3, r2
 80052ba:	d052      	beq.n	8005362 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	69da      	ldr	r2, [r3, #28]
 80052c2:	2380      	movs	r3, #128	; 0x80
 80052c4:	011b      	lsls	r3, r3, #4
 80052c6:	401a      	ands	r2, r3
 80052c8:	2380      	movs	r3, #128	; 0x80
 80052ca:	011b      	lsls	r3, r3, #4
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d148      	bne.n	8005362 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2280      	movs	r2, #128	; 0x80
 80052d6:	0112      	lsls	r2, r2, #4
 80052d8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052da:	f3ef 8310 	mrs	r3, PRIMASK
 80052de:	613b      	str	r3, [r7, #16]
  return(result);
 80052e0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80052e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052e4:	2301      	movs	r3, #1
 80052e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	f383 8810 	msr	PRIMASK, r3
}
 80052ee:	46c0      	nop			; (mov r8, r8)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4924      	ldr	r1, [pc, #144]	; (800538c <UART_WaitOnFlagUntilTimeout+0x18c>)
 80052fc:	400a      	ands	r2, r1
 80052fe:	601a      	str	r2, [r3, #0]
 8005300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005302:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	f383 8810 	msr	PRIMASK, r3
}
 800530a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800530c:	f3ef 8310 	mrs	r3, PRIMASK
 8005310:	61fb      	str	r3, [r7, #28]
  return(result);
 8005312:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005314:	64bb      	str	r3, [r7, #72]	; 0x48
 8005316:	2301      	movs	r3, #1
 8005318:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800531a:	6a3b      	ldr	r3, [r7, #32]
 800531c:	f383 8810 	msr	PRIMASK, r3
}
 8005320:	46c0      	nop			; (mov r8, r8)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	689a      	ldr	r2, [r3, #8]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2101      	movs	r1, #1
 800532e:	438a      	bics	r2, r1
 8005330:	609a      	str	r2, [r3, #8]
 8005332:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005334:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005338:	f383 8810 	msr	PRIMASK, r3
}
 800533c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2288      	movs	r2, #136	; 0x88
 8005342:	2120      	movs	r1, #32
 8005344:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	228c      	movs	r2, #140	; 0x8c
 800534a:	2120      	movs	r1, #32
 800534c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2290      	movs	r2, #144	; 0x90
 8005352:	2120      	movs	r1, #32
 8005354:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2284      	movs	r2, #132	; 0x84
 800535a:	2100      	movs	r1, #0
 800535c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e010      	b.n	8005384 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	69db      	ldr	r3, [r3, #28]
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	4013      	ands	r3, r2
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	425a      	negs	r2, r3
 8005372:	4153      	adcs	r3, r2
 8005374:	b2db      	uxtb	r3, r3
 8005376:	001a      	movs	r2, r3
 8005378:	1dfb      	adds	r3, r7, #7
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	429a      	cmp	r2, r3
 800537e:	d100      	bne.n	8005382 <UART_WaitOnFlagUntilTimeout+0x182>
 8005380:	e747      	b.n	8005212 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	0018      	movs	r0, r3
 8005386:	46bd      	mov	sp, r7
 8005388:	b014      	add	sp, #80	; 0x50
 800538a:	bd80      	pop	{r7, pc}
 800538c:	fffffe5f 	.word	0xfffffe5f

08005390 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b098      	sub	sp, #96	; 0x60
 8005394:	af00      	add	r7, sp, #0
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	60b9      	str	r1, [r7, #8]
 800539a:	1dbb      	adds	r3, r7, #6
 800539c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	1dba      	adds	r2, r7, #6
 80053a8:	215c      	movs	r1, #92	; 0x5c
 80053aa:	8812      	ldrh	r2, [r2, #0]
 80053ac:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	1dba      	adds	r2, r7, #6
 80053b2:	215e      	movs	r1, #94	; 0x5e
 80053b4:	8812      	ldrh	r2, [r2, #0]
 80053b6:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	689a      	ldr	r2, [r3, #8]
 80053c2:	2380      	movs	r3, #128	; 0x80
 80053c4:	015b      	lsls	r3, r3, #5
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d10d      	bne.n	80053e6 <UART_Start_Receive_IT+0x56>
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d104      	bne.n	80053dc <UART_Start_Receive_IT+0x4c>
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2260      	movs	r2, #96	; 0x60
 80053d6:	497b      	ldr	r1, [pc, #492]	; (80055c4 <UART_Start_Receive_IT+0x234>)
 80053d8:	5299      	strh	r1, [r3, r2]
 80053da:	e02e      	b.n	800543a <UART_Start_Receive_IT+0xaa>
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2260      	movs	r2, #96	; 0x60
 80053e0:	21ff      	movs	r1, #255	; 0xff
 80053e2:	5299      	strh	r1, [r3, r2]
 80053e4:	e029      	b.n	800543a <UART_Start_Receive_IT+0xaa>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10d      	bne.n	800540a <UART_Start_Receive_IT+0x7a>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d104      	bne.n	8005400 <UART_Start_Receive_IT+0x70>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2260      	movs	r2, #96	; 0x60
 80053fa:	21ff      	movs	r1, #255	; 0xff
 80053fc:	5299      	strh	r1, [r3, r2]
 80053fe:	e01c      	b.n	800543a <UART_Start_Receive_IT+0xaa>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2260      	movs	r2, #96	; 0x60
 8005404:	217f      	movs	r1, #127	; 0x7f
 8005406:	5299      	strh	r1, [r3, r2]
 8005408:	e017      	b.n	800543a <UART_Start_Receive_IT+0xaa>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	689a      	ldr	r2, [r3, #8]
 800540e:	2380      	movs	r3, #128	; 0x80
 8005410:	055b      	lsls	r3, r3, #21
 8005412:	429a      	cmp	r2, r3
 8005414:	d10d      	bne.n	8005432 <UART_Start_Receive_IT+0xa2>
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d104      	bne.n	8005428 <UART_Start_Receive_IT+0x98>
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2260      	movs	r2, #96	; 0x60
 8005422:	217f      	movs	r1, #127	; 0x7f
 8005424:	5299      	strh	r1, [r3, r2]
 8005426:	e008      	b.n	800543a <UART_Start_Receive_IT+0xaa>
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2260      	movs	r2, #96	; 0x60
 800542c:	213f      	movs	r1, #63	; 0x3f
 800542e:	5299      	strh	r1, [r3, r2]
 8005430:	e003      	b.n	800543a <UART_Start_Receive_IT+0xaa>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2260      	movs	r2, #96	; 0x60
 8005436:	2100      	movs	r1, #0
 8005438:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2290      	movs	r2, #144	; 0x90
 800543e:	2100      	movs	r1, #0
 8005440:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	228c      	movs	r2, #140	; 0x8c
 8005446:	2122      	movs	r1, #34	; 0x22
 8005448:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800544a:	f3ef 8310 	mrs	r3, PRIMASK
 800544e:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8005450:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005452:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005454:	2301      	movs	r3, #1
 8005456:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005458:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800545a:	f383 8810 	msr	PRIMASK, r3
}
 800545e:	46c0      	nop			; (mov r8, r8)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689a      	ldr	r2, [r3, #8]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2101      	movs	r1, #1
 800546c:	430a      	orrs	r2, r1
 800546e:	609a      	str	r2, [r3, #8]
 8005470:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005472:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005474:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005476:	f383 8810 	msr	PRIMASK, r3
}
 800547a:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005480:	2380      	movs	r3, #128	; 0x80
 8005482:	059b      	lsls	r3, r3, #22
 8005484:	429a      	cmp	r2, r3
 8005486:	d150      	bne.n	800552a <UART_Start_Receive_IT+0x19a>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2268      	movs	r2, #104	; 0x68
 800548c:	5a9b      	ldrh	r3, [r3, r2]
 800548e:	1dba      	adds	r2, r7, #6
 8005490:	8812      	ldrh	r2, [r2, #0]
 8005492:	429a      	cmp	r2, r3
 8005494:	d349      	bcc.n	800552a <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	689a      	ldr	r2, [r3, #8]
 800549a:	2380      	movs	r3, #128	; 0x80
 800549c:	015b      	lsls	r3, r3, #5
 800549e:	429a      	cmp	r2, r3
 80054a0:	d107      	bne.n	80054b2 <UART_Start_Receive_IT+0x122>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d103      	bne.n	80054b2 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	4a46      	ldr	r2, [pc, #280]	; (80055c8 <UART_Start_Receive_IT+0x238>)
 80054ae:	675a      	str	r2, [r3, #116]	; 0x74
 80054b0:	e002      	b.n	80054b8 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	4a45      	ldr	r2, [pc, #276]	; (80055cc <UART_Start_Receive_IT+0x23c>)
 80054b6:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d019      	beq.n	80054f4 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054c0:	f3ef 8310 	mrs	r3, PRIMASK
 80054c4:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80054c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054c8:	65bb      	str	r3, [r7, #88]	; 0x58
 80054ca:	2301      	movs	r3, #1
 80054cc:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054d0:	f383 8810 	msr	PRIMASK, r3
}
 80054d4:	46c0      	nop			; (mov r8, r8)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2180      	movs	r1, #128	; 0x80
 80054e2:	0049      	lsls	r1, r1, #1
 80054e4:	430a      	orrs	r2, r1
 80054e6:	601a      	str	r2, [r3, #0]
 80054e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80054ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054ee:	f383 8810 	msr	PRIMASK, r3
}
 80054f2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054f4:	f3ef 8310 	mrs	r3, PRIMASK
 80054f8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80054fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80054fc:	657b      	str	r3, [r7, #84]	; 0x54
 80054fe:	2301      	movs	r3, #1
 8005500:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005504:	f383 8810 	msr	PRIMASK, r3
}
 8005508:	46c0      	nop			; (mov r8, r8)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	689a      	ldr	r2, [r3, #8]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2180      	movs	r1, #128	; 0x80
 8005516:	0549      	lsls	r1, r1, #21
 8005518:	430a      	orrs	r2, r1
 800551a:	609a      	str	r2, [r3, #8]
 800551c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800551e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005522:	f383 8810 	msr	PRIMASK, r3
}
 8005526:	46c0      	nop			; (mov r8, r8)
 8005528:	e047      	b.n	80055ba <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	689a      	ldr	r2, [r3, #8]
 800552e:	2380      	movs	r3, #128	; 0x80
 8005530:	015b      	lsls	r3, r3, #5
 8005532:	429a      	cmp	r2, r3
 8005534:	d107      	bne.n	8005546 <UART_Start_Receive_IT+0x1b6>
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	691b      	ldr	r3, [r3, #16]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d103      	bne.n	8005546 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	4a23      	ldr	r2, [pc, #140]	; (80055d0 <UART_Start_Receive_IT+0x240>)
 8005542:	675a      	str	r2, [r3, #116]	; 0x74
 8005544:	e002      	b.n	800554c <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	4a22      	ldr	r2, [pc, #136]	; (80055d4 <UART_Start_Receive_IT+0x244>)
 800554a:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d019      	beq.n	8005588 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005554:	f3ef 8310 	mrs	r3, PRIMASK
 8005558:	61fb      	str	r3, [r7, #28]
  return(result);
 800555a:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800555c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800555e:	2301      	movs	r3, #1
 8005560:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	f383 8810 	msr	PRIMASK, r3
}
 8005568:	46c0      	nop			; (mov r8, r8)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2190      	movs	r1, #144	; 0x90
 8005576:	0049      	lsls	r1, r1, #1
 8005578:	430a      	orrs	r2, r1
 800557a:	601a      	str	r2, [r3, #0]
 800557c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800557e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005582:	f383 8810 	msr	PRIMASK, r3
}
 8005586:	e018      	b.n	80055ba <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005588:	f3ef 8310 	mrs	r3, PRIMASK
 800558c:	613b      	str	r3, [r7, #16]
  return(result);
 800558e:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005590:	653b      	str	r3, [r7, #80]	; 0x50
 8005592:	2301      	movs	r3, #1
 8005594:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f383 8810 	msr	PRIMASK, r3
}
 800559c:	46c0      	nop			; (mov r8, r8)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2120      	movs	r1, #32
 80055aa:	430a      	orrs	r2, r1
 80055ac:	601a      	str	r2, [r3, #0]
 80055ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055b0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	f383 8810 	msr	PRIMASK, r3
}
 80055b8:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	0018      	movs	r0, r3
 80055be:	46bd      	mov	sp, r7
 80055c0:	b018      	add	sp, #96	; 0x60
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	000001ff 	.word	0x000001ff
 80055c8:	08005d01 	.word	0x08005d01
 80055cc:	08005a15 	.word	0x08005a15
 80055d0:	080058a1 	.word	0x080058a1
 80055d4:	0800572d 	.word	0x0800572d

080055d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b08e      	sub	sp, #56	; 0x38
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055e0:	f3ef 8310 	mrs	r3, PRIMASK
 80055e4:	617b      	str	r3, [r7, #20]
  return(result);
 80055e6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80055e8:	637b      	str	r3, [r7, #52]	; 0x34
 80055ea:	2301      	movs	r3, #1
 80055ec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	f383 8810 	msr	PRIMASK, r3
}
 80055f4:	46c0      	nop			; (mov r8, r8)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4926      	ldr	r1, [pc, #152]	; (800569c <UART_EndRxTransfer+0xc4>)
 8005602:	400a      	ands	r2, r1
 8005604:	601a      	str	r2, [r3, #0]
 8005606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005608:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	f383 8810 	msr	PRIMASK, r3
}
 8005610:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005612:	f3ef 8310 	mrs	r3, PRIMASK
 8005616:	623b      	str	r3, [r7, #32]
  return(result);
 8005618:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800561a:	633b      	str	r3, [r7, #48]	; 0x30
 800561c:	2301      	movs	r3, #1
 800561e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005622:	f383 8810 	msr	PRIMASK, r3
}
 8005626:	46c0      	nop			; (mov r8, r8)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689a      	ldr	r2, [r3, #8]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	491b      	ldr	r1, [pc, #108]	; (80056a0 <UART_EndRxTransfer+0xc8>)
 8005634:	400a      	ands	r2, r1
 8005636:	609a      	str	r2, [r3, #8]
 8005638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800563c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800563e:	f383 8810 	msr	PRIMASK, r3
}
 8005642:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005648:	2b01      	cmp	r3, #1
 800564a:	d118      	bne.n	800567e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800564c:	f3ef 8310 	mrs	r3, PRIMASK
 8005650:	60bb      	str	r3, [r7, #8]
  return(result);
 8005652:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005654:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005656:	2301      	movs	r3, #1
 8005658:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f383 8810 	msr	PRIMASK, r3
}
 8005660:	46c0      	nop			; (mov r8, r8)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2110      	movs	r1, #16
 800566e:	438a      	bics	r2, r1
 8005670:	601a      	str	r2, [r3, #0]
 8005672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005674:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	f383 8810 	msr	PRIMASK, r3
}
 800567c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	228c      	movs	r2, #140	; 0x8c
 8005682:	2120      	movs	r1, #32
 8005684:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005692:	46c0      	nop			; (mov r8, r8)
 8005694:	46bd      	mov	sp, r7
 8005696:	b00e      	add	sp, #56	; 0x38
 8005698:	bd80      	pop	{r7, pc}
 800569a:	46c0      	nop			; (mov r8, r8)
 800569c:	fffffedf 	.word	0xfffffedf
 80056a0:	effffffe 	.word	0xeffffffe

080056a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	225e      	movs	r2, #94	; 0x5e
 80056b6:	2100      	movs	r1, #0
 80056b8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2256      	movs	r2, #86	; 0x56
 80056be:	2100      	movs	r1, #0
 80056c0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	0018      	movs	r0, r3
 80056c6:	f7ff fae1 	bl	8004c8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056ca:	46c0      	nop			; (mov r8, r8)
 80056cc:	46bd      	mov	sp, r7
 80056ce:	b004      	add	sp, #16
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b086      	sub	sp, #24
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056da:	f3ef 8310 	mrs	r3, PRIMASK
 80056de:	60bb      	str	r3, [r7, #8]
  return(result);
 80056e0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	2301      	movs	r3, #1
 80056e6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f383 8810 	msr	PRIMASK, r3
}
 80056ee:	46c0      	nop			; (mov r8, r8)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2140      	movs	r1, #64	; 0x40
 80056fc:	438a      	bics	r2, r1
 80056fe:	601a      	str	r2, [r3, #0]
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	f383 8810 	msr	PRIMASK, r3
}
 800570a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2288      	movs	r2, #136	; 0x88
 8005710:	2120      	movs	r1, #32
 8005712:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	0018      	movs	r0, r3
 800571e:	f7ff faad 	bl	8004c7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005722:	46c0      	nop			; (mov r8, r8)
 8005724:	46bd      	mov	sp, r7
 8005726:	b006      	add	sp, #24
 8005728:	bd80      	pop	{r7, pc}
	...

0800572c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b090      	sub	sp, #64	; 0x40
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005734:	203e      	movs	r0, #62	; 0x3e
 8005736:	183b      	adds	r3, r7, r0
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	2160      	movs	r1, #96	; 0x60
 800573c:	5a52      	ldrh	r2, [r2, r1]
 800573e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	228c      	movs	r2, #140	; 0x8c
 8005744:	589b      	ldr	r3, [r3, r2]
 8005746:	2b22      	cmp	r3, #34	; 0x22
 8005748:	d000      	beq.n	800574c <UART_RxISR_8BIT+0x20>
 800574a:	e09a      	b.n	8005882 <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005752:	213c      	movs	r1, #60	; 0x3c
 8005754:	187b      	adds	r3, r7, r1
 8005756:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005758:	187b      	adds	r3, r7, r1
 800575a:	881b      	ldrh	r3, [r3, #0]
 800575c:	b2da      	uxtb	r2, r3
 800575e:	183b      	adds	r3, r7, r0
 8005760:	881b      	ldrh	r3, [r3, #0]
 8005762:	b2d9      	uxtb	r1, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005768:	400a      	ands	r2, r1
 800576a:	b2d2      	uxtb	r2, r2
 800576c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005772:	1c5a      	adds	r2, r3, #1
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	225e      	movs	r2, #94	; 0x5e
 800577c:	5a9b      	ldrh	r3, [r3, r2]
 800577e:	b29b      	uxth	r3, r3
 8005780:	3b01      	subs	r3, #1
 8005782:	b299      	uxth	r1, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	225e      	movs	r2, #94	; 0x5e
 8005788:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	225e      	movs	r2, #94	; 0x5e
 800578e:	5a9b      	ldrh	r3, [r3, r2]
 8005790:	b29b      	uxth	r3, r3
 8005792:	2b00      	cmp	r3, #0
 8005794:	d000      	beq.n	8005798 <UART_RxISR_8BIT+0x6c>
 8005796:	e07c      	b.n	8005892 <UART_RxISR_8BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005798:	f3ef 8310 	mrs	r3, PRIMASK
 800579c:	61bb      	str	r3, [r7, #24]
  return(result);
 800579e:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80057a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80057a2:	2301      	movs	r3, #1
 80057a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	f383 8810 	msr	PRIMASK, r3
}
 80057ac:	46c0      	nop			; (mov r8, r8)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4938      	ldr	r1, [pc, #224]	; (800589c <UART_RxISR_8BIT+0x170>)
 80057ba:	400a      	ands	r2, r1
 80057bc:	601a      	str	r2, [r3, #0]
 80057be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057c0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057c2:	6a3b      	ldr	r3, [r7, #32]
 80057c4:	f383 8810 	msr	PRIMASK, r3
}
 80057c8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057ca:	f3ef 8310 	mrs	r3, PRIMASK
 80057ce:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80057d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057d2:	637b      	str	r3, [r7, #52]	; 0x34
 80057d4:	2301      	movs	r3, #1
 80057d6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057da:	f383 8810 	msr	PRIMASK, r3
}
 80057de:	46c0      	nop			; (mov r8, r8)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689a      	ldr	r2, [r3, #8]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2101      	movs	r1, #1
 80057ec:	438a      	bics	r2, r1
 80057ee:	609a      	str	r2, [r3, #8]
 80057f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057f6:	f383 8810 	msr	PRIMASK, r3
}
 80057fa:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	228c      	movs	r2, #140	; 0x8c
 8005800:	2120      	movs	r1, #32
 8005802:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005814:	2b01      	cmp	r3, #1
 8005816:	d12f      	bne.n	8005878 <UART_RxISR_8BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800581e:	f3ef 8310 	mrs	r3, PRIMASK
 8005822:	60fb      	str	r3, [r7, #12]
  return(result);
 8005824:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005826:	633b      	str	r3, [r7, #48]	; 0x30
 8005828:	2301      	movs	r3, #1
 800582a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	f383 8810 	msr	PRIMASK, r3
}
 8005832:	46c0      	nop			; (mov r8, r8)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2110      	movs	r1, #16
 8005840:	438a      	bics	r2, r1
 8005842:	601a      	str	r2, [r3, #0]
 8005844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005846:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	f383 8810 	msr	PRIMASK, r3
}
 800584e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	69db      	ldr	r3, [r3, #28]
 8005856:	2210      	movs	r2, #16
 8005858:	4013      	ands	r3, r2
 800585a:	2b10      	cmp	r3, #16
 800585c:	d103      	bne.n	8005866 <UART_RxISR_8BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2210      	movs	r2, #16
 8005864:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	225c      	movs	r2, #92	; 0x5c
 800586a:	5a9a      	ldrh	r2, [r3, r2]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	0011      	movs	r1, r2
 8005870:	0018      	movs	r0, r3
 8005872:	f7ff fa13 	bl	8004c9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005876:	e00c      	b.n	8005892 <UART_RxISR_8BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	0018      	movs	r0, r3
 800587c:	f7fb ff68 	bl	8001750 <HAL_UART_RxCpltCallback>
}
 8005880:	e007      	b.n	8005892 <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	699a      	ldr	r2, [r3, #24]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2108      	movs	r1, #8
 800588e:	430a      	orrs	r2, r1
 8005890:	619a      	str	r2, [r3, #24]
}
 8005892:	46c0      	nop			; (mov r8, r8)
 8005894:	46bd      	mov	sp, r7
 8005896:	b010      	add	sp, #64	; 0x40
 8005898:	bd80      	pop	{r7, pc}
 800589a:	46c0      	nop			; (mov r8, r8)
 800589c:	fffffedf 	.word	0xfffffedf

080058a0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b090      	sub	sp, #64	; 0x40
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80058a8:	203e      	movs	r0, #62	; 0x3e
 80058aa:	183b      	adds	r3, r7, r0
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	2160      	movs	r1, #96	; 0x60
 80058b0:	5a52      	ldrh	r2, [r2, r1]
 80058b2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	228c      	movs	r2, #140	; 0x8c
 80058b8:	589b      	ldr	r3, [r3, r2]
 80058ba:	2b22      	cmp	r3, #34	; 0x22
 80058bc:	d000      	beq.n	80058c0 <UART_RxISR_16BIT+0x20>
 80058be:	e09a      	b.n	80059f6 <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058c6:	213c      	movs	r1, #60	; 0x3c
 80058c8:	187b      	adds	r3, r7, r1
 80058ca:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058d0:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80058d2:	187b      	adds	r3, r7, r1
 80058d4:	183a      	adds	r2, r7, r0
 80058d6:	881b      	ldrh	r3, [r3, #0]
 80058d8:	8812      	ldrh	r2, [r2, #0]
 80058da:	4013      	ands	r3, r2
 80058dc:	b29a      	uxth	r2, r3
 80058de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058e6:	1c9a      	adds	r2, r3, #2
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	225e      	movs	r2, #94	; 0x5e
 80058f0:	5a9b      	ldrh	r3, [r3, r2]
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	3b01      	subs	r3, #1
 80058f6:	b299      	uxth	r1, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	225e      	movs	r2, #94	; 0x5e
 80058fc:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	225e      	movs	r2, #94	; 0x5e
 8005902:	5a9b      	ldrh	r3, [r3, r2]
 8005904:	b29b      	uxth	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d000      	beq.n	800590c <UART_RxISR_16BIT+0x6c>
 800590a:	e07c      	b.n	8005a06 <UART_RxISR_16BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800590c:	f3ef 8310 	mrs	r3, PRIMASK
 8005910:	617b      	str	r3, [r7, #20]
  return(result);
 8005912:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005914:	637b      	str	r3, [r7, #52]	; 0x34
 8005916:	2301      	movs	r3, #1
 8005918:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	f383 8810 	msr	PRIMASK, r3
}
 8005920:	46c0      	nop			; (mov r8, r8)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4938      	ldr	r1, [pc, #224]	; (8005a10 <UART_RxISR_16BIT+0x170>)
 800592e:	400a      	ands	r2, r1
 8005930:	601a      	str	r2, [r3, #0]
 8005932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005934:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	f383 8810 	msr	PRIMASK, r3
}
 800593c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800593e:	f3ef 8310 	mrs	r3, PRIMASK
 8005942:	623b      	str	r3, [r7, #32]
  return(result);
 8005944:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005946:	633b      	str	r3, [r7, #48]	; 0x30
 8005948:	2301      	movs	r3, #1
 800594a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800594c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594e:	f383 8810 	msr	PRIMASK, r3
}
 8005952:	46c0      	nop			; (mov r8, r8)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	689a      	ldr	r2, [r3, #8]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2101      	movs	r1, #1
 8005960:	438a      	bics	r2, r1
 8005962:	609a      	str	r2, [r3, #8]
 8005964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005966:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800596a:	f383 8810 	msr	PRIMASK, r3
}
 800596e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	228c      	movs	r2, #140	; 0x8c
 8005974:	2120      	movs	r1, #32
 8005976:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005988:	2b01      	cmp	r3, #1
 800598a:	d12f      	bne.n	80059ec <UART_RxISR_16BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005992:	f3ef 8310 	mrs	r3, PRIMASK
 8005996:	60bb      	str	r3, [r7, #8]
  return(result);
 8005998:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800599a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800599c:	2301      	movs	r3, #1
 800599e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f383 8810 	msr	PRIMASK, r3
}
 80059a6:	46c0      	nop			; (mov r8, r8)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2110      	movs	r1, #16
 80059b4:	438a      	bics	r2, r1
 80059b6:	601a      	str	r2, [r3, #0]
 80059b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	f383 8810 	msr	PRIMASK, r3
}
 80059c2:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	69db      	ldr	r3, [r3, #28]
 80059ca:	2210      	movs	r2, #16
 80059cc:	4013      	ands	r3, r2
 80059ce:	2b10      	cmp	r3, #16
 80059d0:	d103      	bne.n	80059da <UART_RxISR_16BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2210      	movs	r2, #16
 80059d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	225c      	movs	r2, #92	; 0x5c
 80059de:	5a9a      	ldrh	r2, [r3, r2]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	0011      	movs	r1, r2
 80059e4:	0018      	movs	r0, r3
 80059e6:	f7ff f959 	bl	8004c9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80059ea:	e00c      	b.n	8005a06 <UART_RxISR_16BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	0018      	movs	r0, r3
 80059f0:	f7fb feae 	bl	8001750 <HAL_UART_RxCpltCallback>
}
 80059f4:	e007      	b.n	8005a06 <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	699a      	ldr	r2, [r3, #24]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2108      	movs	r1, #8
 8005a02:	430a      	orrs	r2, r1
 8005a04:	619a      	str	r2, [r3, #24]
}
 8005a06:	46c0      	nop			; (mov r8, r8)
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	b010      	add	sp, #64	; 0x40
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	46c0      	nop			; (mov r8, r8)
 8005a10:	fffffedf 	.word	0xfffffedf

08005a14 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b09c      	sub	sp, #112	; 0x70
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005a1c:	236a      	movs	r3, #106	; 0x6a
 8005a1e:	18fb      	adds	r3, r7, r3
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	2160      	movs	r1, #96	; 0x60
 8005a24:	5a52      	ldrh	r2, [r2, r1]
 8005a26:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	69db      	ldr	r3, [r3, #28]
 8005a2e:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	228c      	movs	r2, #140	; 0x8c
 8005a44:	589b      	ldr	r3, [r3, r2]
 8005a46:	2b22      	cmp	r3, #34	; 0x22
 8005a48:	d000      	beq.n	8005a4c <UART_RxISR_8BIT_FIFOEN+0x38>
 8005a4a:	e144      	b.n	8005cd6 <UART_RxISR_8BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005a4c:	235e      	movs	r3, #94	; 0x5e
 8005a4e:	18fb      	adds	r3, r7, r3
 8005a50:	687a      	ldr	r2, [r7, #4]
 8005a52:	2168      	movs	r1, #104	; 0x68
 8005a54:	5a52      	ldrh	r2, [r2, r1]
 8005a56:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005a58:	e0eb      	b.n	8005c32 <UART_RxISR_8BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a60:	215c      	movs	r1, #92	; 0x5c
 8005a62:	187b      	adds	r3, r7, r1
 8005a64:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005a66:	187b      	adds	r3, r7, r1
 8005a68:	881b      	ldrh	r3, [r3, #0]
 8005a6a:	b2da      	uxtb	r2, r3
 8005a6c:	236a      	movs	r3, #106	; 0x6a
 8005a6e:	18fb      	adds	r3, r7, r3
 8005a70:	881b      	ldrh	r3, [r3, #0]
 8005a72:	b2d9      	uxtb	r1, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a78:	400a      	ands	r2, r1
 8005a7a:	b2d2      	uxtb	r2, r2
 8005a7c:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a82:	1c5a      	adds	r2, r3, #1
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	225e      	movs	r2, #94	; 0x5e
 8005a8c:	5a9b      	ldrh	r3, [r3, r2]
 8005a8e:	b29b      	uxth	r3, r3
 8005a90:	3b01      	subs	r3, #1
 8005a92:	b299      	uxth	r1, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	225e      	movs	r2, #94	; 0x5e
 8005a98:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	69db      	ldr	r3, [r3, #28]
 8005aa0:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005aa2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005aa4:	2207      	movs	r2, #7
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	d049      	beq.n	8005b3e <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005aaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005aac:	2201      	movs	r2, #1
 8005aae:	4013      	ands	r3, r2
 8005ab0:	d010      	beq.n	8005ad4 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8005ab2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005ab4:	2380      	movs	r3, #128	; 0x80
 8005ab6:	005b      	lsls	r3, r3, #1
 8005ab8:	4013      	ands	r3, r2
 8005aba:	d00b      	beq.n	8005ad4 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2290      	movs	r2, #144	; 0x90
 8005ac8:	589b      	ldr	r3, [r3, r2]
 8005aca:	2201      	movs	r2, #1
 8005acc:	431a      	orrs	r2, r3
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2190      	movs	r1, #144	; 0x90
 8005ad2:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ad4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ad6:	2202      	movs	r2, #2
 8005ad8:	4013      	ands	r3, r2
 8005ada:	d00f      	beq.n	8005afc <UART_RxISR_8BIT_FIFOEN+0xe8>
 8005adc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ade:	2201      	movs	r2, #1
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	d00b      	beq.n	8005afc <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2202      	movs	r2, #2
 8005aea:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2290      	movs	r2, #144	; 0x90
 8005af0:	589b      	ldr	r3, [r3, r2]
 8005af2:	2204      	movs	r2, #4
 8005af4:	431a      	orrs	r2, r3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2190      	movs	r1, #144	; 0x90
 8005afa:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005afc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005afe:	2204      	movs	r2, #4
 8005b00:	4013      	ands	r3, r2
 8005b02:	d00f      	beq.n	8005b24 <UART_RxISR_8BIT_FIFOEN+0x110>
 8005b04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b06:	2201      	movs	r2, #1
 8005b08:	4013      	ands	r3, r2
 8005b0a:	d00b      	beq.n	8005b24 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2204      	movs	r2, #4
 8005b12:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2290      	movs	r2, #144	; 0x90
 8005b18:	589b      	ldr	r3, [r3, r2]
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	431a      	orrs	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2190      	movs	r1, #144	; 0x90
 8005b22:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2290      	movs	r2, #144	; 0x90
 8005b28:	589b      	ldr	r3, [r3, r2]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d007      	beq.n	8005b3e <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	0018      	movs	r0, r3
 8005b32:	f7ff f8ab 	bl	8004c8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2290      	movs	r2, #144	; 0x90
 8005b3a:	2100      	movs	r1, #0
 8005b3c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	225e      	movs	r2, #94	; 0x5e
 8005b42:	5a9b      	ldrh	r3, [r3, r2]
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d173      	bne.n	8005c32 <UART_RxISR_8BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b4a:	f3ef 8310 	mrs	r3, PRIMASK
 8005b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8005b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b52:	65bb      	str	r3, [r7, #88]	; 0x58
 8005b54:	2301      	movs	r3, #1
 8005b56:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b5a:	f383 8810 	msr	PRIMASK, r3
}
 8005b5e:	46c0      	nop			; (mov r8, r8)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4961      	ldr	r1, [pc, #388]	; (8005cf0 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 8005b6c:	400a      	ands	r2, r1
 8005b6e:	601a      	str	r2, [r3, #0]
 8005b70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b72:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b76:	f383 8810 	msr	PRIMASK, r3
}
 8005b7a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b7c:	f3ef 8310 	mrs	r3, PRIMASK
 8005b80:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8005b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b84:	657b      	str	r3, [r7, #84]	; 0x54
 8005b86:	2301      	movs	r3, #1
 8005b88:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b8c:	f383 8810 	msr	PRIMASK, r3
}
 8005b90:	46c0      	nop			; (mov r8, r8)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	689a      	ldr	r2, [r3, #8]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4955      	ldr	r1, [pc, #340]	; (8005cf4 <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 8005b9e:	400a      	ands	r2, r1
 8005ba0:	609a      	str	r2, [r3, #8]
 8005ba2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ba4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ba6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ba8:	f383 8810 	msr	PRIMASK, r3
}
 8005bac:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	228c      	movs	r2, #140	; 0x8c
 8005bb2:	2120      	movs	r1, #32
 8005bb4:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d12f      	bne.n	8005c2a <UART_RxISR_8BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bd0:	f3ef 8310 	mrs	r3, PRIMASK
 8005bd4:	623b      	str	r3, [r7, #32]
  return(result);
 8005bd6:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bd8:	653b      	str	r3, [r7, #80]	; 0x50
 8005bda:	2301      	movs	r3, #1
 8005bdc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be0:	f383 8810 	msr	PRIMASK, r3
}
 8005be4:	46c0      	nop			; (mov r8, r8)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2110      	movs	r1, #16
 8005bf2:	438a      	bics	r2, r1
 8005bf4:	601a      	str	r2, [r3, #0]
 8005bf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bfc:	f383 8810 	msr	PRIMASK, r3
}
 8005c00:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	69db      	ldr	r3, [r3, #28]
 8005c08:	2210      	movs	r2, #16
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	2b10      	cmp	r3, #16
 8005c0e:	d103      	bne.n	8005c18 <UART_RxISR_8BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	2210      	movs	r2, #16
 8005c16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	225c      	movs	r2, #92	; 0x5c
 8005c1c:	5a9a      	ldrh	r2, [r3, r2]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	0011      	movs	r1, r2
 8005c22:	0018      	movs	r0, r3
 8005c24:	f7ff f83a 	bl	8004c9c <HAL_UARTEx_RxEventCallback>
 8005c28:	e003      	b.n	8005c32 <UART_RxISR_8BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	0018      	movs	r0, r3
 8005c2e:	f7fb fd8f 	bl	8001750 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005c32:	235e      	movs	r3, #94	; 0x5e
 8005c34:	18fb      	adds	r3, r7, r3
 8005c36:	881b      	ldrh	r3, [r3, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d004      	beq.n	8005c46 <UART_RxISR_8BIT_FIFOEN+0x232>
 8005c3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c3e:	2220      	movs	r2, #32
 8005c40:	4013      	ands	r3, r2
 8005c42:	d000      	beq.n	8005c46 <UART_RxISR_8BIT_FIFOEN+0x232>
 8005c44:	e709      	b.n	8005a5a <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005c46:	204e      	movs	r0, #78	; 0x4e
 8005c48:	183b      	adds	r3, r7, r0
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	215e      	movs	r1, #94	; 0x5e
 8005c4e:	5a52      	ldrh	r2, [r2, r1]
 8005c50:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005c52:	0001      	movs	r1, r0
 8005c54:	187b      	adds	r3, r7, r1
 8005c56:	881b      	ldrh	r3, [r3, #0]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d044      	beq.n	8005ce6 <UART_RxISR_8BIT_FIFOEN+0x2d2>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2268      	movs	r2, #104	; 0x68
 8005c60:	5a9b      	ldrh	r3, [r3, r2]
 8005c62:	187a      	adds	r2, r7, r1
 8005c64:	8812      	ldrh	r2, [r2, #0]
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d23d      	bcs.n	8005ce6 <UART_RxISR_8BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c6a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c6e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c70:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005c72:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c74:	2301      	movs	r3, #1
 8005c76:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f383 8810 	msr	PRIMASK, r3
}
 8005c7e:	46c0      	nop			; (mov r8, r8)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	689a      	ldr	r2, [r3, #8]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	491b      	ldr	r1, [pc, #108]	; (8005cf8 <UART_RxISR_8BIT_FIFOEN+0x2e4>)
 8005c8c:	400a      	ands	r2, r1
 8005c8e:	609a      	str	r2, [r3, #8]
 8005c90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	f383 8810 	msr	PRIMASK, r3
}
 8005c9a:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a17      	ldr	r2, [pc, #92]	; (8005cfc <UART_RxISR_8BIT_FIFOEN+0x2e8>)
 8005ca0:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ca2:	f3ef 8310 	mrs	r3, PRIMASK
 8005ca6:	617b      	str	r3, [r7, #20]
  return(result);
 8005ca8:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005caa:	647b      	str	r3, [r7, #68]	; 0x44
 8005cac:	2301      	movs	r3, #1
 8005cae:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cb0:	69bb      	ldr	r3, [r7, #24]
 8005cb2:	f383 8810 	msr	PRIMASK, r3
}
 8005cb6:	46c0      	nop			; (mov r8, r8)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2120      	movs	r1, #32
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	601a      	str	r2, [r3, #0]
 8005cc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005cca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	f383 8810 	msr	PRIMASK, r3
}
 8005cd2:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005cd4:	e007      	b.n	8005ce6 <UART_RxISR_8BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	699a      	ldr	r2, [r3, #24]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2108      	movs	r1, #8
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	619a      	str	r2, [r3, #24]
}
 8005ce6:	46c0      	nop			; (mov r8, r8)
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	b01c      	add	sp, #112	; 0x70
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	46c0      	nop			; (mov r8, r8)
 8005cf0:	fffffeff 	.word	0xfffffeff
 8005cf4:	effffffe 	.word	0xeffffffe
 8005cf8:	efffffff 	.word	0xefffffff
 8005cfc:	0800572d 	.word	0x0800572d

08005d00 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b09e      	sub	sp, #120	; 0x78
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8005d08:	2372      	movs	r3, #114	; 0x72
 8005d0a:	18fb      	adds	r3, r7, r3
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	2160      	movs	r1, #96	; 0x60
 8005d10:	5a52      	ldrh	r2, [r2, r1]
 8005d12:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	69db      	ldr	r3, [r3, #28]
 8005d1a:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	228c      	movs	r2, #140	; 0x8c
 8005d30:	589b      	ldr	r3, [r3, r2]
 8005d32:	2b22      	cmp	r3, #34	; 0x22
 8005d34:	d000      	beq.n	8005d38 <UART_RxISR_16BIT_FIFOEN+0x38>
 8005d36:	e144      	b.n	8005fc2 <UART_RxISR_16BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005d38:	2366      	movs	r3, #102	; 0x66
 8005d3a:	18fb      	adds	r3, r7, r3
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	2168      	movs	r1, #104	; 0x68
 8005d40:	5a52      	ldrh	r2, [r2, r1]
 8005d42:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005d44:	e0eb      	b.n	8005f1e <UART_RxISR_16BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d4c:	2164      	movs	r1, #100	; 0x64
 8005d4e:	187b      	adds	r3, r7, r1
 8005d50:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d56:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 8005d58:	187b      	adds	r3, r7, r1
 8005d5a:	2272      	movs	r2, #114	; 0x72
 8005d5c:	18ba      	adds	r2, r7, r2
 8005d5e:	881b      	ldrh	r3, [r3, #0]
 8005d60:	8812      	ldrh	r2, [r2, #0]
 8005d62:	4013      	ands	r3, r2
 8005d64:	b29a      	uxth	r2, r3
 8005d66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d68:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d6e:	1c9a      	adds	r2, r3, #2
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	225e      	movs	r2, #94	; 0x5e
 8005d78:	5a9b      	ldrh	r3, [r3, r2]
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	b299      	uxth	r1, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	225e      	movs	r2, #94	; 0x5e
 8005d84:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	69db      	ldr	r3, [r3, #28]
 8005d8c:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005d8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d90:	2207      	movs	r2, #7
 8005d92:	4013      	ands	r3, r2
 8005d94:	d049      	beq.n	8005e2a <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005d96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d98:	2201      	movs	r2, #1
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	d010      	beq.n	8005dc0 <UART_RxISR_16BIT_FIFOEN+0xc0>
 8005d9e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005da0:	2380      	movs	r3, #128	; 0x80
 8005da2:	005b      	lsls	r3, r3, #1
 8005da4:	4013      	ands	r3, r2
 8005da6:	d00b      	beq.n	8005dc0 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2201      	movs	r2, #1
 8005dae:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2290      	movs	r2, #144	; 0x90
 8005db4:	589b      	ldr	r3, [r3, r2]
 8005db6:	2201      	movs	r2, #1
 8005db8:	431a      	orrs	r2, r3
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2190      	movs	r1, #144	; 0x90
 8005dbe:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005dc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005dc2:	2202      	movs	r2, #2
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	d00f      	beq.n	8005de8 <UART_RxISR_16BIT_FIFOEN+0xe8>
 8005dc8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005dca:	2201      	movs	r2, #1
 8005dcc:	4013      	ands	r3, r2
 8005dce:	d00b      	beq.n	8005de8 <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2202      	movs	r2, #2
 8005dd6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2290      	movs	r2, #144	; 0x90
 8005ddc:	589b      	ldr	r3, [r3, r2]
 8005dde:	2204      	movs	r2, #4
 8005de0:	431a      	orrs	r2, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2190      	movs	r1, #144	; 0x90
 8005de6:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005de8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005dea:	2204      	movs	r2, #4
 8005dec:	4013      	ands	r3, r2
 8005dee:	d00f      	beq.n	8005e10 <UART_RxISR_16BIT_FIFOEN+0x110>
 8005df0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005df2:	2201      	movs	r2, #1
 8005df4:	4013      	ands	r3, r2
 8005df6:	d00b      	beq.n	8005e10 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2204      	movs	r2, #4
 8005dfe:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2290      	movs	r2, #144	; 0x90
 8005e04:	589b      	ldr	r3, [r3, r2]
 8005e06:	2202      	movs	r2, #2
 8005e08:	431a      	orrs	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2190      	movs	r1, #144	; 0x90
 8005e0e:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2290      	movs	r2, #144	; 0x90
 8005e14:	589b      	ldr	r3, [r3, r2]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d007      	beq.n	8005e2a <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	0018      	movs	r0, r3
 8005e1e:	f7fe ff35 	bl	8004c8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2290      	movs	r2, #144	; 0x90
 8005e26:	2100      	movs	r1, #0
 8005e28:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	225e      	movs	r2, #94	; 0x5e
 8005e2e:	5a9b      	ldrh	r3, [r3, r2]
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d173      	bne.n	8005f1e <UART_RxISR_16BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e36:	f3ef 8310 	mrs	r3, PRIMASK
 8005e3a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e3e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e40:	2301      	movs	r3, #1
 8005e42:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e46:	f383 8810 	msr	PRIMASK, r3
}
 8005e4a:	46c0      	nop			; (mov r8, r8)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4961      	ldr	r1, [pc, #388]	; (8005fdc <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 8005e58:	400a      	ands	r2, r1
 8005e5a:	601a      	str	r2, [r3, #0]
 8005e5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e5e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e62:	f383 8810 	msr	PRIMASK, r3
}
 8005e66:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e68:	f3ef 8310 	mrs	r3, PRIMASK
 8005e6c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005e6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e70:	65bb      	str	r3, [r7, #88]	; 0x58
 8005e72:	2301      	movs	r3, #1
 8005e74:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e78:	f383 8810 	msr	PRIMASK, r3
}
 8005e7c:	46c0      	nop			; (mov r8, r8)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	689a      	ldr	r2, [r3, #8]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4955      	ldr	r1, [pc, #340]	; (8005fe0 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 8005e8a:	400a      	ands	r2, r1
 8005e8c:	609a      	str	r2, [r3, #8]
 8005e8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005e90:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e94:	f383 8810 	msr	PRIMASK, r3
}
 8005e98:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	228c      	movs	r2, #140	; 0x8c
 8005e9e:	2120      	movs	r1, #32
 8005ea0:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d12f      	bne.n	8005f16 <UART_RxISR_16BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ebc:	f3ef 8310 	mrs	r3, PRIMASK
 8005ec0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ec4:	657b      	str	r3, [r7, #84]	; 0x54
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ecc:	f383 8810 	msr	PRIMASK, r3
}
 8005ed0:	46c0      	nop			; (mov r8, r8)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	2110      	movs	r1, #16
 8005ede:	438a      	bics	r2, r1
 8005ee0:	601a      	str	r2, [r3, #0]
 8005ee2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee8:	f383 8810 	msr	PRIMASK, r3
}
 8005eec:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	69db      	ldr	r3, [r3, #28]
 8005ef4:	2210      	movs	r2, #16
 8005ef6:	4013      	ands	r3, r2
 8005ef8:	2b10      	cmp	r3, #16
 8005efa:	d103      	bne.n	8005f04 <UART_RxISR_16BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2210      	movs	r2, #16
 8005f02:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	225c      	movs	r2, #92	; 0x5c
 8005f08:	5a9a      	ldrh	r2, [r3, r2]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	0011      	movs	r1, r2
 8005f0e:	0018      	movs	r0, r3
 8005f10:	f7fe fec4 	bl	8004c9c <HAL_UARTEx_RxEventCallback>
 8005f14:	e003      	b.n	8005f1e <UART_RxISR_16BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	0018      	movs	r0, r3
 8005f1a:	f7fb fc19 	bl	8001750 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005f1e:	2366      	movs	r3, #102	; 0x66
 8005f20:	18fb      	adds	r3, r7, r3
 8005f22:	881b      	ldrh	r3, [r3, #0]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d004      	beq.n	8005f32 <UART_RxISR_16BIT_FIFOEN+0x232>
 8005f28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	d000      	beq.n	8005f32 <UART_RxISR_16BIT_FIFOEN+0x232>
 8005f30:	e709      	b.n	8005d46 <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005f32:	2052      	movs	r0, #82	; 0x52
 8005f34:	183b      	adds	r3, r7, r0
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	215e      	movs	r1, #94	; 0x5e
 8005f3a:	5a52      	ldrh	r2, [r2, r1]
 8005f3c:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005f3e:	0001      	movs	r1, r0
 8005f40:	187b      	adds	r3, r7, r1
 8005f42:	881b      	ldrh	r3, [r3, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d044      	beq.n	8005fd2 <UART_RxISR_16BIT_FIFOEN+0x2d2>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2268      	movs	r2, #104	; 0x68
 8005f4c:	5a9b      	ldrh	r3, [r3, r2]
 8005f4e:	187a      	adds	r2, r7, r1
 8005f50:	8812      	ldrh	r2, [r2, #0]
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d23d      	bcs.n	8005fd2 <UART_RxISR_16BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f56:	f3ef 8310 	mrs	r3, PRIMASK
 8005f5a:	60fb      	str	r3, [r7, #12]
  return(result);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f60:	2301      	movs	r3, #1
 8005f62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	f383 8810 	msr	PRIMASK, r3
}
 8005f6a:	46c0      	nop			; (mov r8, r8)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689a      	ldr	r2, [r3, #8]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	491b      	ldr	r1, [pc, #108]	; (8005fe4 <UART_RxISR_16BIT_FIFOEN+0x2e4>)
 8005f78:	400a      	ands	r2, r1
 8005f7a:	609a      	str	r2, [r3, #8]
 8005f7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f7e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	f383 8810 	msr	PRIMASK, r3
}
 8005f86:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a17      	ldr	r2, [pc, #92]	; (8005fe8 <UART_RxISR_16BIT_FIFOEN+0x2e8>)
 8005f8c:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f8e:	f3ef 8310 	mrs	r3, PRIMASK
 8005f92:	61bb      	str	r3, [r7, #24]
  return(result);
 8005f94:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005f96:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f98:	2301      	movs	r3, #1
 8005f9a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	f383 8810 	msr	PRIMASK, r3
}
 8005fa2:	46c0      	nop			; (mov r8, r8)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	2120      	movs	r1, #32
 8005fb0:	430a      	orrs	r2, r1
 8005fb2:	601a      	str	r2, [r3, #0]
 8005fb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fb6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fb8:	6a3b      	ldr	r3, [r7, #32]
 8005fba:	f383 8810 	msr	PRIMASK, r3
}
 8005fbe:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005fc0:	e007      	b.n	8005fd2 <UART_RxISR_16BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	699a      	ldr	r2, [r3, #24]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	2108      	movs	r1, #8
 8005fce:	430a      	orrs	r2, r1
 8005fd0:	619a      	str	r2, [r3, #24]
}
 8005fd2:	46c0      	nop			; (mov r8, r8)
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	b01e      	add	sp, #120	; 0x78
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	46c0      	nop			; (mov r8, r8)
 8005fdc:	fffffeff 	.word	0xfffffeff
 8005fe0:	effffffe 	.word	0xeffffffe
 8005fe4:	efffffff 	.word	0xefffffff
 8005fe8:	080058a1 	.word	0x080058a1

08005fec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005ff4:	46c0      	nop			; (mov r8, r8)
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	b002      	add	sp, #8
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006004:	46c0      	nop			; (mov r8, r8)
 8006006:	46bd      	mov	sp, r7
 8006008:	b002      	add	sp, #8
 800600a:	bd80      	pop	{r7, pc}

0800600c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006014:	46c0      	nop			; (mov r8, r8)
 8006016:	46bd      	mov	sp, r7
 8006018:	b002      	add	sp, #8
 800601a:	bd80      	pop	{r7, pc}

0800601c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2284      	movs	r2, #132	; 0x84
 8006028:	5c9b      	ldrb	r3, [r3, r2]
 800602a:	2b01      	cmp	r3, #1
 800602c:	d101      	bne.n	8006032 <HAL_UARTEx_DisableFifoMode+0x16>
 800602e:	2302      	movs	r3, #2
 8006030:	e027      	b.n	8006082 <HAL_UARTEx_DisableFifoMode+0x66>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2284      	movs	r2, #132	; 0x84
 8006036:	2101      	movs	r1, #1
 8006038:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2288      	movs	r2, #136	; 0x88
 800603e:	2124      	movs	r1, #36	; 0x24
 8006040:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2101      	movs	r1, #1
 8006056:	438a      	bics	r2, r1
 8006058:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	4a0b      	ldr	r2, [pc, #44]	; (800608c <HAL_UARTEx_DisableFifoMode+0x70>)
 800605e:	4013      	ands	r3, r2
 8006060:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2288      	movs	r2, #136	; 0x88
 8006074:	2120      	movs	r1, #32
 8006076:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2284      	movs	r2, #132	; 0x84
 800607c:	2100      	movs	r1, #0
 800607e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006080:	2300      	movs	r3, #0
}
 8006082:	0018      	movs	r0, r3
 8006084:	46bd      	mov	sp, r7
 8006086:	b004      	add	sp, #16
 8006088:	bd80      	pop	{r7, pc}
 800608a:	46c0      	nop			; (mov r8, r8)
 800608c:	dfffffff 	.word	0xdfffffff

08006090 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b084      	sub	sp, #16
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2284      	movs	r2, #132	; 0x84
 800609e:	5c9b      	ldrb	r3, [r3, r2]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d101      	bne.n	80060a8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80060a4:	2302      	movs	r3, #2
 80060a6:	e02e      	b.n	8006106 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2284      	movs	r2, #132	; 0x84
 80060ac:	2101      	movs	r1, #1
 80060ae:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2288      	movs	r2, #136	; 0x88
 80060b4:	2124      	movs	r1, #36	; 0x24
 80060b6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2101      	movs	r1, #1
 80060cc:	438a      	bics	r2, r1
 80060ce:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	00db      	lsls	r3, r3, #3
 80060d8:	08d9      	lsrs	r1, r3, #3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	683a      	ldr	r2, [r7, #0]
 80060e0:	430a      	orrs	r2, r1
 80060e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	0018      	movs	r0, r3
 80060e8:	f000 f854 	bl	8006194 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2288      	movs	r2, #136	; 0x88
 80060f8:	2120      	movs	r1, #32
 80060fa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2284      	movs	r2, #132	; 0x84
 8006100:	2100      	movs	r1, #0
 8006102:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	0018      	movs	r0, r3
 8006108:	46bd      	mov	sp, r7
 800610a:	b004      	add	sp, #16
 800610c:	bd80      	pop	{r7, pc}
	...

08006110 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2284      	movs	r2, #132	; 0x84
 800611e:	5c9b      	ldrb	r3, [r3, r2]
 8006120:	2b01      	cmp	r3, #1
 8006122:	d101      	bne.n	8006128 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006124:	2302      	movs	r3, #2
 8006126:	e02f      	b.n	8006188 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2284      	movs	r2, #132	; 0x84
 800612c:	2101      	movs	r1, #1
 800612e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2288      	movs	r2, #136	; 0x88
 8006134:	2124      	movs	r1, #36	; 0x24
 8006136:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	2101      	movs	r1, #1
 800614c:	438a      	bics	r2, r1
 800614e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	4a0e      	ldr	r2, [pc, #56]	; (8006190 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006158:	4013      	ands	r3, r2
 800615a:	0019      	movs	r1, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	683a      	ldr	r2, [r7, #0]
 8006162:	430a      	orrs	r2, r1
 8006164:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	0018      	movs	r0, r3
 800616a:	f000 f813 	bl	8006194 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68fa      	ldr	r2, [r7, #12]
 8006174:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2288      	movs	r2, #136	; 0x88
 800617a:	2120      	movs	r1, #32
 800617c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2284      	movs	r2, #132	; 0x84
 8006182:	2100      	movs	r1, #0
 8006184:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	0018      	movs	r0, r3
 800618a:	46bd      	mov	sp, r7
 800618c:	b004      	add	sp, #16
 800618e:	bd80      	pop	{r7, pc}
 8006190:	f1ffffff 	.word	0xf1ffffff

08006194 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006196:	b085      	sub	sp, #20
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d108      	bne.n	80061b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	226a      	movs	r2, #106	; 0x6a
 80061a8:	2101      	movs	r1, #1
 80061aa:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2268      	movs	r2, #104	; 0x68
 80061b0:	2101      	movs	r1, #1
 80061b2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80061b4:	e043      	b.n	800623e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80061b6:	260f      	movs	r6, #15
 80061b8:	19bb      	adds	r3, r7, r6
 80061ba:	2208      	movs	r2, #8
 80061bc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80061be:	200e      	movs	r0, #14
 80061c0:	183b      	adds	r3, r7, r0
 80061c2:	2208      	movs	r2, #8
 80061c4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	0e5b      	lsrs	r3, r3, #25
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	240d      	movs	r4, #13
 80061d2:	193b      	adds	r3, r7, r4
 80061d4:	2107      	movs	r1, #7
 80061d6:	400a      	ands	r2, r1
 80061d8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	0f5b      	lsrs	r3, r3, #29
 80061e2:	b2da      	uxtb	r2, r3
 80061e4:	250c      	movs	r5, #12
 80061e6:	197b      	adds	r3, r7, r5
 80061e8:	2107      	movs	r1, #7
 80061ea:	400a      	ands	r2, r1
 80061ec:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061ee:	183b      	adds	r3, r7, r0
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	197a      	adds	r2, r7, r5
 80061f4:	7812      	ldrb	r2, [r2, #0]
 80061f6:	4914      	ldr	r1, [pc, #80]	; (8006248 <UARTEx_SetNbDataToProcess+0xb4>)
 80061f8:	5c8a      	ldrb	r2, [r1, r2]
 80061fa:	435a      	muls	r2, r3
 80061fc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80061fe:	197b      	adds	r3, r7, r5
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	4a12      	ldr	r2, [pc, #72]	; (800624c <UARTEx_SetNbDataToProcess+0xb8>)
 8006204:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006206:	0019      	movs	r1, r3
 8006208:	f7fa f81c 	bl	8000244 <__divsi3>
 800620c:	0003      	movs	r3, r0
 800620e:	b299      	uxth	r1, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	226a      	movs	r2, #106	; 0x6a
 8006214:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006216:	19bb      	adds	r3, r7, r6
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	193a      	adds	r2, r7, r4
 800621c:	7812      	ldrb	r2, [r2, #0]
 800621e:	490a      	ldr	r1, [pc, #40]	; (8006248 <UARTEx_SetNbDataToProcess+0xb4>)
 8006220:	5c8a      	ldrb	r2, [r1, r2]
 8006222:	435a      	muls	r2, r3
 8006224:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006226:	193b      	adds	r3, r7, r4
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	4a08      	ldr	r2, [pc, #32]	; (800624c <UARTEx_SetNbDataToProcess+0xb8>)
 800622c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800622e:	0019      	movs	r1, r3
 8006230:	f7fa f808 	bl	8000244 <__divsi3>
 8006234:	0003      	movs	r3, r0
 8006236:	b299      	uxth	r1, r3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2268      	movs	r2, #104	; 0x68
 800623c:	5299      	strh	r1, [r3, r2]
}
 800623e:	46c0      	nop			; (mov r8, r8)
 8006240:	46bd      	mov	sp, r7
 8006242:	b005      	add	sp, #20
 8006244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006246:	46c0      	nop			; (mov r8, r8)
 8006248:	08009848 	.word	0x08009848
 800624c:	08009850 	.word	0x08009850

08006250 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	0002      	movs	r2, r0
 8006258:	1dbb      	adds	r3, r7, #6
 800625a:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800625c:	2300      	movs	r3, #0
 800625e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006260:	1dbb      	adds	r3, r7, #6
 8006262:	2200      	movs	r2, #0
 8006264:	5e9b      	ldrsh	r3, [r3, r2]
 8006266:	2b84      	cmp	r3, #132	; 0x84
 8006268:	d006      	beq.n	8006278 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 800626a:	1dbb      	adds	r3, r7, #6
 800626c:	2200      	movs	r2, #0
 800626e:	5e9a      	ldrsh	r2, [r3, r2]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	18d3      	adds	r3, r2, r3
 8006274:	3303      	adds	r3, #3
 8006276:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006278:	68fb      	ldr	r3, [r7, #12]
}
 800627a:	0018      	movs	r0, r3
 800627c:	46bd      	mov	sp, r7
 800627e:	b004      	add	sp, #16
 8006280:	bd80      	pop	{r7, pc}

08006282 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006282:	b580      	push	{r7, lr}
 8006284:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006286:	f000 fe55 	bl	8006f34 <vTaskStartScheduler>
  
  return osOK;
 800628a:	2300      	movs	r3, #0
}
 800628c:	0018      	movs	r0, r3
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}

08006292 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006292:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006294:	b087      	sub	sp, #28
 8006296:	af02      	add	r7, sp, #8
 8006298:	6078      	str	r0, [r7, #4]
 800629a:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	685c      	ldr	r4, [r3, #4]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80062a8:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2208      	movs	r2, #8
 80062ae:	5e9b      	ldrsh	r3, [r3, r2]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80062b0:	0018      	movs	r0, r3
 80062b2:	f7ff ffcd 	bl	8006250 <makeFreeRtosPriority>
 80062b6:	0001      	movs	r1, r0
 80062b8:	683a      	ldr	r2, [r7, #0]
 80062ba:	230c      	movs	r3, #12
 80062bc:	18fb      	adds	r3, r7, r3
 80062be:	9301      	str	r3, [sp, #4]
 80062c0:	9100      	str	r1, [sp, #0]
 80062c2:	0013      	movs	r3, r2
 80062c4:	0032      	movs	r2, r6
 80062c6:	0029      	movs	r1, r5
 80062c8:	0020      	movs	r0, r4
 80062ca:	f000 fc7b 	bl	8006bc4 <xTaskCreate>
 80062ce:	0003      	movs	r3, r0
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d001      	beq.n	80062d8 <osThreadCreate+0x46>
                   &handle) != pdPASS)  {
    return NULL;
 80062d4:	2300      	movs	r3, #0
 80062d6:	e000      	b.n	80062da <osThreadCreate+0x48>
  }     
#endif
  
  return handle;
 80062d8:	68fb      	ldr	r3, [r7, #12]
}
 80062da:	0018      	movs	r0, r3
 80062dc:	46bd      	mov	sp, r7
 80062de:	b005      	add	sp, #20
 80062e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080062e2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80062e2:	b580      	push	{r7, lr}
 80062e4:	b084      	sub	sp, #16
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d001      	beq.n	80062f8 <osDelay+0x16>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	e000      	b.n	80062fa <osDelay+0x18>
 80062f8:	2301      	movs	r3, #1
 80062fa:	0018      	movs	r0, r3
 80062fc:	f000 fdf4 	bl	8006ee8 <vTaskDelay>
  
  return osOK;
 8006300:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006302:	0018      	movs	r0, r3
 8006304:	46bd      	mov	sp, r7
 8006306:	b004      	add	sp, #16
 8006308:	bd80      	pop	{r7, pc}

0800630a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800630a:	b580      	push	{r7, lr}
 800630c:	b082      	sub	sp, #8
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	3308      	adds	r3, #8
 8006316:	001a      	movs	r2, r3
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	4252      	negs	r2, r2
 8006322:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	3308      	adds	r3, #8
 8006328:	001a      	movs	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	3308      	adds	r3, #8
 8006332:	001a      	movs	r2, r3
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800633e:	46c0      	nop			; (mov r8, r8)
 8006340:	46bd      	mov	sp, r7
 8006342:	b002      	add	sp, #8
 8006344:	bd80      	pop	{r7, pc}

08006346 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006346:	b580      	push	{r7, lr}
 8006348:	b082      	sub	sp, #8
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006354:	46c0      	nop			; (mov r8, r8)
 8006356:	46bd      	mov	sp, r7
 8006358:	b002      	add	sp, #8
 800635a:	bd80      	pop	{r7, pc}

0800635c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	68fa      	ldr	r2, [r7, #12]
 8006370:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	689a      	ldr	r2, [r3, #8]
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	683a      	ldr	r2, [r7, #0]
 8006380:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	1c5a      	adds	r2, r3, #1
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	601a      	str	r2, [r3, #0]
}
 8006398:	46c0      	nop			; (mov r8, r8)
 800639a:	46bd      	mov	sp, r7
 800639c:	b004      	add	sp, #16
 800639e:	bd80      	pop	{r7, pc}

080063a0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	3301      	adds	r3, #1
 80063b4:	d103      	bne.n	80063be <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	60fb      	str	r3, [r7, #12]
 80063bc:	e00c      	b.n	80063d8 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	3308      	adds	r3, #8
 80063c2:	60fb      	str	r3, [r7, #12]
 80063c4:	e002      	b.n	80063cc <vListInsert+0x2c>
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	60fb      	str	r3, [r7, #12]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68ba      	ldr	r2, [r7, #8]
 80063d4:	429a      	cmp	r2, r3
 80063d6:	d2f6      	bcs.n	80063c6 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	685a      	ldr	r2, [r3, #4]
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	683a      	ldr	r2, [r7, #0]
 80063e6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	683a      	ldr	r2, [r7, #0]
 80063f2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	1c5a      	adds	r2, r3, #1
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	601a      	str	r2, [r3, #0]
}
 8006404:	46c0      	nop			; (mov r8, r8)
 8006406:	46bd      	mov	sp, r7
 8006408:	b004      	add	sp, #16
 800640a:	bd80      	pop	{r7, pc}

0800640c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	691b      	ldr	r3, [r3, #16]
 8006418:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	6892      	ldr	r2, [r2, #8]
 8006422:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	6852      	ldr	r2, [r2, #4]
 800642c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	429a      	cmp	r2, r3
 8006436:	d103      	bne.n	8006440 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	1e5a      	subs	r2, r3, #1
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
}
 8006454:	0018      	movs	r0, r3
 8006456:	46bd      	mov	sp, r7
 8006458:	b004      	add	sp, #16
 800645a:	bd80      	pop	{r7, pc}

0800645c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <xQueueGenericReset+0x18>
 8006470:	b672      	cpsid	i
 8006472:	e7fe      	b.n	8006472 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8006474:	f001 fb1c 	bl	8007ab0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006484:	434b      	muls	r3, r1
 8006486:	18d2      	adds	r2, r2, r3
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064a2:	1e59      	subs	r1, r3, #1
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a8:	434b      	muls	r3, r1
 80064aa:	18d2      	adds	r2, r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2244      	movs	r2, #68	; 0x44
 80064b4:	21ff      	movs	r1, #255	; 0xff
 80064b6:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2245      	movs	r2, #69	; 0x45
 80064bc:	21ff      	movs	r1, #255	; 0xff
 80064be:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d10d      	bne.n	80064e2 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d013      	beq.n	80064f6 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	3310      	adds	r3, #16
 80064d2:	0018      	movs	r0, r3
 80064d4:	f000 ff1c 	bl	8007310 <xTaskRemoveFromEventList>
 80064d8:	1e03      	subs	r3, r0, #0
 80064da:	d00c      	beq.n	80064f6 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80064dc:	f001 fad8 	bl	8007a90 <vPortYield>
 80064e0:	e009      	b.n	80064f6 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	3310      	adds	r3, #16
 80064e6:	0018      	movs	r0, r3
 80064e8:	f7ff ff0f 	bl	800630a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	3324      	adds	r3, #36	; 0x24
 80064f0:	0018      	movs	r0, r3
 80064f2:	f7ff ff0a 	bl	800630a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80064f6:	f001 faed 	bl	8007ad4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80064fa:	2301      	movs	r3, #1
}
 80064fc:	0018      	movs	r0, r3
 80064fe:	46bd      	mov	sp, r7
 8006500:	b004      	add	sp, #16
 8006502:	bd80      	pop	{r7, pc}

08006504 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006504:	b590      	push	{r4, r7, lr}
 8006506:	b08b      	sub	sp, #44	; 0x2c
 8006508:	af02      	add	r7, sp, #8
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	60b9      	str	r1, [r7, #8]
 800650e:	1dfb      	adds	r3, r7, #7
 8006510:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d101      	bne.n	800651c <xQueueGenericCreate+0x18>
 8006518:	b672      	cpsid	i
 800651a:	e7fe      	b.n	800651a <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	68ba      	ldr	r2, [r7, #8]
 8006520:	4353      	muls	r3, r2
 8006522:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	3348      	adds	r3, #72	; 0x48
 8006528:	0018      	movs	r0, r3
 800652a:	f001 fb59 	bl	8007be0 <pvPortMalloc>
 800652e:	0003      	movs	r3, r0
 8006530:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d00e      	beq.n	8006556 <xQueueGenericCreate+0x52>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	3348      	adds	r3, #72	; 0x48
 8006540:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006542:	1dfb      	adds	r3, r7, #7
 8006544:	781c      	ldrb	r4, [r3, #0]
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	68b9      	ldr	r1, [r7, #8]
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	9300      	str	r3, [sp, #0]
 8006550:	0023      	movs	r3, r4
 8006552:	f000 f805 	bl	8006560 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006556:	69bb      	ldr	r3, [r7, #24]
	}
 8006558:	0018      	movs	r0, r3
 800655a:	46bd      	mov	sp, r7
 800655c:	b009      	add	sp, #36	; 0x24
 800655e:	bd90      	pop	{r4, r7, pc}

08006560 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b084      	sub	sp, #16
 8006564:	af00      	add	r7, sp, #0
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	607a      	str	r2, [r7, #4]
 800656c:	001a      	movs	r2, r3
 800656e:	1cfb      	adds	r3, r7, #3
 8006570:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d103      	bne.n	8006580 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	69ba      	ldr	r2, [r7, #24]
 800657c:	601a      	str	r2, [r3, #0]
 800657e:	e002      	b.n	8006586 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	68fa      	ldr	r2, [r7, #12]
 800658a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	68ba      	ldr	r2, [r7, #8]
 8006590:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006592:	69bb      	ldr	r3, [r7, #24]
 8006594:	2101      	movs	r1, #1
 8006596:	0018      	movs	r0, r3
 8006598:	f7ff ff60 	bl	800645c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800659c:	46c0      	nop			; (mov r8, r8)
 800659e:	46bd      	mov	sp, r7
 80065a0:	b004      	add	sp, #16
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b08a      	sub	sp, #40	; 0x28
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	607a      	str	r2, [r7, #4]
 80065b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80065b2:	2300      	movs	r3, #0
 80065b4:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80065ba:	6a3b      	ldr	r3, [r7, #32]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d101      	bne.n	80065c4 <xQueueGenericSend+0x20>
 80065c0:	b672      	cpsid	i
 80065c2:	e7fe      	b.n	80065c2 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d103      	bne.n	80065d2 <xQueueGenericSend+0x2e>
 80065ca:	6a3b      	ldr	r3, [r7, #32]
 80065cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d101      	bne.n	80065d6 <xQueueGenericSend+0x32>
 80065d2:	2301      	movs	r3, #1
 80065d4:	e000      	b.n	80065d8 <xQueueGenericSend+0x34>
 80065d6:	2300      	movs	r3, #0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d101      	bne.n	80065e0 <xQueueGenericSend+0x3c>
 80065dc:	b672      	cpsid	i
 80065de:	e7fe      	b.n	80065de <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	d103      	bne.n	80065ee <xQueueGenericSend+0x4a>
 80065e6:	6a3b      	ldr	r3, [r7, #32]
 80065e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d101      	bne.n	80065f2 <xQueueGenericSend+0x4e>
 80065ee:	2301      	movs	r3, #1
 80065f0:	e000      	b.n	80065f4 <xQueueGenericSend+0x50>
 80065f2:	2300      	movs	r3, #0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d101      	bne.n	80065fc <xQueueGenericSend+0x58>
 80065f8:	b672      	cpsid	i
 80065fa:	e7fe      	b.n	80065fa <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80065fc:	f001 f804 	bl	8007608 <xTaskGetSchedulerState>
 8006600:	1e03      	subs	r3, r0, #0
 8006602:	d102      	bne.n	800660a <xQueueGenericSend+0x66>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d101      	bne.n	800660e <xQueueGenericSend+0x6a>
 800660a:	2301      	movs	r3, #1
 800660c:	e000      	b.n	8006610 <xQueueGenericSend+0x6c>
 800660e:	2300      	movs	r3, #0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d101      	bne.n	8006618 <xQueueGenericSend+0x74>
 8006614:	b672      	cpsid	i
 8006616:	e7fe      	b.n	8006616 <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006618:	f001 fa4a 	bl	8007ab0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800661c:	6a3b      	ldr	r3, [r7, #32]
 800661e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006620:	6a3b      	ldr	r3, [r7, #32]
 8006622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006624:	429a      	cmp	r2, r3
 8006626:	d302      	bcc.n	800662e <xQueueGenericSend+0x8a>
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	2b02      	cmp	r3, #2
 800662c:	d11e      	bne.n	800666c <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800662e:	683a      	ldr	r2, [r7, #0]
 8006630:	68b9      	ldr	r1, [r7, #8]
 8006632:	6a3b      	ldr	r3, [r7, #32]
 8006634:	0018      	movs	r0, r3
 8006636:	f000 f9ce 	bl	80069d6 <prvCopyDataToQueue>
 800663a:	0003      	movs	r3, r0
 800663c:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800663e:	6a3b      	ldr	r3, [r7, #32]
 8006640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006642:	2b00      	cmp	r3, #0
 8006644:	d009      	beq.n	800665a <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006646:	6a3b      	ldr	r3, [r7, #32]
 8006648:	3324      	adds	r3, #36	; 0x24
 800664a:	0018      	movs	r0, r3
 800664c:	f000 fe60 	bl	8007310 <xTaskRemoveFromEventList>
 8006650:	1e03      	subs	r3, r0, #0
 8006652:	d007      	beq.n	8006664 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006654:	f001 fa1c 	bl	8007a90 <vPortYield>
 8006658:	e004      	b.n	8006664 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d001      	beq.n	8006664 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006660:	f001 fa16 	bl	8007a90 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006664:	f001 fa36 	bl	8007ad4 <vPortExitCritical>
				return pdPASS;
 8006668:	2301      	movs	r3, #1
 800666a:	e05b      	b.n	8006724 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d103      	bne.n	800667a <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006672:	f001 fa2f 	bl	8007ad4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006676:	2300      	movs	r3, #0
 8006678:	e054      	b.n	8006724 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 800667a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667c:	2b00      	cmp	r3, #0
 800667e:	d106      	bne.n	800668e <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006680:	2314      	movs	r3, #20
 8006682:	18fb      	adds	r3, r7, r3
 8006684:	0018      	movs	r0, r3
 8006686:	f000 fe9f 	bl	80073c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800668a:	2301      	movs	r3, #1
 800668c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800668e:	f001 fa21 	bl	8007ad4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006692:	f000 fc85 	bl	8006fa0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006696:	f001 fa0b 	bl	8007ab0 <vPortEnterCritical>
 800669a:	6a3b      	ldr	r3, [r7, #32]
 800669c:	2244      	movs	r2, #68	; 0x44
 800669e:	5c9b      	ldrb	r3, [r3, r2]
 80066a0:	b25b      	sxtb	r3, r3
 80066a2:	3301      	adds	r3, #1
 80066a4:	d103      	bne.n	80066ae <xQueueGenericSend+0x10a>
 80066a6:	6a3b      	ldr	r3, [r7, #32]
 80066a8:	2244      	movs	r2, #68	; 0x44
 80066aa:	2100      	movs	r1, #0
 80066ac:	5499      	strb	r1, [r3, r2]
 80066ae:	6a3b      	ldr	r3, [r7, #32]
 80066b0:	2245      	movs	r2, #69	; 0x45
 80066b2:	5c9b      	ldrb	r3, [r3, r2]
 80066b4:	b25b      	sxtb	r3, r3
 80066b6:	3301      	adds	r3, #1
 80066b8:	d103      	bne.n	80066c2 <xQueueGenericSend+0x11e>
 80066ba:	6a3b      	ldr	r3, [r7, #32]
 80066bc:	2245      	movs	r2, #69	; 0x45
 80066be:	2100      	movs	r1, #0
 80066c0:	5499      	strb	r1, [r3, r2]
 80066c2:	f001 fa07 	bl	8007ad4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80066c6:	1d3a      	adds	r2, r7, #4
 80066c8:	2314      	movs	r3, #20
 80066ca:	18fb      	adds	r3, r7, r3
 80066cc:	0011      	movs	r1, r2
 80066ce:	0018      	movs	r0, r3
 80066d0:	f000 fe8e 	bl	80073f0 <xTaskCheckForTimeOut>
 80066d4:	1e03      	subs	r3, r0, #0
 80066d6:	d11e      	bne.n	8006716 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80066d8:	6a3b      	ldr	r3, [r7, #32]
 80066da:	0018      	movs	r0, r3
 80066dc:	f000 fa5a 	bl	8006b94 <prvIsQueueFull>
 80066e0:	1e03      	subs	r3, r0, #0
 80066e2:	d011      	beq.n	8006708 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80066e4:	6a3b      	ldr	r3, [r7, #32]
 80066e6:	3310      	adds	r3, #16
 80066e8:	687a      	ldr	r2, [r7, #4]
 80066ea:	0011      	movs	r1, r2
 80066ec:	0018      	movs	r0, r3
 80066ee:	f000 fdf1 	bl	80072d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80066f2:	6a3b      	ldr	r3, [r7, #32]
 80066f4:	0018      	movs	r0, r3
 80066f6:	f000 f9d9 	bl	8006aac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80066fa:	f000 fc5d 	bl	8006fb8 <xTaskResumeAll>
 80066fe:	1e03      	subs	r3, r0, #0
 8006700:	d18a      	bne.n	8006618 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8006702:	f001 f9c5 	bl	8007a90 <vPortYield>
 8006706:	e787      	b.n	8006618 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006708:	6a3b      	ldr	r3, [r7, #32]
 800670a:	0018      	movs	r0, r3
 800670c:	f000 f9ce 	bl	8006aac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006710:	f000 fc52 	bl	8006fb8 <xTaskResumeAll>
 8006714:	e780      	b.n	8006618 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006716:	6a3b      	ldr	r3, [r7, #32]
 8006718:	0018      	movs	r0, r3
 800671a:	f000 f9c7 	bl	8006aac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800671e:	f000 fc4b 	bl	8006fb8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006722:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006724:	0018      	movs	r0, r3
 8006726:	46bd      	mov	sp, r7
 8006728:	b00a      	add	sp, #40	; 0x28
 800672a:	bd80      	pop	{r7, pc}

0800672c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b088      	sub	sp, #32
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d101      	bne.n	8006744 <xQueueGiveFromISR+0x18>
 8006740:	b672      	cpsid	i
 8006742:	e7fe      	b.n	8006742 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006744:	69bb      	ldr	r3, [r7, #24]
 8006746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006748:	2b00      	cmp	r3, #0
 800674a:	d001      	beq.n	8006750 <xQueueGiveFromISR+0x24>
 800674c:	b672      	cpsid	i
 800674e:	e7fe      	b.n	800674e <xQueueGiveFromISR+0x22>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d103      	bne.n	8006760 <xQueueGiveFromISR+0x34>
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d101      	bne.n	8006764 <xQueueGiveFromISR+0x38>
 8006760:	2301      	movs	r3, #1
 8006762:	e000      	b.n	8006766 <xQueueGiveFromISR+0x3a>
 8006764:	2300      	movs	r3, #0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d101      	bne.n	800676e <xQueueGiveFromISR+0x42>
 800676a:	b672      	cpsid	i
 800676c:	e7fe      	b.n	800676c <xQueueGiveFromISR+0x40>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800676e:	f001 f9c9 	bl	8007b04 <ulSetInterruptMaskFromISR>
 8006772:	0003      	movs	r3, r0
 8006774:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800677a:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	429a      	cmp	r2, r3
 8006784:	d22c      	bcs.n	80067e0 <xQueueGiveFromISR+0xb4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006786:	200f      	movs	r0, #15
 8006788:	183b      	adds	r3, r7, r0
 800678a:	69ba      	ldr	r2, [r7, #24]
 800678c:	2145      	movs	r1, #69	; 0x45
 800678e:	5c52      	ldrb	r2, [r2, r1]
 8006790:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	1c5a      	adds	r2, r3, #1
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800679a:	183b      	adds	r3, r7, r0
 800679c:	781b      	ldrb	r3, [r3, #0]
 800679e:	b25b      	sxtb	r3, r3
 80067a0:	3301      	adds	r3, #1
 80067a2:	d111      	bne.n	80067c8 <xQueueGiveFromISR+0x9c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d016      	beq.n	80067da <xQueueGiveFromISR+0xae>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067ac:	69bb      	ldr	r3, [r7, #24]
 80067ae:	3324      	adds	r3, #36	; 0x24
 80067b0:	0018      	movs	r0, r3
 80067b2:	f000 fdad 	bl	8007310 <xTaskRemoveFromEventList>
 80067b6:	1e03      	subs	r3, r0, #0
 80067b8:	d00f      	beq.n	80067da <xQueueGiveFromISR+0xae>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d00c      	beq.n	80067da <xQueueGiveFromISR+0xae>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	2201      	movs	r2, #1
 80067c4:	601a      	str	r2, [r3, #0]
 80067c6:	e008      	b.n	80067da <xQueueGiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80067c8:	230f      	movs	r3, #15
 80067ca:	18fb      	adds	r3, r7, r3
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	3301      	adds	r3, #1
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	b259      	sxtb	r1, r3
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	2245      	movs	r2, #69	; 0x45
 80067d8:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80067da:	2301      	movs	r3, #1
 80067dc:	61fb      	str	r3, [r7, #28]
 80067de:	e001      	b.n	80067e4 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80067e0:	2300      	movs	r3, #0
 80067e2:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	0018      	movs	r0, r3
 80067e8:	f001 f992 	bl	8007b10 <vClearInterruptMaskFromISR>

	return xReturn;
 80067ec:	69fb      	ldr	r3, [r7, #28]
}
 80067ee:	0018      	movs	r0, r3
 80067f0:	46bd      	mov	sp, r7
 80067f2:	b008      	add	sp, #32
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80067f6:	b580      	push	{r7, lr}
 80067f8:	b08a      	sub	sp, #40	; 0x28
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
 80067fe:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006800:	2300      	movs	r3, #0
 8006802:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006808:	2300      	movs	r3, #0
 800680a:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d101      	bne.n	8006816 <xQueueSemaphoreTake+0x20>
 8006812:	b672      	cpsid	i
 8006814:	e7fe      	b.n	8006814 <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006816:	69fb      	ldr	r3, [r7, #28]
 8006818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681a:	2b00      	cmp	r3, #0
 800681c:	d001      	beq.n	8006822 <xQueueSemaphoreTake+0x2c>
 800681e:	b672      	cpsid	i
 8006820:	e7fe      	b.n	8006820 <xQueueSemaphoreTake+0x2a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006822:	f000 fef1 	bl	8007608 <xTaskGetSchedulerState>
 8006826:	1e03      	subs	r3, r0, #0
 8006828:	d102      	bne.n	8006830 <xQueueSemaphoreTake+0x3a>
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d101      	bne.n	8006834 <xQueueSemaphoreTake+0x3e>
 8006830:	2301      	movs	r3, #1
 8006832:	e000      	b.n	8006836 <xQueueSemaphoreTake+0x40>
 8006834:	2300      	movs	r3, #0
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <xQueueSemaphoreTake+0x48>
 800683a:	b672      	cpsid	i
 800683c:	e7fe      	b.n	800683c <xQueueSemaphoreTake+0x46>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800683e:	f001 f937 	bl	8007ab0 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006842:	69fb      	ldr	r3, [r7, #28]
 8006844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006846:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d01d      	beq.n	800688a <xQueueSemaphoreTake+0x94>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	1e5a      	subs	r2, r3, #1
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d104      	bne.n	8006868 <xQueueSemaphoreTake+0x72>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800685e:	f001 f823 	bl	80078a8 <pvTaskIncrementMutexHeldCount>
 8006862:	0002      	movs	r2, r0
 8006864:	69fb      	ldr	r3, [r7, #28]
 8006866:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	691b      	ldr	r3, [r3, #16]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d008      	beq.n	8006882 <xQueueSemaphoreTake+0x8c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	3310      	adds	r3, #16
 8006874:	0018      	movs	r0, r3
 8006876:	f000 fd4b 	bl	8007310 <xTaskRemoveFromEventList>
 800687a:	1e03      	subs	r3, r0, #0
 800687c:	d001      	beq.n	8006882 <xQueueSemaphoreTake+0x8c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800687e:	f001 f907 	bl	8007a90 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006882:	f001 f927 	bl	8007ad4 <vPortExitCritical>
				return pdPASS;
 8006886:	2301      	movs	r3, #1
 8006888:	e08b      	b.n	80069a2 <xQueueSemaphoreTake+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d108      	bne.n	80068a2 <xQueueSemaphoreTake+0xac>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006890:	6a3b      	ldr	r3, [r7, #32]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <xQueueSemaphoreTake+0xa4>
 8006896:	b672      	cpsid	i
 8006898:	e7fe      	b.n	8006898 <xQueueSemaphoreTake+0xa2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800689a:	f001 f91b 	bl	8007ad4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800689e:	2300      	movs	r3, #0
 80068a0:	e07f      	b.n	80069a2 <xQueueSemaphoreTake+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80068a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d106      	bne.n	80068b6 <xQueueSemaphoreTake+0xc0>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80068a8:	230c      	movs	r3, #12
 80068aa:	18fb      	adds	r3, r7, r3
 80068ac:	0018      	movs	r0, r3
 80068ae:	f000 fd8b 	bl	80073c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80068b2:	2301      	movs	r3, #1
 80068b4:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80068b6:	f001 f90d 	bl	8007ad4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80068ba:	f000 fb71 	bl	8006fa0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80068be:	f001 f8f7 	bl	8007ab0 <vPortEnterCritical>
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	2244      	movs	r2, #68	; 0x44
 80068c6:	5c9b      	ldrb	r3, [r3, r2]
 80068c8:	b25b      	sxtb	r3, r3
 80068ca:	3301      	adds	r3, #1
 80068cc:	d103      	bne.n	80068d6 <xQueueSemaphoreTake+0xe0>
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	2244      	movs	r2, #68	; 0x44
 80068d2:	2100      	movs	r1, #0
 80068d4:	5499      	strb	r1, [r3, r2]
 80068d6:	69fb      	ldr	r3, [r7, #28]
 80068d8:	2245      	movs	r2, #69	; 0x45
 80068da:	5c9b      	ldrb	r3, [r3, r2]
 80068dc:	b25b      	sxtb	r3, r3
 80068de:	3301      	adds	r3, #1
 80068e0:	d103      	bne.n	80068ea <xQueueSemaphoreTake+0xf4>
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	2245      	movs	r2, #69	; 0x45
 80068e6:	2100      	movs	r1, #0
 80068e8:	5499      	strb	r1, [r3, r2]
 80068ea:	f001 f8f3 	bl	8007ad4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80068ee:	003a      	movs	r2, r7
 80068f0:	230c      	movs	r3, #12
 80068f2:	18fb      	adds	r3, r7, r3
 80068f4:	0011      	movs	r1, r2
 80068f6:	0018      	movs	r0, r3
 80068f8:	f000 fd7a 	bl	80073f0 <xTaskCheckForTimeOut>
 80068fc:	1e03      	subs	r3, r0, #0
 80068fe:	d12e      	bne.n	800695e <xQueueSemaphoreTake+0x168>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	0018      	movs	r0, r3
 8006904:	f000 f930 	bl	8006b68 <prvIsQueueEmpty>
 8006908:	1e03      	subs	r3, r0, #0
 800690a:	d021      	beq.n	8006950 <xQueueSemaphoreTake+0x15a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d10a      	bne.n	800692a <xQueueSemaphoreTake+0x134>
					{
						taskENTER_CRITICAL();
 8006914:	f001 f8cc 	bl	8007ab0 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	0018      	movs	r0, r3
 800691e:	f000 fe8f 	bl	8007640 <xTaskPriorityInherit>
 8006922:	0003      	movs	r3, r0
 8006924:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8006926:	f001 f8d5 	bl	8007ad4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	3324      	adds	r3, #36	; 0x24
 800692e:	683a      	ldr	r2, [r7, #0]
 8006930:	0011      	movs	r1, r2
 8006932:	0018      	movs	r0, r3
 8006934:	f000 fcce 	bl	80072d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	0018      	movs	r0, r3
 800693c:	f000 f8b6 	bl	8006aac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006940:	f000 fb3a 	bl	8006fb8 <xTaskResumeAll>
 8006944:	1e03      	subs	r3, r0, #0
 8006946:	d000      	beq.n	800694a <xQueueSemaphoreTake+0x154>
 8006948:	e779      	b.n	800683e <xQueueSemaphoreTake+0x48>
				{
					portYIELD_WITHIN_API();
 800694a:	f001 f8a1 	bl	8007a90 <vPortYield>
 800694e:	e776      	b.n	800683e <xQueueSemaphoreTake+0x48>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	0018      	movs	r0, r3
 8006954:	f000 f8aa 	bl	8006aac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006958:	f000 fb2e 	bl	8006fb8 <xTaskResumeAll>
 800695c:	e76f      	b.n	800683e <xQueueSemaphoreTake+0x48>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	0018      	movs	r0, r3
 8006962:	f000 f8a3 	bl	8006aac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006966:	f000 fb27 	bl	8006fb8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	0018      	movs	r0, r3
 800696e:	f000 f8fb 	bl	8006b68 <prvIsQueueEmpty>
 8006972:	1e03      	subs	r3, r0, #0
 8006974:	d100      	bne.n	8006978 <xQueueSemaphoreTake+0x182>
 8006976:	e762      	b.n	800683e <xQueueSemaphoreTake+0x48>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006978:	6a3b      	ldr	r3, [r7, #32]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d010      	beq.n	80069a0 <xQueueSemaphoreTake+0x1aa>
					{
						taskENTER_CRITICAL();
 800697e:	f001 f897 	bl	8007ab0 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	0018      	movs	r0, r3
 8006986:	f000 f810 	bl	80069aa <prvGetDisinheritPriorityAfterTimeout>
 800698a:	0003      	movs	r3, r0
 800698c:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	0011      	movs	r1, r2
 8006996:	0018      	movs	r0, r3
 8006998:	f000 ff16 	bl	80077c8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800699c:	f001 f89a 	bl	8007ad4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069a0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80069a2:	0018      	movs	r0, r3
 80069a4:	46bd      	mov	sp, r7
 80069a6:	b00a      	add	sp, #40	; 0x28
 80069a8:	bd80      	pop	{r7, pc}

080069aa <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b084      	sub	sp, #16
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d006      	beq.n	80069c8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2207      	movs	r2, #7
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	60fb      	str	r3, [r7, #12]
 80069c6:	e001      	b.n	80069cc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80069c8:	2300      	movs	r3, #0
 80069ca:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80069cc:	68fb      	ldr	r3, [r7, #12]
	}
 80069ce:	0018      	movs	r0, r3
 80069d0:	46bd      	mov	sp, r7
 80069d2:	b004      	add	sp, #16
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b086      	sub	sp, #24
 80069da:	af00      	add	r7, sp, #0
 80069dc:	60f8      	str	r0, [r7, #12]
 80069de:	60b9      	str	r1, [r7, #8]
 80069e0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80069e2:	2300      	movs	r3, #0
 80069e4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ea:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d10e      	bne.n	8006a12 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d14e      	bne.n	8006a9a <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	0018      	movs	r0, r3
 8006a02:	f000 fe85 	bl	8007710 <xTaskPriorityDisinherit>
 8006a06:	0003      	movs	r3, r0
 8006a08:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	609a      	str	r2, [r3, #8]
 8006a10:	e043      	b.n	8006a9a <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d119      	bne.n	8006a4c <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	6858      	ldr	r0, [r3, #4]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	0019      	movs	r1, r3
 8006a24:	f001 fe91 	bl	800874a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a30:	18d2      	adds	r2, r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	685a      	ldr	r2, [r3, #4]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d32b      	bcc.n	8006a9a <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	605a      	str	r2, [r3, #4]
 8006a4a:	e026      	b.n	8006a9a <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	68d8      	ldr	r0, [r3, #12]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	0019      	movs	r1, r3
 8006a58:	f001 fe77 	bl	800874a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	68da      	ldr	r2, [r3, #12]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a64:	425b      	negs	r3, r3
 8006a66:	18d2      	adds	r2, r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	68da      	ldr	r2, [r3, #12]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d207      	bcs.n	8006a88 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	689a      	ldr	r2, [r3, #8]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a80:	425b      	negs	r3, r3
 8006a82:	18d2      	adds	r2, r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d105      	bne.n	8006a9a <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d002      	beq.n	8006a9a <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	3b01      	subs	r3, #1
 8006a98:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	1c5a      	adds	r2, r3, #1
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006aa2:	697b      	ldr	r3, [r7, #20]
}
 8006aa4:	0018      	movs	r0, r3
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	b006      	add	sp, #24
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006ab4:	f000 fffc 	bl	8007ab0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006ab8:	230f      	movs	r3, #15
 8006aba:	18fb      	adds	r3, r7, r3
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	2145      	movs	r1, #69	; 0x45
 8006ac0:	5c52      	ldrb	r2, [r2, r1]
 8006ac2:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006ac4:	e013      	b.n	8006aee <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d016      	beq.n	8006afc <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	3324      	adds	r3, #36	; 0x24
 8006ad2:	0018      	movs	r0, r3
 8006ad4:	f000 fc1c 	bl	8007310 <xTaskRemoveFromEventList>
 8006ad8:	1e03      	subs	r3, r0, #0
 8006ada:	d001      	beq.n	8006ae0 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006adc:	f000 fcd8 	bl	8007490 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006ae0:	210f      	movs	r1, #15
 8006ae2:	187b      	adds	r3, r7, r1
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	b2da      	uxtb	r2, r3
 8006aea:	187b      	adds	r3, r7, r1
 8006aec:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006aee:	230f      	movs	r3, #15
 8006af0:	18fb      	adds	r3, r7, r3
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	b25b      	sxtb	r3, r3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	dce5      	bgt.n	8006ac6 <prvUnlockQueue+0x1a>
 8006afa:	e000      	b.n	8006afe <prvUnlockQueue+0x52>
					break;
 8006afc:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2245      	movs	r2, #69	; 0x45
 8006b02:	21ff      	movs	r1, #255	; 0xff
 8006b04:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8006b06:	f000 ffe5 	bl	8007ad4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006b0a:	f000 ffd1 	bl	8007ab0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006b0e:	230e      	movs	r3, #14
 8006b10:	18fb      	adds	r3, r7, r3
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	2144      	movs	r1, #68	; 0x44
 8006b16:	5c52      	ldrb	r2, [r2, r1]
 8006b18:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b1a:	e013      	b.n	8006b44 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	691b      	ldr	r3, [r3, #16]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d016      	beq.n	8006b52 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	3310      	adds	r3, #16
 8006b28:	0018      	movs	r0, r3
 8006b2a:	f000 fbf1 	bl	8007310 <xTaskRemoveFromEventList>
 8006b2e:	1e03      	subs	r3, r0, #0
 8006b30:	d001      	beq.n	8006b36 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8006b32:	f000 fcad 	bl	8007490 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006b36:	210e      	movs	r1, #14
 8006b38:	187b      	adds	r3, r7, r1
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	3b01      	subs	r3, #1
 8006b3e:	b2da      	uxtb	r2, r3
 8006b40:	187b      	adds	r3, r7, r1
 8006b42:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b44:	230e      	movs	r3, #14
 8006b46:	18fb      	adds	r3, r7, r3
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	b25b      	sxtb	r3, r3
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	dce5      	bgt.n	8006b1c <prvUnlockQueue+0x70>
 8006b50:	e000      	b.n	8006b54 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8006b52:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2244      	movs	r2, #68	; 0x44
 8006b58:	21ff      	movs	r1, #255	; 0xff
 8006b5a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8006b5c:	f000 ffba 	bl	8007ad4 <vPortExitCritical>
}
 8006b60:	46c0      	nop			; (mov r8, r8)
 8006b62:	46bd      	mov	sp, r7
 8006b64:	b004      	add	sp, #16
 8006b66:	bd80      	pop	{r7, pc}

08006b68 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006b70:	f000 ff9e 	bl	8007ab0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d102      	bne.n	8006b82 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	60fb      	str	r3, [r7, #12]
 8006b80:	e001      	b.n	8006b86 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006b82:	2300      	movs	r3, #0
 8006b84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006b86:	f000 ffa5 	bl	8007ad4 <vPortExitCritical>

	return xReturn;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
}
 8006b8c:	0018      	movs	r0, r3
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	b004      	add	sp, #16
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006b9c:	f000 ff88 	bl	8007ab0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d102      	bne.n	8006bb2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006bac:	2301      	movs	r3, #1
 8006bae:	60fb      	str	r3, [r7, #12]
 8006bb0:	e001      	b.n	8006bb6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006bb6:	f000 ff8d 	bl	8007ad4 <vPortExitCritical>

	return xReturn;
 8006bba:	68fb      	ldr	r3, [r7, #12]
}
 8006bbc:	0018      	movs	r0, r3
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	b004      	add	sp, #16
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006bc4:	b590      	push	{r4, r7, lr}
 8006bc6:	b08d      	sub	sp, #52	; 0x34
 8006bc8:	af04      	add	r7, sp, #16
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	603b      	str	r3, [r7, #0]
 8006bd0:	1dbb      	adds	r3, r7, #6
 8006bd2:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006bd4:	1dbb      	adds	r3, r7, #6
 8006bd6:	881b      	ldrh	r3, [r3, #0]
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	0018      	movs	r0, r3
 8006bdc:	f001 f800 	bl	8007be0 <pvPortMalloc>
 8006be0:	0003      	movs	r3, r0
 8006be2:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d010      	beq.n	8006c0c <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006bea:	2054      	movs	r0, #84	; 0x54
 8006bec:	f000 fff8 	bl	8007be0 <pvPortMalloc>
 8006bf0:	0003      	movs	r3, r0
 8006bf2:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d003      	beq.n	8006c02 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	697a      	ldr	r2, [r7, #20]
 8006bfe:	631a      	str	r2, [r3, #48]	; 0x30
 8006c00:	e006      	b.n	8006c10 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	0018      	movs	r0, r3
 8006c06:	f001 f897 	bl	8007d38 <vPortFree>
 8006c0a:	e001      	b.n	8006c10 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006c10:	69fb      	ldr	r3, [r7, #28]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d016      	beq.n	8006c44 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006c16:	1dbb      	adds	r3, r7, #6
 8006c18:	881a      	ldrh	r2, [r3, #0]
 8006c1a:	683c      	ldr	r4, [r7, #0]
 8006c1c:	68b9      	ldr	r1, [r7, #8]
 8006c1e:	68f8      	ldr	r0, [r7, #12]
 8006c20:	2300      	movs	r3, #0
 8006c22:	9303      	str	r3, [sp, #12]
 8006c24:	69fb      	ldr	r3, [r7, #28]
 8006c26:	9302      	str	r3, [sp, #8]
 8006c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c2a:	9301      	str	r3, [sp, #4]
 8006c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c2e:	9300      	str	r3, [sp, #0]
 8006c30:	0023      	movs	r3, r4
 8006c32:	f000 f80f 	bl	8006c54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c36:	69fb      	ldr	r3, [r7, #28]
 8006c38:	0018      	movs	r0, r3
 8006c3a:	f000 f88d 	bl	8006d58 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	61bb      	str	r3, [r7, #24]
 8006c42:	e002      	b.n	8006c4a <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006c44:	2301      	movs	r3, #1
 8006c46:	425b      	negs	r3, r3
 8006c48:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006c4a:	69bb      	ldr	r3, [r7, #24]
	}
 8006c4c:	0018      	movs	r0, r3
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	b009      	add	sp, #36	; 0x24
 8006c52:	bd90      	pop	{r4, r7, pc}

08006c54 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b086      	sub	sp, #24
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	60b9      	str	r1, [r7, #8]
 8006c5e:	607a      	str	r2, [r7, #4]
 8006c60:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	493a      	ldr	r1, [pc, #232]	; (8006d54 <prvInitialiseNewTask+0x100>)
 8006c6a:	468c      	mov	ip, r1
 8006c6c:	4463      	add	r3, ip
 8006c6e:	009b      	lsls	r3, r3, #2
 8006c70:	18d3      	adds	r3, r2, r3
 8006c72:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	2207      	movs	r2, #7
 8006c78:	4393      	bics	r3, r2
 8006c7a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	2207      	movs	r2, #7
 8006c80:	4013      	ands	r3, r2
 8006c82:	d001      	beq.n	8006c88 <prvInitialiseNewTask+0x34>
 8006c84:	b672      	cpsid	i
 8006c86:	e7fe      	b.n	8006c86 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d020      	beq.n	8006cd0 <prvInitialiseNewTask+0x7c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c8e:	2300      	movs	r3, #0
 8006c90:	617b      	str	r3, [r7, #20]
 8006c92:	e013      	b.n	8006cbc <prvInitialiseNewTask+0x68>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006c94:	68ba      	ldr	r2, [r7, #8]
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	18d3      	adds	r3, r2, r3
 8006c9a:	7818      	ldrb	r0, [r3, #0]
 8006c9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c9e:	2134      	movs	r1, #52	; 0x34
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	18d3      	adds	r3, r2, r3
 8006ca4:	185b      	adds	r3, r3, r1
 8006ca6:	1c02      	adds	r2, r0, #0
 8006ca8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006caa:	68ba      	ldr	r2, [r7, #8]
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	18d3      	adds	r3, r2, r3
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d006      	beq.n	8006cc4 <prvInitialiseNewTask+0x70>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	3301      	adds	r3, #1
 8006cba:	617b      	str	r3, [r7, #20]
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	2b0f      	cmp	r3, #15
 8006cc0:	d9e8      	bls.n	8006c94 <prvInitialiseNewTask+0x40>
 8006cc2:	e000      	b.n	8006cc6 <prvInitialiseNewTask+0x72>
			{
				break;
 8006cc4:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cc8:	2243      	movs	r2, #67	; 0x43
 8006cca:	2100      	movs	r1, #0
 8006ccc:	5499      	strb	r1, [r3, r2]
 8006cce:	e003      	b.n	8006cd8 <prvInitialiseNewTask+0x84>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cd2:	2234      	movs	r2, #52	; 0x34
 8006cd4:	2100      	movs	r1, #0
 8006cd6:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006cd8:	6a3b      	ldr	r3, [r7, #32]
 8006cda:	2b06      	cmp	r3, #6
 8006cdc:	d901      	bls.n	8006ce2 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006cde:	2306      	movs	r3, #6
 8006ce0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ce4:	6a3a      	ldr	r2, [r7, #32]
 8006ce6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cea:	6a3a      	ldr	r2, [r7, #32]
 8006cec:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf6:	3304      	adds	r3, #4
 8006cf8:	0018      	movs	r0, r3
 8006cfa:	f7ff fb24 	bl	8006346 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d00:	3318      	adds	r3, #24
 8006d02:	0018      	movs	r0, r3
 8006d04:	f7ff fb1f 	bl	8006346 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d0c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d0e:	6a3b      	ldr	r3, [r7, #32]
 8006d10:	2207      	movs	r2, #7
 8006d12:	1ad2      	subs	r2, r2, r3
 8006d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d16:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d1c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d20:	2200      	movs	r2, #0
 8006d22:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d26:	2250      	movs	r2, #80	; 0x50
 8006d28:	2100      	movs	r1, #0
 8006d2a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006d2c:	683a      	ldr	r2, [r7, #0]
 8006d2e:	68f9      	ldr	r1, [r7, #12]
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	0018      	movs	r0, r3
 8006d34:	f000 fe1e 	bl	8007974 <pxPortInitialiseStack>
 8006d38:	0002      	movs	r2, r0
 8006d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d3c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d002      	beq.n	8006d4a <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d4a:	46c0      	nop			; (mov r8, r8)
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	b006      	add	sp, #24
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	46c0      	nop			; (mov r8, r8)
 8006d54:	3fffffff 	.word	0x3fffffff

08006d58 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b082      	sub	sp, #8
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006d60:	f000 fea6 	bl	8007ab0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006d64:	4b28      	ldr	r3, [pc, #160]	; (8006e08 <prvAddNewTaskToReadyList+0xb0>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	1c5a      	adds	r2, r3, #1
 8006d6a:	4b27      	ldr	r3, [pc, #156]	; (8006e08 <prvAddNewTaskToReadyList+0xb0>)
 8006d6c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8006d6e:	4b27      	ldr	r3, [pc, #156]	; (8006e0c <prvAddNewTaskToReadyList+0xb4>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d109      	bne.n	8006d8a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006d76:	4b25      	ldr	r3, [pc, #148]	; (8006e0c <prvAddNewTaskToReadyList+0xb4>)
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006d7c:	4b22      	ldr	r3, [pc, #136]	; (8006e08 <prvAddNewTaskToReadyList+0xb0>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d110      	bne.n	8006da6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006d84:	f000 fb9e 	bl	80074c4 <prvInitialiseTaskLists>
 8006d88:	e00d      	b.n	8006da6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006d8a:	4b21      	ldr	r3, [pc, #132]	; (8006e10 <prvAddNewTaskToReadyList+0xb8>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d109      	bne.n	8006da6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006d92:	4b1e      	ldr	r3, [pc, #120]	; (8006e0c <prvAddNewTaskToReadyList+0xb4>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d802      	bhi.n	8006da6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006da0:	4b1a      	ldr	r3, [pc, #104]	; (8006e0c <prvAddNewTaskToReadyList+0xb4>)
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006da6:	4b1b      	ldr	r3, [pc, #108]	; (8006e14 <prvAddNewTaskToReadyList+0xbc>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	1c5a      	adds	r2, r3, #1
 8006dac:	4b19      	ldr	r3, [pc, #100]	; (8006e14 <prvAddNewTaskToReadyList+0xbc>)
 8006dae:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006db4:	4b18      	ldr	r3, [pc, #96]	; (8006e18 <prvAddNewTaskToReadyList+0xc0>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d903      	bls.n	8006dc4 <prvAddNewTaskToReadyList+0x6c>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dc0:	4b15      	ldr	r3, [pc, #84]	; (8006e18 <prvAddNewTaskToReadyList+0xc0>)
 8006dc2:	601a      	str	r2, [r3, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dc8:	0013      	movs	r3, r2
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	189b      	adds	r3, r3, r2
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	4a12      	ldr	r2, [pc, #72]	; (8006e1c <prvAddNewTaskToReadyList+0xc4>)
 8006dd2:	189a      	adds	r2, r3, r2
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	3304      	adds	r3, #4
 8006dd8:	0019      	movs	r1, r3
 8006dda:	0010      	movs	r0, r2
 8006ddc:	f7ff fabe 	bl	800635c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006de0:	f000 fe78 	bl	8007ad4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006de4:	4b0a      	ldr	r3, [pc, #40]	; (8006e10 <prvAddNewTaskToReadyList+0xb8>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d008      	beq.n	8006dfe <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006dec:	4b07      	ldr	r3, [pc, #28]	; (8006e0c <prvAddNewTaskToReadyList+0xb4>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d201      	bcs.n	8006dfe <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006dfa:	f000 fe49 	bl	8007a90 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006dfe:	46c0      	nop			; (mov r8, r8)
 8006e00:	46bd      	mov	sp, r7
 8006e02:	b002      	add	sp, #8
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	46c0      	nop			; (mov r8, r8)
 8006e08:	20000808 	.word	0x20000808
 8006e0c:	20000708 	.word	0x20000708
 8006e10:	20000814 	.word	0x20000814
 8006e14:	20000824 	.word	0x20000824
 8006e18:	20000810 	.word	0x20000810
 8006e1c:	2000070c 	.word	0x2000070c

08006e20 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b084      	sub	sp, #16
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006e28:	f000 fe42 	bl	8007ab0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d102      	bne.n	8006e38 <vTaskDelete+0x18>
 8006e32:	4b26      	ldr	r3, [pc, #152]	; (8006ecc <vTaskDelete+0xac>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	e000      	b.n	8006e3a <vTaskDelete+0x1a>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	3304      	adds	r3, #4
 8006e40:	0018      	movs	r0, r3
 8006e42:	f7ff fae3 	bl	800640c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d004      	beq.n	8006e58 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	3318      	adds	r3, #24
 8006e52:	0018      	movs	r0, r3
 8006e54:	f7ff fada 	bl	800640c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8006e58:	4b1d      	ldr	r3, [pc, #116]	; (8006ed0 <vTaskDelete+0xb0>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	1c5a      	adds	r2, r3, #1
 8006e5e:	4b1c      	ldr	r3, [pc, #112]	; (8006ed0 <vTaskDelete+0xb0>)
 8006e60:	601a      	str	r2, [r3, #0]

			if( pxTCB == pxCurrentTCB )
 8006e62:	4b1a      	ldr	r3, [pc, #104]	; (8006ecc <vTaskDelete+0xac>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d10c      	bne.n	8006e86 <vTaskDelete+0x66>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	1d1a      	adds	r2, r3, #4
 8006e70:	4b18      	ldr	r3, [pc, #96]	; (8006ed4 <vTaskDelete+0xb4>)
 8006e72:	0011      	movs	r1, r2
 8006e74:	0018      	movs	r0, r3
 8006e76:	f7ff fa71 	bl	800635c <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8006e7a:	4b17      	ldr	r3, [pc, #92]	; (8006ed8 <vTaskDelete+0xb8>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	1c5a      	adds	r2, r3, #1
 8006e80:	4b15      	ldr	r3, [pc, #84]	; (8006ed8 <vTaskDelete+0xb8>)
 8006e82:	601a      	str	r2, [r3, #0]
 8006e84:	e00a      	b.n	8006e9c <vTaskDelete+0x7c>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8006e86:	4b15      	ldr	r3, [pc, #84]	; (8006edc <vTaskDelete+0xbc>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	1e5a      	subs	r2, r3, #1
 8006e8c:	4b13      	ldr	r3, [pc, #76]	; (8006edc <vTaskDelete+0xbc>)
 8006e8e:	601a      	str	r2, [r3, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	0018      	movs	r0, r3
 8006e94:	f000 fb88 	bl	80075a8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8006e98:	f000 fb98 	bl	80075cc <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8006e9c:	f000 fe1a 	bl	8007ad4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8006ea0:	4b0f      	ldr	r3, [pc, #60]	; (8006ee0 <vTaskDelete+0xc0>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d00c      	beq.n	8006ec2 <vTaskDelete+0xa2>
		{
			if( pxTCB == pxCurrentTCB )
 8006ea8:	4b08      	ldr	r3, [pc, #32]	; (8006ecc <vTaskDelete+0xac>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	68fa      	ldr	r2, [r7, #12]
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d107      	bne.n	8006ec2 <vTaskDelete+0xa2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8006eb2:	4b0c      	ldr	r3, [pc, #48]	; (8006ee4 <vTaskDelete+0xc4>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d001      	beq.n	8006ebe <vTaskDelete+0x9e>
 8006eba:	b672      	cpsid	i
 8006ebc:	e7fe      	b.n	8006ebc <vTaskDelete+0x9c>
				portYIELD_WITHIN_API();
 8006ebe:	f000 fde7 	bl	8007a90 <vPortYield>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006ec2:	46c0      	nop			; (mov r8, r8)
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	b004      	add	sp, #16
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	46c0      	nop			; (mov r8, r8)
 8006ecc:	20000708 	.word	0x20000708
 8006ed0:	20000824 	.word	0x20000824
 8006ed4:	200007dc 	.word	0x200007dc
 8006ed8:	200007f0 	.word	0x200007f0
 8006edc:	20000808 	.word	0x20000808
 8006ee0:	20000814 	.word	0x20000814
 8006ee4:	20000830 	.word	0x20000830

08006ee8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d010      	beq.n	8006f1c <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006efa:	4b0d      	ldr	r3, [pc, #52]	; (8006f30 <vTaskDelay+0x48>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d001      	beq.n	8006f06 <vTaskDelay+0x1e>
 8006f02:	b672      	cpsid	i
 8006f04:	e7fe      	b.n	8006f04 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8006f06:	f000 f84b 	bl	8006fa0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2100      	movs	r1, #0
 8006f0e:	0018      	movs	r0, r3
 8006f10:	f000 fcdc 	bl	80078cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006f14:	f000 f850 	bl	8006fb8 <xTaskResumeAll>
 8006f18:	0003      	movs	r3, r0
 8006f1a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d101      	bne.n	8006f26 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8006f22:	f000 fdb5 	bl	8007a90 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f26:	46c0      	nop			; (mov r8, r8)
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	b004      	add	sp, #16
 8006f2c:	bd80      	pop	{r7, pc}
 8006f2e:	46c0      	nop			; (mov r8, r8)
 8006f30:	20000830 	.word	0x20000830

08006f34 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8006f3a:	4913      	ldr	r1, [pc, #76]	; (8006f88 <vTaskStartScheduler+0x54>)
 8006f3c:	4813      	ldr	r0, [pc, #76]	; (8006f8c <vTaskStartScheduler+0x58>)
 8006f3e:	4b14      	ldr	r3, [pc, #80]	; (8006f90 <vTaskStartScheduler+0x5c>)
 8006f40:	9301      	str	r3, [sp, #4]
 8006f42:	2300      	movs	r3, #0
 8006f44:	9300      	str	r3, [sp, #0]
 8006f46:	2300      	movs	r3, #0
 8006f48:	2280      	movs	r2, #128	; 0x80
 8006f4a:	f7ff fe3b 	bl	8006bc4 <xTaskCreate>
 8006f4e:	0003      	movs	r3, r0
 8006f50:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d10d      	bne.n	8006f74 <vTaskStartScheduler+0x40>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8006f58:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006f5a:	4b0e      	ldr	r3, [pc, #56]	; (8006f94 <vTaskStartScheduler+0x60>)
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	4252      	negs	r2, r2
 8006f60:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006f62:	4b0d      	ldr	r3, [pc, #52]	; (8006f98 <vTaskStartScheduler+0x64>)
 8006f64:	2201      	movs	r2, #1
 8006f66:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006f68:	4b0c      	ldr	r3, [pc, #48]	; (8006f9c <vTaskStartScheduler+0x68>)
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006f6e:	f000 fd6b 	bl	8007a48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006f72:	e004      	b.n	8006f7e <vTaskStartScheduler+0x4a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	3301      	adds	r3, #1
 8006f78:	d101      	bne.n	8006f7e <vTaskStartScheduler+0x4a>
 8006f7a:	b672      	cpsid	i
 8006f7c:	e7fe      	b.n	8006f7c <vTaskStartScheduler+0x48>
}
 8006f7e:	46c0      	nop			; (mov r8, r8)
 8006f80:	46bd      	mov	sp, r7
 8006f82:	b002      	add	sp, #8
 8006f84:	bd80      	pop	{r7, pc}
 8006f86:	46c0      	nop			; (mov r8, r8)
 8006f88:	08009774 	.word	0x08009774
 8006f8c:	080074a5 	.word	0x080074a5
 8006f90:	2000082c 	.word	0x2000082c
 8006f94:	20000828 	.word	0x20000828
 8006f98:	20000814 	.word	0x20000814
 8006f9c:	2000080c 	.word	0x2000080c

08006fa0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006fa4:	4b03      	ldr	r3, [pc, #12]	; (8006fb4 <vTaskSuspendAll+0x14>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	1c5a      	adds	r2, r3, #1
 8006faa:	4b02      	ldr	r3, [pc, #8]	; (8006fb4 <vTaskSuspendAll+0x14>)
 8006fac:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006fae:	46c0      	nop			; (mov r8, r8)
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	20000830 	.word	0x20000830

08006fb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b084      	sub	sp, #16
 8006fbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006fc6:	4b3a      	ldr	r3, [pc, #232]	; (80070b0 <xTaskResumeAll+0xf8>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d101      	bne.n	8006fd2 <xTaskResumeAll+0x1a>
 8006fce:	b672      	cpsid	i
 8006fd0:	e7fe      	b.n	8006fd0 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006fd2:	f000 fd6d 	bl	8007ab0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006fd6:	4b36      	ldr	r3, [pc, #216]	; (80070b0 <xTaskResumeAll+0xf8>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	1e5a      	subs	r2, r3, #1
 8006fdc:	4b34      	ldr	r3, [pc, #208]	; (80070b0 <xTaskResumeAll+0xf8>)
 8006fde:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fe0:	4b33      	ldr	r3, [pc, #204]	; (80070b0 <xTaskResumeAll+0xf8>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d15b      	bne.n	80070a0 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006fe8:	4b32      	ldr	r3, [pc, #200]	; (80070b4 <xTaskResumeAll+0xfc>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d057      	beq.n	80070a0 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ff0:	e02f      	b.n	8007052 <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ff2:	4b31      	ldr	r3, [pc, #196]	; (80070b8 <xTaskResumeAll+0x100>)
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	3318      	adds	r3, #24
 8006ffe:	0018      	movs	r0, r3
 8007000:	f7ff fa04 	bl	800640c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	3304      	adds	r3, #4
 8007008:	0018      	movs	r0, r3
 800700a:	f7ff f9ff 	bl	800640c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007012:	4b2a      	ldr	r3, [pc, #168]	; (80070bc <xTaskResumeAll+0x104>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	429a      	cmp	r2, r3
 8007018:	d903      	bls.n	8007022 <xTaskResumeAll+0x6a>
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800701e:	4b27      	ldr	r3, [pc, #156]	; (80070bc <xTaskResumeAll+0x104>)
 8007020:	601a      	str	r2, [r3, #0]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007026:	0013      	movs	r3, r2
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	189b      	adds	r3, r3, r2
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	4a24      	ldr	r2, [pc, #144]	; (80070c0 <xTaskResumeAll+0x108>)
 8007030:	189a      	adds	r2, r3, r2
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	3304      	adds	r3, #4
 8007036:	0019      	movs	r1, r3
 8007038:	0010      	movs	r0, r2
 800703a:	f7ff f98f 	bl	800635c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007042:	4b20      	ldr	r3, [pc, #128]	; (80070c4 <xTaskResumeAll+0x10c>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007048:	429a      	cmp	r2, r3
 800704a:	d302      	bcc.n	8007052 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 800704c:	4b1e      	ldr	r3, [pc, #120]	; (80070c8 <xTaskResumeAll+0x110>)
 800704e:	2201      	movs	r2, #1
 8007050:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007052:	4b19      	ldr	r3, [pc, #100]	; (80070b8 <xTaskResumeAll+0x100>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d1cb      	bne.n	8006ff2 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d001      	beq.n	8007064 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007060:	f000 fab4 	bl	80075cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007064:	4b19      	ldr	r3, [pc, #100]	; (80070cc <xTaskResumeAll+0x114>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d00f      	beq.n	8007090 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007070:	f000 f82e 	bl	80070d0 <xTaskIncrementTick>
 8007074:	1e03      	subs	r3, r0, #0
 8007076:	d002      	beq.n	800707e <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8007078:	4b13      	ldr	r3, [pc, #76]	; (80070c8 <xTaskResumeAll+0x110>)
 800707a:	2201      	movs	r2, #1
 800707c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	3b01      	subs	r3, #1
 8007082:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d1f2      	bne.n	8007070 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 800708a:	4b10      	ldr	r3, [pc, #64]	; (80070cc <xTaskResumeAll+0x114>)
 800708c:	2200      	movs	r2, #0
 800708e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007090:	4b0d      	ldr	r3, [pc, #52]	; (80070c8 <xTaskResumeAll+0x110>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d003      	beq.n	80070a0 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007098:	2301      	movs	r3, #1
 800709a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800709c:	f000 fcf8 	bl	8007a90 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80070a0:	f000 fd18 	bl	8007ad4 <vPortExitCritical>

	return xAlreadyYielded;
 80070a4:	68bb      	ldr	r3, [r7, #8]
}
 80070a6:	0018      	movs	r0, r3
 80070a8:	46bd      	mov	sp, r7
 80070aa:	b004      	add	sp, #16
 80070ac:	bd80      	pop	{r7, pc}
 80070ae:	46c0      	nop			; (mov r8, r8)
 80070b0:	20000830 	.word	0x20000830
 80070b4:	20000808 	.word	0x20000808
 80070b8:	200007c8 	.word	0x200007c8
 80070bc:	20000810 	.word	0x20000810
 80070c0:	2000070c 	.word	0x2000070c
 80070c4:	20000708 	.word	0x20000708
 80070c8:	2000081c 	.word	0x2000081c
 80070cc:	20000818 	.word	0x20000818

080070d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b086      	sub	sp, #24
 80070d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80070d6:	2300      	movs	r3, #0
 80070d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070da:	4b4a      	ldr	r3, [pc, #296]	; (8007204 <xTaskIncrementTick+0x134>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d000      	beq.n	80070e4 <xTaskIncrementTick+0x14>
 80070e2:	e084      	b.n	80071ee <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80070e4:	4b48      	ldr	r3, [pc, #288]	; (8007208 <xTaskIncrementTick+0x138>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	3301      	adds	r3, #1
 80070ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80070ec:	4b46      	ldr	r3, [pc, #280]	; (8007208 <xTaskIncrementTick+0x138>)
 80070ee:	693a      	ldr	r2, [r7, #16]
 80070f0:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d117      	bne.n	8007128 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 80070f8:	4b44      	ldr	r3, [pc, #272]	; (800720c <xTaskIncrementTick+0x13c>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d001      	beq.n	8007106 <xTaskIncrementTick+0x36>
 8007102:	b672      	cpsid	i
 8007104:	e7fe      	b.n	8007104 <xTaskIncrementTick+0x34>
 8007106:	4b41      	ldr	r3, [pc, #260]	; (800720c <xTaskIncrementTick+0x13c>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	60fb      	str	r3, [r7, #12]
 800710c:	4b40      	ldr	r3, [pc, #256]	; (8007210 <xTaskIncrementTick+0x140>)
 800710e:	681a      	ldr	r2, [r3, #0]
 8007110:	4b3e      	ldr	r3, [pc, #248]	; (800720c <xTaskIncrementTick+0x13c>)
 8007112:	601a      	str	r2, [r3, #0]
 8007114:	4b3e      	ldr	r3, [pc, #248]	; (8007210 <xTaskIncrementTick+0x140>)
 8007116:	68fa      	ldr	r2, [r7, #12]
 8007118:	601a      	str	r2, [r3, #0]
 800711a:	4b3e      	ldr	r3, [pc, #248]	; (8007214 <xTaskIncrementTick+0x144>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	1c5a      	adds	r2, r3, #1
 8007120:	4b3c      	ldr	r3, [pc, #240]	; (8007214 <xTaskIncrementTick+0x144>)
 8007122:	601a      	str	r2, [r3, #0]
 8007124:	f000 fa52 	bl	80075cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007128:	4b3b      	ldr	r3, [pc, #236]	; (8007218 <xTaskIncrementTick+0x148>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	693a      	ldr	r2, [r7, #16]
 800712e:	429a      	cmp	r2, r3
 8007130:	d349      	bcc.n	80071c6 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007132:	4b36      	ldr	r3, [pc, #216]	; (800720c <xTaskIncrementTick+0x13c>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d104      	bne.n	8007146 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800713c:	4b36      	ldr	r3, [pc, #216]	; (8007218 <xTaskIncrementTick+0x148>)
 800713e:	2201      	movs	r2, #1
 8007140:	4252      	negs	r2, r2
 8007142:	601a      	str	r2, [r3, #0]
					break;
 8007144:	e03f      	b.n	80071c6 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007146:	4b31      	ldr	r3, [pc, #196]	; (800720c <xTaskIncrementTick+0x13c>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007156:	693a      	ldr	r2, [r7, #16]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	429a      	cmp	r2, r3
 800715c:	d203      	bcs.n	8007166 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800715e:	4b2e      	ldr	r3, [pc, #184]	; (8007218 <xTaskIncrementTick+0x148>)
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007164:	e02f      	b.n	80071c6 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	3304      	adds	r3, #4
 800716a:	0018      	movs	r0, r3
 800716c:	f7ff f94e 	bl	800640c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007174:	2b00      	cmp	r3, #0
 8007176:	d004      	beq.n	8007182 <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	3318      	adds	r3, #24
 800717c:	0018      	movs	r0, r3
 800717e:	f7ff f945 	bl	800640c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007186:	4b25      	ldr	r3, [pc, #148]	; (800721c <xTaskIncrementTick+0x14c>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	429a      	cmp	r2, r3
 800718c:	d903      	bls.n	8007196 <xTaskIncrementTick+0xc6>
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007192:	4b22      	ldr	r3, [pc, #136]	; (800721c <xTaskIncrementTick+0x14c>)
 8007194:	601a      	str	r2, [r3, #0]
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800719a:	0013      	movs	r3, r2
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	189b      	adds	r3, r3, r2
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	4a1f      	ldr	r2, [pc, #124]	; (8007220 <xTaskIncrementTick+0x150>)
 80071a4:	189a      	adds	r2, r3, r2
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	3304      	adds	r3, #4
 80071aa:	0019      	movs	r1, r3
 80071ac:	0010      	movs	r0, r2
 80071ae:	f7ff f8d5 	bl	800635c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071b6:	4b1b      	ldr	r3, [pc, #108]	; (8007224 <xTaskIncrementTick+0x154>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071bc:	429a      	cmp	r2, r3
 80071be:	d3b8      	bcc.n	8007132 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 80071c0:	2301      	movs	r3, #1
 80071c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80071c4:	e7b5      	b.n	8007132 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80071c6:	4b17      	ldr	r3, [pc, #92]	; (8007224 <xTaskIncrementTick+0x154>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071cc:	4914      	ldr	r1, [pc, #80]	; (8007220 <xTaskIncrementTick+0x150>)
 80071ce:	0013      	movs	r3, r2
 80071d0:	009b      	lsls	r3, r3, #2
 80071d2:	189b      	adds	r3, r3, r2
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	585b      	ldr	r3, [r3, r1]
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d901      	bls.n	80071e0 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 80071dc:	2301      	movs	r3, #1
 80071de:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80071e0:	4b11      	ldr	r3, [pc, #68]	; (8007228 <xTaskIncrementTick+0x158>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d007      	beq.n	80071f8 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 80071e8:	2301      	movs	r3, #1
 80071ea:	617b      	str	r3, [r7, #20]
 80071ec:	e004      	b.n	80071f8 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80071ee:	4b0f      	ldr	r3, [pc, #60]	; (800722c <xTaskIncrementTick+0x15c>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	1c5a      	adds	r2, r3, #1
 80071f4:	4b0d      	ldr	r3, [pc, #52]	; (800722c <xTaskIncrementTick+0x15c>)
 80071f6:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80071f8:	697b      	ldr	r3, [r7, #20]
}
 80071fa:	0018      	movs	r0, r3
 80071fc:	46bd      	mov	sp, r7
 80071fe:	b006      	add	sp, #24
 8007200:	bd80      	pop	{r7, pc}
 8007202:	46c0      	nop			; (mov r8, r8)
 8007204:	20000830 	.word	0x20000830
 8007208:	2000080c 	.word	0x2000080c
 800720c:	200007c0 	.word	0x200007c0
 8007210:	200007c4 	.word	0x200007c4
 8007214:	20000820 	.word	0x20000820
 8007218:	20000828 	.word	0x20000828
 800721c:	20000810 	.word	0x20000810
 8007220:	2000070c 	.word	0x2000070c
 8007224:	20000708 	.word	0x20000708
 8007228:	2000081c 	.word	0x2000081c
 800722c:	20000818 	.word	0x20000818

08007230 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b082      	sub	sp, #8
 8007234:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007236:	4b22      	ldr	r3, [pc, #136]	; (80072c0 <vTaskSwitchContext+0x90>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d003      	beq.n	8007246 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800723e:	4b21      	ldr	r3, [pc, #132]	; (80072c4 <vTaskSwitchContext+0x94>)
 8007240:	2201      	movs	r2, #1
 8007242:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007244:	e037      	b.n	80072b6 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8007246:	4b1f      	ldr	r3, [pc, #124]	; (80072c4 <vTaskSwitchContext+0x94>)
 8007248:	2200      	movs	r2, #0
 800724a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800724c:	4b1e      	ldr	r3, [pc, #120]	; (80072c8 <vTaskSwitchContext+0x98>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	607b      	str	r3, [r7, #4]
 8007252:	e007      	b.n	8007264 <vTaskSwitchContext+0x34>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d101      	bne.n	800725e <vTaskSwitchContext+0x2e>
 800725a:	b672      	cpsid	i
 800725c:	e7fe      	b.n	800725c <vTaskSwitchContext+0x2c>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	3b01      	subs	r3, #1
 8007262:	607b      	str	r3, [r7, #4]
 8007264:	4919      	ldr	r1, [pc, #100]	; (80072cc <vTaskSwitchContext+0x9c>)
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	0013      	movs	r3, r2
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	189b      	adds	r3, r3, r2
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	585b      	ldr	r3, [r3, r1]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d0ee      	beq.n	8007254 <vTaskSwitchContext+0x24>
 8007276:	687a      	ldr	r2, [r7, #4]
 8007278:	0013      	movs	r3, r2
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	189b      	adds	r3, r3, r2
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	4a12      	ldr	r2, [pc, #72]	; (80072cc <vTaskSwitchContext+0x9c>)
 8007282:	189b      	adds	r3, r3, r2
 8007284:	603b      	str	r3, [r7, #0]
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	685a      	ldr	r2, [r3, #4]
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	605a      	str	r2, [r3, #4]
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	685a      	ldr	r2, [r3, #4]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	3308      	adds	r3, #8
 8007298:	429a      	cmp	r2, r3
 800729a:	d104      	bne.n	80072a6 <vTaskSwitchContext+0x76>
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	685a      	ldr	r2, [r3, #4]
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	605a      	str	r2, [r3, #4]
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	68da      	ldr	r2, [r3, #12]
 80072ac:	4b08      	ldr	r3, [pc, #32]	; (80072d0 <vTaskSwitchContext+0xa0>)
 80072ae:	601a      	str	r2, [r3, #0]
 80072b0:	4b05      	ldr	r3, [pc, #20]	; (80072c8 <vTaskSwitchContext+0x98>)
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	601a      	str	r2, [r3, #0]
}
 80072b6:	46c0      	nop			; (mov r8, r8)
 80072b8:	46bd      	mov	sp, r7
 80072ba:	b002      	add	sp, #8
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	46c0      	nop			; (mov r8, r8)
 80072c0:	20000830 	.word	0x20000830
 80072c4:	2000081c 	.word	0x2000081c
 80072c8:	20000810 	.word	0x20000810
 80072cc:	2000070c 	.word	0x2000070c
 80072d0:	20000708 	.word	0x20000708

080072d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b082      	sub	sp, #8
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d101      	bne.n	80072e8 <vTaskPlaceOnEventList+0x14>
 80072e4:	b672      	cpsid	i
 80072e6:	e7fe      	b.n	80072e6 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80072e8:	4b08      	ldr	r3, [pc, #32]	; (800730c <vTaskPlaceOnEventList+0x38>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	3318      	adds	r3, #24
 80072ee:	001a      	movs	r2, r3
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	0011      	movs	r1, r2
 80072f4:	0018      	movs	r0, r3
 80072f6:	f7ff f853 	bl	80063a0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	2101      	movs	r1, #1
 80072fe:	0018      	movs	r0, r3
 8007300:	f000 fae4 	bl	80078cc <prvAddCurrentTaskToDelayedList>
}
 8007304:	46c0      	nop			; (mov r8, r8)
 8007306:	46bd      	mov	sp, r7
 8007308:	b002      	add	sp, #8
 800730a:	bd80      	pop	{r7, pc}
 800730c:	20000708 	.word	0x20000708

08007310 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d101      	bne.n	800732a <xTaskRemoveFromEventList+0x1a>
 8007326:	b672      	cpsid	i
 8007328:	e7fe      	b.n	8007328 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	3318      	adds	r3, #24
 800732e:	0018      	movs	r0, r3
 8007330:	f7ff f86c 	bl	800640c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007334:	4b1e      	ldr	r3, [pc, #120]	; (80073b0 <xTaskRemoveFromEventList+0xa0>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d11d      	bne.n	8007378 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	3304      	adds	r3, #4
 8007340:	0018      	movs	r0, r3
 8007342:	f7ff f863 	bl	800640c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800734a:	4b1a      	ldr	r3, [pc, #104]	; (80073b4 <xTaskRemoveFromEventList+0xa4>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	429a      	cmp	r2, r3
 8007350:	d903      	bls.n	800735a <xTaskRemoveFromEventList+0x4a>
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007356:	4b17      	ldr	r3, [pc, #92]	; (80073b4 <xTaskRemoveFromEventList+0xa4>)
 8007358:	601a      	str	r2, [r3, #0]
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800735e:	0013      	movs	r3, r2
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	189b      	adds	r3, r3, r2
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	4a14      	ldr	r2, [pc, #80]	; (80073b8 <xTaskRemoveFromEventList+0xa8>)
 8007368:	189a      	adds	r2, r3, r2
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	3304      	adds	r3, #4
 800736e:	0019      	movs	r1, r3
 8007370:	0010      	movs	r0, r2
 8007372:	f7fe fff3 	bl	800635c <vListInsertEnd>
 8007376:	e007      	b.n	8007388 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	3318      	adds	r3, #24
 800737c:	001a      	movs	r2, r3
 800737e:	4b0f      	ldr	r3, [pc, #60]	; (80073bc <xTaskRemoveFromEventList+0xac>)
 8007380:	0011      	movs	r1, r2
 8007382:	0018      	movs	r0, r3
 8007384:	f7fe ffea 	bl	800635c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800738c:	4b0c      	ldr	r3, [pc, #48]	; (80073c0 <xTaskRemoveFromEventList+0xb0>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007392:	429a      	cmp	r2, r3
 8007394:	d905      	bls.n	80073a2 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007396:	2301      	movs	r3, #1
 8007398:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800739a:	4b0a      	ldr	r3, [pc, #40]	; (80073c4 <xTaskRemoveFromEventList+0xb4>)
 800739c:	2201      	movs	r2, #1
 800739e:	601a      	str	r2, [r3, #0]
 80073a0:	e001      	b.n	80073a6 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 80073a2:	2300      	movs	r3, #0
 80073a4:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80073a6:	68fb      	ldr	r3, [r7, #12]
}
 80073a8:	0018      	movs	r0, r3
 80073aa:	46bd      	mov	sp, r7
 80073ac:	b004      	add	sp, #16
 80073ae:	bd80      	pop	{r7, pc}
 80073b0:	20000830 	.word	0x20000830
 80073b4:	20000810 	.word	0x20000810
 80073b8:	2000070c 	.word	0x2000070c
 80073bc:	200007c8 	.word	0x200007c8
 80073c0:	20000708 	.word	0x20000708
 80073c4:	2000081c 	.word	0x2000081c

080073c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80073d0:	4b05      	ldr	r3, [pc, #20]	; (80073e8 <vTaskInternalSetTimeOutState+0x20>)
 80073d2:	681a      	ldr	r2, [r3, #0]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80073d8:	4b04      	ldr	r3, [pc, #16]	; (80073ec <vTaskInternalSetTimeOutState+0x24>)
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	605a      	str	r2, [r3, #4]
}
 80073e0:	46c0      	nop			; (mov r8, r8)
 80073e2:	46bd      	mov	sp, r7
 80073e4:	b002      	add	sp, #8
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	20000820 	.word	0x20000820
 80073ec:	2000080c 	.word	0x2000080c

080073f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b086      	sub	sp, #24
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d101      	bne.n	8007404 <xTaskCheckForTimeOut+0x14>
 8007400:	b672      	cpsid	i
 8007402:	e7fe      	b.n	8007402 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d101      	bne.n	800740e <xTaskCheckForTimeOut+0x1e>
 800740a:	b672      	cpsid	i
 800740c:	e7fe      	b.n	800740c <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800740e:	f000 fb4f 	bl	8007ab0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007412:	4b1d      	ldr	r3, [pc, #116]	; (8007488 <xTaskCheckForTimeOut+0x98>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	693a      	ldr	r2, [r7, #16]
 800741e:	1ad3      	subs	r3, r2, r3
 8007420:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	3301      	adds	r3, #1
 8007428:	d102      	bne.n	8007430 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800742a:	2300      	movs	r3, #0
 800742c:	617b      	str	r3, [r7, #20]
 800742e:	e024      	b.n	800747a <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681a      	ldr	r2, [r3, #0]
 8007434:	4b15      	ldr	r3, [pc, #84]	; (800748c <xTaskCheckForTimeOut+0x9c>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	429a      	cmp	r2, r3
 800743a:	d007      	beq.n	800744c <xTaskCheckForTimeOut+0x5c>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	693a      	ldr	r2, [r7, #16]
 8007442:	429a      	cmp	r2, r3
 8007444:	d302      	bcc.n	800744c <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007446:	2301      	movs	r3, #1
 8007448:	617b      	str	r3, [r7, #20]
 800744a:	e016      	b.n	800747a <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68fa      	ldr	r2, [r7, #12]
 8007452:	429a      	cmp	r2, r3
 8007454:	d20c      	bcs.n	8007470 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	1ad2      	subs	r2, r2, r3
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	0018      	movs	r0, r3
 8007466:	f7ff ffaf 	bl	80073c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800746a:	2300      	movs	r3, #0
 800746c:	617b      	str	r3, [r7, #20]
 800746e:	e004      	b.n	800747a <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	2200      	movs	r2, #0
 8007474:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007476:	2301      	movs	r3, #1
 8007478:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800747a:	f000 fb2b 	bl	8007ad4 <vPortExitCritical>

	return xReturn;
 800747e:	697b      	ldr	r3, [r7, #20]
}
 8007480:	0018      	movs	r0, r3
 8007482:	46bd      	mov	sp, r7
 8007484:	b006      	add	sp, #24
 8007486:	bd80      	pop	{r7, pc}
 8007488:	2000080c 	.word	0x2000080c
 800748c:	20000820 	.word	0x20000820

08007490 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007490:	b580      	push	{r7, lr}
 8007492:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007494:	4b02      	ldr	r3, [pc, #8]	; (80074a0 <vTaskMissedYield+0x10>)
 8007496:	2201      	movs	r2, #1
 8007498:	601a      	str	r2, [r3, #0]
}
 800749a:	46c0      	nop			; (mov r8, r8)
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	2000081c 	.word	0x2000081c

080074a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b082      	sub	sp, #8
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80074ac:	f000 f84e 	bl	800754c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80074b0:	4b03      	ldr	r3, [pc, #12]	; (80074c0 <prvIdleTask+0x1c>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d9f9      	bls.n	80074ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80074b8:	f000 faea 	bl	8007a90 <vPortYield>
		prvCheckTasksWaitingTermination();
 80074bc:	e7f6      	b.n	80074ac <prvIdleTask+0x8>
 80074be:	46c0      	nop			; (mov r8, r8)
 80074c0:	2000070c 	.word	0x2000070c

080074c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b082      	sub	sp, #8
 80074c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074ca:	2300      	movs	r3, #0
 80074cc:	607b      	str	r3, [r7, #4]
 80074ce:	e00c      	b.n	80074ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	0013      	movs	r3, r2
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	189b      	adds	r3, r3, r2
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	4a14      	ldr	r2, [pc, #80]	; (800752c <prvInitialiseTaskLists+0x68>)
 80074dc:	189b      	adds	r3, r3, r2
 80074de:	0018      	movs	r0, r3
 80074e0:	f7fe ff13 	bl	800630a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	3301      	adds	r3, #1
 80074e8:	607b      	str	r3, [r7, #4]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2b06      	cmp	r3, #6
 80074ee:	d9ef      	bls.n	80074d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80074f0:	4b0f      	ldr	r3, [pc, #60]	; (8007530 <prvInitialiseTaskLists+0x6c>)
 80074f2:	0018      	movs	r0, r3
 80074f4:	f7fe ff09 	bl	800630a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80074f8:	4b0e      	ldr	r3, [pc, #56]	; (8007534 <prvInitialiseTaskLists+0x70>)
 80074fa:	0018      	movs	r0, r3
 80074fc:	f7fe ff05 	bl	800630a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007500:	4b0d      	ldr	r3, [pc, #52]	; (8007538 <prvInitialiseTaskLists+0x74>)
 8007502:	0018      	movs	r0, r3
 8007504:	f7fe ff01 	bl	800630a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007508:	4b0c      	ldr	r3, [pc, #48]	; (800753c <prvInitialiseTaskLists+0x78>)
 800750a:	0018      	movs	r0, r3
 800750c:	f7fe fefd 	bl	800630a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007510:	4b0b      	ldr	r3, [pc, #44]	; (8007540 <prvInitialiseTaskLists+0x7c>)
 8007512:	0018      	movs	r0, r3
 8007514:	f7fe fef9 	bl	800630a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007518:	4b0a      	ldr	r3, [pc, #40]	; (8007544 <prvInitialiseTaskLists+0x80>)
 800751a:	4a05      	ldr	r2, [pc, #20]	; (8007530 <prvInitialiseTaskLists+0x6c>)
 800751c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800751e:	4b0a      	ldr	r3, [pc, #40]	; (8007548 <prvInitialiseTaskLists+0x84>)
 8007520:	4a04      	ldr	r2, [pc, #16]	; (8007534 <prvInitialiseTaskLists+0x70>)
 8007522:	601a      	str	r2, [r3, #0]
}
 8007524:	46c0      	nop			; (mov r8, r8)
 8007526:	46bd      	mov	sp, r7
 8007528:	b002      	add	sp, #8
 800752a:	bd80      	pop	{r7, pc}
 800752c:	2000070c 	.word	0x2000070c
 8007530:	20000798 	.word	0x20000798
 8007534:	200007ac 	.word	0x200007ac
 8007538:	200007c8 	.word	0x200007c8
 800753c:	200007dc 	.word	0x200007dc
 8007540:	200007f4 	.word	0x200007f4
 8007544:	200007c0 	.word	0x200007c0
 8007548:	200007c4 	.word	0x200007c4

0800754c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007552:	e01a      	b.n	800758a <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8007554:	f000 faac 	bl	8007ab0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007558:	4b10      	ldr	r3, [pc, #64]	; (800759c <prvCheckTasksWaitingTermination+0x50>)
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	3304      	adds	r3, #4
 8007564:	0018      	movs	r0, r3
 8007566:	f7fe ff51 	bl	800640c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800756a:	4b0d      	ldr	r3, [pc, #52]	; (80075a0 <prvCheckTasksWaitingTermination+0x54>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	1e5a      	subs	r2, r3, #1
 8007570:	4b0b      	ldr	r3, [pc, #44]	; (80075a0 <prvCheckTasksWaitingTermination+0x54>)
 8007572:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007574:	4b0b      	ldr	r3, [pc, #44]	; (80075a4 <prvCheckTasksWaitingTermination+0x58>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	1e5a      	subs	r2, r3, #1
 800757a:	4b0a      	ldr	r3, [pc, #40]	; (80075a4 <prvCheckTasksWaitingTermination+0x58>)
 800757c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800757e:	f000 faa9 	bl	8007ad4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	0018      	movs	r0, r3
 8007586:	f000 f80f 	bl	80075a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800758a:	4b06      	ldr	r3, [pc, #24]	; (80075a4 <prvCheckTasksWaitingTermination+0x58>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d1e0      	bne.n	8007554 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007592:	46c0      	nop			; (mov r8, r8)
 8007594:	46c0      	nop			; (mov r8, r8)
 8007596:	46bd      	mov	sp, r7
 8007598:	b002      	add	sp, #8
 800759a:	bd80      	pop	{r7, pc}
 800759c:	200007dc 	.word	0x200007dc
 80075a0:	20000808 	.word	0x20000808
 80075a4:	200007f0 	.word	0x200007f0

080075a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b082      	sub	sp, #8
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b4:	0018      	movs	r0, r3
 80075b6:	f000 fbbf 	bl	8007d38 <vPortFree>
			vPortFree( pxTCB );
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	0018      	movs	r0, r3
 80075be:	f000 fbbb 	bl	8007d38 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80075c2:	46c0      	nop			; (mov r8, r8)
 80075c4:	46bd      	mov	sp, r7
 80075c6:	b002      	add	sp, #8
 80075c8:	bd80      	pop	{r7, pc}
	...

080075cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b082      	sub	sp, #8
 80075d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075d2:	4b0b      	ldr	r3, [pc, #44]	; (8007600 <prvResetNextTaskUnblockTime+0x34>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d104      	bne.n	80075e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80075dc:	4b09      	ldr	r3, [pc, #36]	; (8007604 <prvResetNextTaskUnblockTime+0x38>)
 80075de:	2201      	movs	r2, #1
 80075e0:	4252      	negs	r2, r2
 80075e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80075e4:	e008      	b.n	80075f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075e6:	4b06      	ldr	r3, [pc, #24]	; (8007600 <prvResetNextTaskUnblockTime+0x34>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	68db      	ldr	r3, [r3, #12]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	685a      	ldr	r2, [r3, #4]
 80075f4:	4b03      	ldr	r3, [pc, #12]	; (8007604 <prvResetNextTaskUnblockTime+0x38>)
 80075f6:	601a      	str	r2, [r3, #0]
}
 80075f8:	46c0      	nop			; (mov r8, r8)
 80075fa:	46bd      	mov	sp, r7
 80075fc:	b002      	add	sp, #8
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	200007c0 	.word	0x200007c0
 8007604:	20000828 	.word	0x20000828

08007608 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800760e:	4b0a      	ldr	r3, [pc, #40]	; (8007638 <xTaskGetSchedulerState+0x30>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d102      	bne.n	800761c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007616:	2301      	movs	r3, #1
 8007618:	607b      	str	r3, [r7, #4]
 800761a:	e008      	b.n	800762e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800761c:	4b07      	ldr	r3, [pc, #28]	; (800763c <xTaskGetSchedulerState+0x34>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d102      	bne.n	800762a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007624:	2302      	movs	r3, #2
 8007626:	607b      	str	r3, [r7, #4]
 8007628:	e001      	b.n	800762e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800762a:	2300      	movs	r3, #0
 800762c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800762e:	687b      	ldr	r3, [r7, #4]
	}
 8007630:	0018      	movs	r0, r3
 8007632:	46bd      	mov	sp, r7
 8007634:	b002      	add	sp, #8
 8007636:	bd80      	pop	{r7, pc}
 8007638:	20000814 	.word	0x20000814
 800763c:	20000830 	.word	0x20000830

08007640 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007640:	b580      	push	{r7, lr}
 8007642:	b084      	sub	sp, #16
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800764c:	2300      	movs	r3, #0
 800764e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d051      	beq.n	80076fa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800765a:	4b2a      	ldr	r3, [pc, #168]	; (8007704 <xTaskPriorityInherit+0xc4>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007660:	429a      	cmp	r2, r3
 8007662:	d241      	bcs.n	80076e8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	699b      	ldr	r3, [r3, #24]
 8007668:	2b00      	cmp	r3, #0
 800766a:	db06      	blt.n	800767a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800766c:	4b25      	ldr	r3, [pc, #148]	; (8007704 <xTaskPriorityInherit+0xc4>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007672:	2207      	movs	r2, #7
 8007674:	1ad2      	subs	r2, r2, r3
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	6959      	ldr	r1, [r3, #20]
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007682:	0013      	movs	r3, r2
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	189b      	adds	r3, r3, r2
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	4a1f      	ldr	r2, [pc, #124]	; (8007708 <xTaskPriorityInherit+0xc8>)
 800768c:	189b      	adds	r3, r3, r2
 800768e:	4299      	cmp	r1, r3
 8007690:	d122      	bne.n	80076d8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	3304      	adds	r3, #4
 8007696:	0018      	movs	r0, r3
 8007698:	f7fe feb8 	bl	800640c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800769c:	4b19      	ldr	r3, [pc, #100]	; (8007704 <xTaskPriorityInherit+0xc4>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076aa:	4b18      	ldr	r3, [pc, #96]	; (800770c <xTaskPriorityInherit+0xcc>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d903      	bls.n	80076ba <xTaskPriorityInherit+0x7a>
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076b6:	4b15      	ldr	r3, [pc, #84]	; (800770c <xTaskPriorityInherit+0xcc>)
 80076b8:	601a      	str	r2, [r3, #0]
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076be:	0013      	movs	r3, r2
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	189b      	adds	r3, r3, r2
 80076c4:	009b      	lsls	r3, r3, #2
 80076c6:	4a10      	ldr	r2, [pc, #64]	; (8007708 <xTaskPriorityInherit+0xc8>)
 80076c8:	189a      	adds	r2, r3, r2
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	3304      	adds	r3, #4
 80076ce:	0019      	movs	r1, r3
 80076d0:	0010      	movs	r0, r2
 80076d2:	f7fe fe43 	bl	800635c <vListInsertEnd>
 80076d6:	e004      	b.n	80076e2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80076d8:	4b0a      	ldr	r3, [pc, #40]	; (8007704 <xTaskPriorityInherit+0xc4>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80076e2:	2301      	movs	r3, #1
 80076e4:	60fb      	str	r3, [r7, #12]
 80076e6:	e008      	b.n	80076fa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076ec:	4b05      	ldr	r3, [pc, #20]	; (8007704 <xTaskPriorityInherit+0xc4>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d201      	bcs.n	80076fa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80076f6:	2301      	movs	r3, #1
 80076f8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80076fa:	68fb      	ldr	r3, [r7, #12]
	}
 80076fc:	0018      	movs	r0, r3
 80076fe:	46bd      	mov	sp, r7
 8007700:	b004      	add	sp, #16
 8007702:	bd80      	pop	{r7, pc}
 8007704:	20000708 	.word	0x20000708
 8007708:	2000070c 	.word	0x2000070c
 800770c:	20000810 	.word	0x20000810

08007710 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007710:	b580      	push	{r7, lr}
 8007712:	b084      	sub	sp, #16
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800771c:	2300      	movs	r3, #0
 800771e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d044      	beq.n	80077b0 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007726:	4b25      	ldr	r3, [pc, #148]	; (80077bc <xTaskPriorityDisinherit+0xac>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	429a      	cmp	r2, r3
 800772e:	d001      	beq.n	8007734 <xTaskPriorityDisinherit+0x24>
 8007730:	b672      	cpsid	i
 8007732:	e7fe      	b.n	8007732 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007738:	2b00      	cmp	r3, #0
 800773a:	d101      	bne.n	8007740 <xTaskPriorityDisinherit+0x30>
 800773c:	b672      	cpsid	i
 800773e:	e7fe      	b.n	800773e <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007744:	1e5a      	subs	r2, r3, #1
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007752:	429a      	cmp	r2, r3
 8007754:	d02c      	beq.n	80077b0 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800775a:	2b00      	cmp	r3, #0
 800775c:	d128      	bne.n	80077b0 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	3304      	adds	r3, #4
 8007762:	0018      	movs	r0, r3
 8007764:	f7fe fe52 	bl	800640c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007774:	2207      	movs	r2, #7
 8007776:	1ad2      	subs	r2, r2, r3
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007780:	4b0f      	ldr	r3, [pc, #60]	; (80077c0 <xTaskPriorityDisinherit+0xb0>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	429a      	cmp	r2, r3
 8007786:	d903      	bls.n	8007790 <xTaskPriorityDisinherit+0x80>
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800778c:	4b0c      	ldr	r3, [pc, #48]	; (80077c0 <xTaskPriorityDisinherit+0xb0>)
 800778e:	601a      	str	r2, [r3, #0]
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007794:	0013      	movs	r3, r2
 8007796:	009b      	lsls	r3, r3, #2
 8007798:	189b      	adds	r3, r3, r2
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	4a09      	ldr	r2, [pc, #36]	; (80077c4 <xTaskPriorityDisinherit+0xb4>)
 800779e:	189a      	adds	r2, r3, r2
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	3304      	adds	r3, #4
 80077a4:	0019      	movs	r1, r3
 80077a6:	0010      	movs	r0, r2
 80077a8:	f7fe fdd8 	bl	800635c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80077ac:	2301      	movs	r3, #1
 80077ae:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80077b0:	68fb      	ldr	r3, [r7, #12]
	}
 80077b2:	0018      	movs	r0, r3
 80077b4:	46bd      	mov	sp, r7
 80077b6:	b004      	add	sp, #16
 80077b8:	bd80      	pop	{r7, pc}
 80077ba:	46c0      	nop			; (mov r8, r8)
 80077bc:	20000708 	.word	0x20000708
 80077c0:	20000810 	.word	0x20000810
 80077c4:	2000070c 	.word	0x2000070c

080077c8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b086      	sub	sp, #24
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80077d6:	2301      	movs	r3, #1
 80077d8:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d058      	beq.n	8007892 <vTaskPriorityDisinheritAfterTimeout+0xca>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d101      	bne.n	80077ec <vTaskPriorityDisinheritAfterTimeout+0x24>
 80077e8:	b672      	cpsid	i
 80077ea:	e7fe      	b.n	80077ea <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077f0:	683a      	ldr	r2, [r7, #0]
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d902      	bls.n	80077fc <vTaskPriorityDisinheritAfterTimeout+0x34>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	617b      	str	r3, [r7, #20]
 80077fa:	e002      	b.n	8007802 <vTaskPriorityDisinheritAfterTimeout+0x3a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007800:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	429a      	cmp	r2, r3
 800780a:	d042      	beq.n	8007892 <vTaskPriorityDisinheritAfterTimeout+0xca>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	429a      	cmp	r2, r3
 8007814:	d13d      	bne.n	8007892 <vTaskPriorityDisinheritAfterTimeout+0xca>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007816:	4b21      	ldr	r3, [pc, #132]	; (800789c <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	693a      	ldr	r2, [r7, #16]
 800781c:	429a      	cmp	r2, r3
 800781e:	d101      	bne.n	8007824 <vTaskPriorityDisinheritAfterTimeout+0x5c>
 8007820:	b672      	cpsid	i
 8007822:	e7fe      	b.n	8007822 <vTaskPriorityDisinheritAfterTimeout+0x5a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007828:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	697a      	ldr	r2, [r7, #20]
 800782e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	699b      	ldr	r3, [r3, #24]
 8007834:	2b00      	cmp	r3, #0
 8007836:	db04      	blt.n	8007842 <vTaskPriorityDisinheritAfterTimeout+0x7a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	2207      	movs	r2, #7
 800783c:	1ad2      	subs	r2, r2, r3
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	6959      	ldr	r1, [r3, #20]
 8007846:	68ba      	ldr	r2, [r7, #8]
 8007848:	0013      	movs	r3, r2
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	189b      	adds	r3, r3, r2
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	4a13      	ldr	r2, [pc, #76]	; (80078a0 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8007852:	189b      	adds	r3, r3, r2
 8007854:	4299      	cmp	r1, r3
 8007856:	d11c      	bne.n	8007892 <vTaskPriorityDisinheritAfterTimeout+0xca>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	3304      	adds	r3, #4
 800785c:	0018      	movs	r0, r3
 800785e:	f7fe fdd5 	bl	800640c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007866:	4b0f      	ldr	r3, [pc, #60]	; (80078a4 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	429a      	cmp	r2, r3
 800786c:	d903      	bls.n	8007876 <vTaskPriorityDisinheritAfterTimeout+0xae>
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007872:	4b0c      	ldr	r3, [pc, #48]	; (80078a4 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 8007874:	601a      	str	r2, [r3, #0]
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800787a:	0013      	movs	r3, r2
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	189b      	adds	r3, r3, r2
 8007880:	009b      	lsls	r3, r3, #2
 8007882:	4a07      	ldr	r2, [pc, #28]	; (80078a0 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8007884:	189a      	adds	r2, r3, r2
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	3304      	adds	r3, #4
 800788a:	0019      	movs	r1, r3
 800788c:	0010      	movs	r0, r2
 800788e:	f7fe fd65 	bl	800635c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007892:	46c0      	nop			; (mov r8, r8)
 8007894:	46bd      	mov	sp, r7
 8007896:	b006      	add	sp, #24
 8007898:	bd80      	pop	{r7, pc}
 800789a:	46c0      	nop			; (mov r8, r8)
 800789c:	20000708 	.word	0x20000708
 80078a0:	2000070c 	.word	0x2000070c
 80078a4:	20000810 	.word	0x20000810

080078a8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80078ac:	4b06      	ldr	r3, [pc, #24]	; (80078c8 <pvTaskIncrementMutexHeldCount+0x20>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d004      	beq.n	80078be <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80078b4:	4b04      	ldr	r3, [pc, #16]	; (80078c8 <pvTaskIncrementMutexHeldCount+0x20>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80078ba:	3201      	adds	r2, #1
 80078bc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80078be:	4b02      	ldr	r3, [pc, #8]	; (80078c8 <pvTaskIncrementMutexHeldCount+0x20>)
 80078c0:	681b      	ldr	r3, [r3, #0]
	}
 80078c2:	0018      	movs	r0, r3
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}
 80078c8:	20000708 	.word	0x20000708

080078cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b084      	sub	sp, #16
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
 80078d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80078d6:	4b21      	ldr	r3, [pc, #132]	; (800795c <prvAddCurrentTaskToDelayedList+0x90>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078dc:	4b20      	ldr	r3, [pc, #128]	; (8007960 <prvAddCurrentTaskToDelayedList+0x94>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	3304      	adds	r3, #4
 80078e2:	0018      	movs	r0, r3
 80078e4:	f7fe fd92 	bl	800640c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	3301      	adds	r3, #1
 80078ec:	d10b      	bne.n	8007906 <prvAddCurrentTaskToDelayedList+0x3a>
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d008      	beq.n	8007906 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078f4:	4b1a      	ldr	r3, [pc, #104]	; (8007960 <prvAddCurrentTaskToDelayedList+0x94>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	1d1a      	adds	r2, r3, #4
 80078fa:	4b1a      	ldr	r3, [pc, #104]	; (8007964 <prvAddCurrentTaskToDelayedList+0x98>)
 80078fc:	0011      	movs	r1, r2
 80078fe:	0018      	movs	r0, r3
 8007900:	f7fe fd2c 	bl	800635c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007904:	e026      	b.n	8007954 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007906:	68fa      	ldr	r2, [r7, #12]
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	18d3      	adds	r3, r2, r3
 800790c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800790e:	4b14      	ldr	r3, [pc, #80]	; (8007960 <prvAddCurrentTaskToDelayedList+0x94>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68ba      	ldr	r2, [r7, #8]
 8007914:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007916:	68ba      	ldr	r2, [r7, #8]
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	429a      	cmp	r2, r3
 800791c:	d209      	bcs.n	8007932 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800791e:	4b12      	ldr	r3, [pc, #72]	; (8007968 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	4b0f      	ldr	r3, [pc, #60]	; (8007960 <prvAddCurrentTaskToDelayedList+0x94>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	3304      	adds	r3, #4
 8007928:	0019      	movs	r1, r3
 800792a:	0010      	movs	r0, r2
 800792c:	f7fe fd38 	bl	80063a0 <vListInsert>
}
 8007930:	e010      	b.n	8007954 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007932:	4b0e      	ldr	r3, [pc, #56]	; (800796c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	4b0a      	ldr	r3, [pc, #40]	; (8007960 <prvAddCurrentTaskToDelayedList+0x94>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	3304      	adds	r3, #4
 800793c:	0019      	movs	r1, r3
 800793e:	0010      	movs	r0, r2
 8007940:	f7fe fd2e 	bl	80063a0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007944:	4b0a      	ldr	r3, [pc, #40]	; (8007970 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68ba      	ldr	r2, [r7, #8]
 800794a:	429a      	cmp	r2, r3
 800794c:	d202      	bcs.n	8007954 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800794e:	4b08      	ldr	r3, [pc, #32]	; (8007970 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007950:	68ba      	ldr	r2, [r7, #8]
 8007952:	601a      	str	r2, [r3, #0]
}
 8007954:	46c0      	nop			; (mov r8, r8)
 8007956:	46bd      	mov	sp, r7
 8007958:	b004      	add	sp, #16
 800795a:	bd80      	pop	{r7, pc}
 800795c:	2000080c 	.word	0x2000080c
 8007960:	20000708 	.word	0x20000708
 8007964:	200007f4 	.word	0x200007f4
 8007968:	200007c4 	.word	0x200007c4
 800796c:	200007c0 	.word	0x200007c0
 8007970:	20000828 	.word	0x20000828

08007974 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b084      	sub	sp, #16
 8007978:	af00      	add	r7, sp, #0
 800797a:	60f8      	str	r0, [r7, #12]
 800797c:	60b9      	str	r1, [r7, #8]
 800797e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	3b04      	subs	r3, #4
 8007984:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2280      	movs	r2, #128	; 0x80
 800798a:	0452      	lsls	r2, r2, #17
 800798c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	3b04      	subs	r3, #4
 8007992:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8007994:	68ba      	ldr	r2, [r7, #8]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	3b04      	subs	r3, #4
 800799e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80079a0:	4a08      	ldr	r2, [pc, #32]	; (80079c4 <pxPortInitialiseStack+0x50>)
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	3b14      	subs	r3, #20
 80079aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80079ac:	687a      	ldr	r2, [r7, #4]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	3b20      	subs	r3, #32
 80079b6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80079b8:	68fb      	ldr	r3, [r7, #12]
}
 80079ba:	0018      	movs	r0, r3
 80079bc:	46bd      	mov	sp, r7
 80079be:	b004      	add	sp, #16
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	46c0      	nop			; (mov r8, r8)
 80079c4:	080079c9 	.word	0x080079c9

080079c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80079ce:	2300      	movs	r3, #0
 80079d0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80079d2:	4b08      	ldr	r3, [pc, #32]	; (80079f4 <prvTaskExitError+0x2c>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	3301      	adds	r3, #1
 80079d8:	d001      	beq.n	80079de <prvTaskExitError+0x16>
 80079da:	b672      	cpsid	i
 80079dc:	e7fe      	b.n	80079dc <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 80079de:	b672      	cpsid	i
	while( ulDummy == 0 )
 80079e0:	46c0      	nop			; (mov r8, r8)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d0fc      	beq.n	80079e2 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80079e8:	46c0      	nop			; (mov r8, r8)
 80079ea:	46c0      	nop			; (mov r8, r8)
 80079ec:	46bd      	mov	sp, r7
 80079ee:	b002      	add	sp, #8
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	46c0      	nop			; (mov r8, r8)
 80079f4:	20000024 	.word	0x20000024

080079f8 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 80079fc:	46c0      	nop			; (mov r8, r8)
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
	...

08007a10 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8007a10:	4a0b      	ldr	r2, [pc, #44]	; (8007a40 <pxCurrentTCBConst2>)
 8007a12:	6813      	ldr	r3, [r2, #0]
 8007a14:	6818      	ldr	r0, [r3, #0]
 8007a16:	3020      	adds	r0, #32
 8007a18:	f380 8809 	msr	PSP, r0
 8007a1c:	2002      	movs	r0, #2
 8007a1e:	f380 8814 	msr	CONTROL, r0
 8007a22:	f3bf 8f6f 	isb	sy
 8007a26:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8007a28:	46ae      	mov	lr, r5
 8007a2a:	bc08      	pop	{r3}
 8007a2c:	bc04      	pop	{r2}
 8007a2e:	b662      	cpsie	i
 8007a30:	4718      	bx	r3
 8007a32:	46c0      	nop			; (mov r8, r8)
 8007a34:	46c0      	nop			; (mov r8, r8)
 8007a36:	46c0      	nop			; (mov r8, r8)
 8007a38:	46c0      	nop			; (mov r8, r8)
 8007a3a:	46c0      	nop			; (mov r8, r8)
 8007a3c:	46c0      	nop			; (mov r8, r8)
 8007a3e:	46c0      	nop			; (mov r8, r8)

08007a40 <pxCurrentTCBConst2>:
 8007a40:	20000708 	.word	0x20000708
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8007a44:	46c0      	nop			; (mov r8, r8)
 8007a46:	46c0      	nop			; (mov r8, r8)

08007a48 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007a4c:	4b0e      	ldr	r3, [pc, #56]	; (8007a88 <xPortStartScheduler+0x40>)
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	4b0d      	ldr	r3, [pc, #52]	; (8007a88 <xPortStartScheduler+0x40>)
 8007a52:	21ff      	movs	r1, #255	; 0xff
 8007a54:	0409      	lsls	r1, r1, #16
 8007a56:	430a      	orrs	r2, r1
 8007a58:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007a5a:	4b0b      	ldr	r3, [pc, #44]	; (8007a88 <xPortStartScheduler+0x40>)
 8007a5c:	681a      	ldr	r2, [r3, #0]
 8007a5e:	4b0a      	ldr	r3, [pc, #40]	; (8007a88 <xPortStartScheduler+0x40>)
 8007a60:	21ff      	movs	r1, #255	; 0xff
 8007a62:	0609      	lsls	r1, r1, #24
 8007a64:	430a      	orrs	r2, r1
 8007a66:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007a68:	f000 f898 	bl	8007b9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007a6c:	4b07      	ldr	r3, [pc, #28]	; (8007a8c <xPortStartScheduler+0x44>)
 8007a6e:	2200      	movs	r2, #0
 8007a70:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8007a72:	f7ff ffcd 	bl	8007a10 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007a76:	f7ff fbdb 	bl	8007230 <vTaskSwitchContext>
	prvTaskExitError();
 8007a7a:	f7ff ffa5 	bl	80079c8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007a7e:	2300      	movs	r3, #0
}
 8007a80:	0018      	movs	r0, r3
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}
 8007a86:	46c0      	nop			; (mov r8, r8)
 8007a88:	e000ed20 	.word	0xe000ed20
 8007a8c:	20000024 	.word	0x20000024

08007a90 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007a94:	4b05      	ldr	r3, [pc, #20]	; (8007aac <vPortYield+0x1c>)
 8007a96:	2280      	movs	r2, #128	; 0x80
 8007a98:	0552      	lsls	r2, r2, #21
 8007a9a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8007a9c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007aa0:	f3bf 8f6f 	isb	sy
}
 8007aa4:	46c0      	nop			; (mov r8, r8)
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	46c0      	nop			; (mov r8, r8)
 8007aac:	e000ed04 	.word	0xe000ed04

08007ab0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8007ab4:	b672      	cpsid	i
	uxCriticalNesting++;
 8007ab6:	4b06      	ldr	r3, [pc, #24]	; (8007ad0 <vPortEnterCritical+0x20>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	1c5a      	adds	r2, r3, #1
 8007abc:	4b04      	ldr	r3, [pc, #16]	; (8007ad0 <vPortEnterCritical+0x20>)
 8007abe:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8007ac0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007ac4:	f3bf 8f6f 	isb	sy
}
 8007ac8:	46c0      	nop			; (mov r8, r8)
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	46c0      	nop			; (mov r8, r8)
 8007ad0:	20000024 	.word	0x20000024

08007ad4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007ad8:	4b09      	ldr	r3, [pc, #36]	; (8007b00 <vPortExitCritical+0x2c>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d101      	bne.n	8007ae4 <vPortExitCritical+0x10>
 8007ae0:	b672      	cpsid	i
 8007ae2:	e7fe      	b.n	8007ae2 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8007ae4:	4b06      	ldr	r3, [pc, #24]	; (8007b00 <vPortExitCritical+0x2c>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	1e5a      	subs	r2, r3, #1
 8007aea:	4b05      	ldr	r3, [pc, #20]	; (8007b00 <vPortExitCritical+0x2c>)
 8007aec:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8007aee:	4b04      	ldr	r3, [pc, #16]	; (8007b00 <vPortExitCritical+0x2c>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d100      	bne.n	8007af8 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8007af6:	b662      	cpsie	i
	}
}
 8007af8:	46c0      	nop			; (mov r8, r8)
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	46c0      	nop			; (mov r8, r8)
 8007b00:	20000024 	.word	0x20000024

08007b04 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8007b04:	f3ef 8010 	mrs	r0, PRIMASK
 8007b08:	b672      	cpsid	i
 8007b0a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8007b0c:	46c0      	nop			; (mov r8, r8)
 8007b0e:	0018      	movs	r0, r3

08007b10 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8007b10:	f380 8810 	msr	PRIMASK, r0
 8007b14:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8007b16:	46c0      	nop			; (mov r8, r8)
	...

08007b20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007b20:	f3ef 8009 	mrs	r0, PSP
 8007b24:	4b0e      	ldr	r3, [pc, #56]	; (8007b60 <pxCurrentTCBConst>)
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	3820      	subs	r0, #32
 8007b2a:	6010      	str	r0, [r2, #0]
 8007b2c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8007b2e:	4644      	mov	r4, r8
 8007b30:	464d      	mov	r5, r9
 8007b32:	4656      	mov	r6, sl
 8007b34:	465f      	mov	r7, fp
 8007b36:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8007b38:	b508      	push	{r3, lr}
 8007b3a:	b672      	cpsid	i
 8007b3c:	f7ff fb78 	bl	8007230 <vTaskSwitchContext>
 8007b40:	b662      	cpsie	i
 8007b42:	bc0c      	pop	{r2, r3}
 8007b44:	6811      	ldr	r1, [r2, #0]
 8007b46:	6808      	ldr	r0, [r1, #0]
 8007b48:	3010      	adds	r0, #16
 8007b4a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8007b4c:	46a0      	mov	r8, r4
 8007b4e:	46a9      	mov	r9, r5
 8007b50:	46b2      	mov	sl, r6
 8007b52:	46bb      	mov	fp, r7
 8007b54:	f380 8809 	msr	PSP, r0
 8007b58:	3820      	subs	r0, #32
 8007b5a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8007b5c:	4718      	bx	r3
 8007b5e:	46c0      	nop			; (mov r8, r8)

08007b60 <pxCurrentTCBConst>:
 8007b60:	20000708 	.word	0x20000708
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8007b64:	46c0      	nop			; (mov r8, r8)
 8007b66:	46c0      	nop			; (mov r8, r8)

08007b68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8007b6e:	f7ff ffc9 	bl	8007b04 <ulSetInterruptMaskFromISR>
 8007b72:	0003      	movs	r3, r0
 8007b74:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007b76:	f7ff faab 	bl	80070d0 <xTaskIncrementTick>
 8007b7a:	1e03      	subs	r3, r0, #0
 8007b7c:	d003      	beq.n	8007b86 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007b7e:	4b06      	ldr	r3, [pc, #24]	; (8007b98 <xPortSysTickHandler+0x30>)
 8007b80:	2280      	movs	r2, #128	; 0x80
 8007b82:	0552      	lsls	r2, r2, #21
 8007b84:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	0018      	movs	r0, r3
 8007b8a:	f7ff ffc1 	bl	8007b10 <vClearInterruptMaskFromISR>
}
 8007b8e:	46c0      	nop			; (mov r8, r8)
 8007b90:	46bd      	mov	sp, r7
 8007b92:	b002      	add	sp, #8
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	46c0      	nop			; (mov r8, r8)
 8007b98:	e000ed04 	.word	0xe000ed04

08007b9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007ba0:	4b0b      	ldr	r3, [pc, #44]	; (8007bd0 <vPortSetupTimerInterrupt+0x34>)
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007ba6:	4b0b      	ldr	r3, [pc, #44]	; (8007bd4 <vPortSetupTimerInterrupt+0x38>)
 8007ba8:	2200      	movs	r2, #0
 8007baa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007bac:	4b0a      	ldr	r3, [pc, #40]	; (8007bd8 <vPortSetupTimerInterrupt+0x3c>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	22fa      	movs	r2, #250	; 0xfa
 8007bb2:	0091      	lsls	r1, r2, #2
 8007bb4:	0018      	movs	r0, r3
 8007bb6:	f7f8 fabb 	bl	8000130 <__udivsi3>
 8007bba:	0003      	movs	r3, r0
 8007bbc:	001a      	movs	r2, r3
 8007bbe:	4b07      	ldr	r3, [pc, #28]	; (8007bdc <vPortSetupTimerInterrupt+0x40>)
 8007bc0:	3a01      	subs	r2, #1
 8007bc2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8007bc4:	4b02      	ldr	r3, [pc, #8]	; (8007bd0 <vPortSetupTimerInterrupt+0x34>)
 8007bc6:	2207      	movs	r2, #7
 8007bc8:	601a      	str	r2, [r3, #0]
}
 8007bca:	46c0      	nop			; (mov r8, r8)
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	e000e010 	.word	0xe000e010
 8007bd4:	e000e018 	.word	0xe000e018
 8007bd8:	20000000 	.word	0x20000000
 8007bdc:	e000e014 	.word	0xe000e014

08007be0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b086      	sub	sp, #24
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007be8:	2300      	movs	r3, #0
 8007bea:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8007bec:	f7ff f9d8 	bl	8006fa0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007bf0:	4b4b      	ldr	r3, [pc, #300]	; (8007d20 <pvPortMalloc+0x140>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d101      	bne.n	8007bfc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007bf8:	f000 f8ec 	bl	8007dd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007bfc:	4b49      	ldr	r3, [pc, #292]	; (8007d24 <pvPortMalloc+0x144>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	4013      	ands	r3, r2
 8007c04:	d000      	beq.n	8007c08 <pvPortMalloc+0x28>
 8007c06:	e07e      	b.n	8007d06 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d012      	beq.n	8007c34 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8007c0e:	2208      	movs	r2, #8
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	189b      	adds	r3, r3, r2
 8007c14:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2207      	movs	r2, #7
 8007c1a:	4013      	ands	r3, r2
 8007c1c:	d00a      	beq.n	8007c34 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2207      	movs	r2, #7
 8007c22:	4393      	bics	r3, r2
 8007c24:	3308      	adds	r3, #8
 8007c26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2207      	movs	r2, #7
 8007c2c:	4013      	ands	r3, r2
 8007c2e:	d001      	beq.n	8007c34 <pvPortMalloc+0x54>
 8007c30:	b672      	cpsid	i
 8007c32:	e7fe      	b.n	8007c32 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d065      	beq.n	8007d06 <pvPortMalloc+0x126>
 8007c3a:	4b3b      	ldr	r3, [pc, #236]	; (8007d28 <pvPortMalloc+0x148>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d860      	bhi.n	8007d06 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007c44:	4b39      	ldr	r3, [pc, #228]	; (8007d2c <pvPortMalloc+0x14c>)
 8007c46:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8007c48:	4b38      	ldr	r3, [pc, #224]	; (8007d2c <pvPortMalloc+0x14c>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007c4e:	e004      	b.n	8007c5a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d903      	bls.n	8007c6c <pvPortMalloc+0x8c>
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d1f1      	bne.n	8007c50 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007c6c:	4b2c      	ldr	r3, [pc, #176]	; (8007d20 <pvPortMalloc+0x140>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	697a      	ldr	r2, [r7, #20]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d047      	beq.n	8007d06 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	2208      	movs	r2, #8
 8007c7c:	189b      	adds	r3, r3, r2
 8007c7e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	685a      	ldr	r2, [r3, #4]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	1ad2      	subs	r2, r2, r3
 8007c90:	2308      	movs	r3, #8
 8007c92:	005b      	lsls	r3, r3, #1
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d916      	bls.n	8007cc6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007c98:	697a      	ldr	r2, [r7, #20]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	18d3      	adds	r3, r2, r3
 8007c9e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	2207      	movs	r2, #7
 8007ca4:	4013      	ands	r3, r2
 8007ca6:	d001      	beq.n	8007cac <pvPortMalloc+0xcc>
 8007ca8:	b672      	cpsid	i
 8007caa:	e7fe      	b.n	8007caa <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	685a      	ldr	r2, [r3, #4]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	1ad2      	subs	r2, r2, r3
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	687a      	ldr	r2, [r7, #4]
 8007cbc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	0018      	movs	r0, r3
 8007cc2:	f000 f8e7 	bl	8007e94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007cc6:	4b18      	ldr	r3, [pc, #96]	; (8007d28 <pvPortMalloc+0x148>)
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	1ad2      	subs	r2, r2, r3
 8007cd0:	4b15      	ldr	r3, [pc, #84]	; (8007d28 <pvPortMalloc+0x148>)
 8007cd2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007cd4:	4b14      	ldr	r3, [pc, #80]	; (8007d28 <pvPortMalloc+0x148>)
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	4b15      	ldr	r3, [pc, #84]	; (8007d30 <pvPortMalloc+0x150>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d203      	bcs.n	8007ce8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007ce0:	4b11      	ldr	r3, [pc, #68]	; (8007d28 <pvPortMalloc+0x148>)
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	4b12      	ldr	r3, [pc, #72]	; (8007d30 <pvPortMalloc+0x150>)
 8007ce6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	685a      	ldr	r2, [r3, #4]
 8007cec:	4b0d      	ldr	r3, [pc, #52]	; (8007d24 <pvPortMalloc+0x144>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	431a      	orrs	r2, r3
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007cfc:	4b0d      	ldr	r3, [pc, #52]	; (8007d34 <pvPortMalloc+0x154>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	1c5a      	adds	r2, r3, #1
 8007d02:	4b0c      	ldr	r3, [pc, #48]	; (8007d34 <pvPortMalloc+0x154>)
 8007d04:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007d06:	f7ff f957 	bl	8006fb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2207      	movs	r2, #7
 8007d0e:	4013      	ands	r3, r2
 8007d10:	d001      	beq.n	8007d16 <pvPortMalloc+0x136>
 8007d12:	b672      	cpsid	i
 8007d14:	e7fe      	b.n	8007d14 <pvPortMalloc+0x134>
	return pvReturn;
 8007d16:	68fb      	ldr	r3, [r7, #12]
}
 8007d18:	0018      	movs	r0, r3
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	b006      	add	sp, #24
 8007d1e:	bd80      	pop	{r7, pc}
 8007d20:	2000583c 	.word	0x2000583c
 8007d24:	20005850 	.word	0x20005850
 8007d28:	20005840 	.word	0x20005840
 8007d2c:	20005834 	.word	0x20005834
 8007d30:	20005844 	.word	0x20005844
 8007d34:	20005848 	.word	0x20005848

08007d38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d03a      	beq.n	8007dc0 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007d4a:	2308      	movs	r3, #8
 8007d4c:	425b      	negs	r3, r3
 8007d4e:	68fa      	ldr	r2, [r7, #12]
 8007d50:	18d3      	adds	r3, r2, r3
 8007d52:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	685a      	ldr	r2, [r3, #4]
 8007d5c:	4b1a      	ldr	r3, [pc, #104]	; (8007dc8 <vPortFree+0x90>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4013      	ands	r3, r2
 8007d62:	d101      	bne.n	8007d68 <vPortFree+0x30>
 8007d64:	b672      	cpsid	i
 8007d66:	e7fe      	b.n	8007d66 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d001      	beq.n	8007d74 <vPortFree+0x3c>
 8007d70:	b672      	cpsid	i
 8007d72:	e7fe      	b.n	8007d72 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	685a      	ldr	r2, [r3, #4]
 8007d78:	4b13      	ldr	r3, [pc, #76]	; (8007dc8 <vPortFree+0x90>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4013      	ands	r3, r2
 8007d7e:	d01f      	beq.n	8007dc0 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d11b      	bne.n	8007dc0 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	685a      	ldr	r2, [r3, #4]
 8007d8c:	4b0e      	ldr	r3, [pc, #56]	; (8007dc8 <vPortFree+0x90>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	43db      	mvns	r3, r3
 8007d92:	401a      	ands	r2, r3
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007d98:	f7ff f902 	bl	8006fa0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	685a      	ldr	r2, [r3, #4]
 8007da0:	4b0a      	ldr	r3, [pc, #40]	; (8007dcc <vPortFree+0x94>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	18d2      	adds	r2, r2, r3
 8007da6:	4b09      	ldr	r3, [pc, #36]	; (8007dcc <vPortFree+0x94>)
 8007da8:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	0018      	movs	r0, r3
 8007dae:	f000 f871 	bl	8007e94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007db2:	4b07      	ldr	r3, [pc, #28]	; (8007dd0 <vPortFree+0x98>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	1c5a      	adds	r2, r3, #1
 8007db8:	4b05      	ldr	r3, [pc, #20]	; (8007dd0 <vPortFree+0x98>)
 8007dba:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 8007dbc:	f7ff f8fc 	bl	8006fb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007dc0:	46c0      	nop			; (mov r8, r8)
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	b004      	add	sp, #16
 8007dc6:	bd80      	pop	{r7, pc}
 8007dc8:	20005850 	.word	0x20005850
 8007dcc:	20005840 	.word	0x20005840
 8007dd0:	2000584c 	.word	0x2000584c

08007dd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b084      	sub	sp, #16
 8007dd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007dda:	23a0      	movs	r3, #160	; 0xa0
 8007ddc:	01db      	lsls	r3, r3, #7
 8007dde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007de0:	4b26      	ldr	r3, [pc, #152]	; (8007e7c <prvHeapInit+0xa8>)
 8007de2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2207      	movs	r2, #7
 8007de8:	4013      	ands	r3, r2
 8007dea:	d00c      	beq.n	8007e06 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	3307      	adds	r3, #7
 8007df0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2207      	movs	r2, #7
 8007df6:	4393      	bics	r3, r2
 8007df8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	1ad2      	subs	r2, r2, r3
 8007e00:	4b1e      	ldr	r3, [pc, #120]	; (8007e7c <prvHeapInit+0xa8>)
 8007e02:	18d3      	adds	r3, r2, r3
 8007e04:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007e0a:	4b1d      	ldr	r3, [pc, #116]	; (8007e80 <prvHeapInit+0xac>)
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007e10:	4b1b      	ldr	r3, [pc, #108]	; (8007e80 <prvHeapInit+0xac>)
 8007e12:	2200      	movs	r2, #0
 8007e14:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	68ba      	ldr	r2, [r7, #8]
 8007e1a:	18d3      	adds	r3, r2, r3
 8007e1c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007e1e:	2208      	movs	r2, #8
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	1a9b      	subs	r3, r3, r2
 8007e24:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2207      	movs	r2, #7
 8007e2a:	4393      	bics	r3, r2
 8007e2c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	4b14      	ldr	r3, [pc, #80]	; (8007e84 <prvHeapInit+0xb0>)
 8007e32:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8007e34:	4b13      	ldr	r3, [pc, #76]	; (8007e84 <prvHeapInit+0xb0>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007e3c:	4b11      	ldr	r3, [pc, #68]	; (8007e84 <prvHeapInit+0xb0>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2200      	movs	r2, #0
 8007e42:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	68fa      	ldr	r2, [r7, #12]
 8007e4c:	1ad2      	subs	r2, r2, r3
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007e52:	4b0c      	ldr	r3, [pc, #48]	; (8007e84 <prvHeapInit+0xb0>)
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	685a      	ldr	r2, [r3, #4]
 8007e5e:	4b0a      	ldr	r3, [pc, #40]	; (8007e88 <prvHeapInit+0xb4>)
 8007e60:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	685a      	ldr	r2, [r3, #4]
 8007e66:	4b09      	ldr	r3, [pc, #36]	; (8007e8c <prvHeapInit+0xb8>)
 8007e68:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007e6a:	4b09      	ldr	r3, [pc, #36]	; (8007e90 <prvHeapInit+0xbc>)
 8007e6c:	2280      	movs	r2, #128	; 0x80
 8007e6e:	0612      	lsls	r2, r2, #24
 8007e70:	601a      	str	r2, [r3, #0]
}
 8007e72:	46c0      	nop			; (mov r8, r8)
 8007e74:	46bd      	mov	sp, r7
 8007e76:	b004      	add	sp, #16
 8007e78:	bd80      	pop	{r7, pc}
 8007e7a:	46c0      	nop			; (mov r8, r8)
 8007e7c:	20000834 	.word	0x20000834
 8007e80:	20005834 	.word	0x20005834
 8007e84:	2000583c 	.word	0x2000583c
 8007e88:	20005844 	.word	0x20005844
 8007e8c:	20005840 	.word	0x20005840
 8007e90:	20005850 	.word	0x20005850

08007e94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007e9c:	4b27      	ldr	r3, [pc, #156]	; (8007f3c <prvInsertBlockIntoFreeList+0xa8>)
 8007e9e:	60fb      	str	r3, [r7, #12]
 8007ea0:	e002      	b.n	8007ea8 <prvInsertBlockIntoFreeList+0x14>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	60fb      	str	r3, [r7, #12]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	687a      	ldr	r2, [r7, #4]
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d8f7      	bhi.n	8007ea2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	68ba      	ldr	r2, [r7, #8]
 8007ebc:	18d3      	adds	r3, r2, r3
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d108      	bne.n	8007ed6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	685a      	ldr	r2, [r3, #4]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	18d2      	adds	r2, r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	68ba      	ldr	r2, [r7, #8]
 8007ee0:	18d2      	adds	r2, r2, r3
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d118      	bne.n	8007f1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	4b14      	ldr	r3, [pc, #80]	; (8007f40 <prvInsertBlockIntoFreeList+0xac>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d00d      	beq.n	8007f12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	685a      	ldr	r2, [r3, #4]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	18d2      	adds	r2, r2, r3
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	681a      	ldr	r2, [r3, #0]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	601a      	str	r2, [r3, #0]
 8007f10:	e008      	b.n	8007f24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007f12:	4b0b      	ldr	r3, [pc, #44]	; (8007f40 <prvInsertBlockIntoFreeList+0xac>)
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	601a      	str	r2, [r3, #0]
 8007f1a:	e003      	b.n	8007f24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681a      	ldr	r2, [r3, #0]
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007f24:	68fa      	ldr	r2, [r7, #12]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d002      	beq.n	8007f32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f32:	46c0      	nop			; (mov r8, r8)
 8007f34:	46bd      	mov	sp, r7
 8007f36:	b004      	add	sp, #16
 8007f38:	bd80      	pop	{r7, pc}
 8007f3a:	46c0      	nop			; (mov r8, r8)
 8007f3c:	20005834 	.word	0x20005834
 8007f40:	2000583c 	.word	0x2000583c

08007f44 <atoi>:
 8007f44:	b510      	push	{r4, lr}
 8007f46:	220a      	movs	r2, #10
 8007f48:	2100      	movs	r1, #0
 8007f4a:	f000 f887 	bl	800805c <strtol>
 8007f4e:	bd10      	pop	{r4, pc}

08007f50 <_strtol_l.constprop.0>:
 8007f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f52:	b087      	sub	sp, #28
 8007f54:	001e      	movs	r6, r3
 8007f56:	9005      	str	r0, [sp, #20]
 8007f58:	9101      	str	r1, [sp, #4]
 8007f5a:	9202      	str	r2, [sp, #8]
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	d048      	beq.n	8007ff2 <_strtol_l.constprop.0+0xa2>
 8007f60:	000b      	movs	r3, r1
 8007f62:	2e24      	cmp	r6, #36	; 0x24
 8007f64:	d845      	bhi.n	8007ff2 <_strtol_l.constprop.0+0xa2>
 8007f66:	4a3b      	ldr	r2, [pc, #236]	; (8008054 <_strtol_l.constprop.0+0x104>)
 8007f68:	2108      	movs	r1, #8
 8007f6a:	4694      	mov	ip, r2
 8007f6c:	001a      	movs	r2, r3
 8007f6e:	4660      	mov	r0, ip
 8007f70:	7814      	ldrb	r4, [r2, #0]
 8007f72:	3301      	adds	r3, #1
 8007f74:	5d00      	ldrb	r0, [r0, r4]
 8007f76:	001d      	movs	r5, r3
 8007f78:	0007      	movs	r7, r0
 8007f7a:	400f      	ands	r7, r1
 8007f7c:	4208      	tst	r0, r1
 8007f7e:	d1f5      	bne.n	8007f6c <_strtol_l.constprop.0+0x1c>
 8007f80:	2c2d      	cmp	r4, #45	; 0x2d
 8007f82:	d13d      	bne.n	8008000 <_strtol_l.constprop.0+0xb0>
 8007f84:	2701      	movs	r7, #1
 8007f86:	781c      	ldrb	r4, [r3, #0]
 8007f88:	1c95      	adds	r5, r2, #2
 8007f8a:	2e00      	cmp	r6, #0
 8007f8c:	d05e      	beq.n	800804c <_strtol_l.constprop.0+0xfc>
 8007f8e:	2e10      	cmp	r6, #16
 8007f90:	d109      	bne.n	8007fa6 <_strtol_l.constprop.0+0x56>
 8007f92:	2c30      	cmp	r4, #48	; 0x30
 8007f94:	d107      	bne.n	8007fa6 <_strtol_l.constprop.0+0x56>
 8007f96:	2220      	movs	r2, #32
 8007f98:	782b      	ldrb	r3, [r5, #0]
 8007f9a:	4393      	bics	r3, r2
 8007f9c:	2b58      	cmp	r3, #88	; 0x58
 8007f9e:	d150      	bne.n	8008042 <_strtol_l.constprop.0+0xf2>
 8007fa0:	2610      	movs	r6, #16
 8007fa2:	786c      	ldrb	r4, [r5, #1]
 8007fa4:	3502      	adds	r5, #2
 8007fa6:	4b2c      	ldr	r3, [pc, #176]	; (8008058 <_strtol_l.constprop.0+0x108>)
 8007fa8:	0031      	movs	r1, r6
 8007faa:	18fb      	adds	r3, r7, r3
 8007fac:	0018      	movs	r0, r3
 8007fae:	9303      	str	r3, [sp, #12]
 8007fb0:	f7f8 f944 	bl	800023c <__aeabi_uidivmod>
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	9104      	str	r1, [sp, #16]
 8007fb8:	2101      	movs	r1, #1
 8007fba:	4684      	mov	ip, r0
 8007fbc:	0010      	movs	r0, r2
 8007fbe:	4249      	negs	r1, r1
 8007fc0:	0023      	movs	r3, r4
 8007fc2:	3b30      	subs	r3, #48	; 0x30
 8007fc4:	2b09      	cmp	r3, #9
 8007fc6:	d903      	bls.n	8007fd0 <_strtol_l.constprop.0+0x80>
 8007fc8:	3b11      	subs	r3, #17
 8007fca:	2b19      	cmp	r3, #25
 8007fcc:	d81d      	bhi.n	800800a <_strtol_l.constprop.0+0xba>
 8007fce:	330a      	adds	r3, #10
 8007fd0:	429e      	cmp	r6, r3
 8007fd2:	dd1e      	ble.n	8008012 <_strtol_l.constprop.0+0xc2>
 8007fd4:	1c54      	adds	r4, r2, #1
 8007fd6:	d009      	beq.n	8007fec <_strtol_l.constprop.0+0x9c>
 8007fd8:	000a      	movs	r2, r1
 8007fda:	4584      	cmp	ip, r0
 8007fdc:	d306      	bcc.n	8007fec <_strtol_l.constprop.0+0x9c>
 8007fde:	d102      	bne.n	8007fe6 <_strtol_l.constprop.0+0x96>
 8007fe0:	9c04      	ldr	r4, [sp, #16]
 8007fe2:	429c      	cmp	r4, r3
 8007fe4:	db02      	blt.n	8007fec <_strtol_l.constprop.0+0x9c>
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	4370      	muls	r0, r6
 8007fea:	1818      	adds	r0, r3, r0
 8007fec:	782c      	ldrb	r4, [r5, #0]
 8007fee:	3501      	adds	r5, #1
 8007ff0:	e7e6      	b.n	8007fc0 <_strtol_l.constprop.0+0x70>
 8007ff2:	f000 fb7d 	bl	80086f0 <__errno>
 8007ff6:	2316      	movs	r3, #22
 8007ff8:	6003      	str	r3, [r0, #0]
 8007ffa:	2000      	movs	r0, #0
 8007ffc:	b007      	add	sp, #28
 8007ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008000:	2c2b      	cmp	r4, #43	; 0x2b
 8008002:	d1c2      	bne.n	8007f8a <_strtol_l.constprop.0+0x3a>
 8008004:	781c      	ldrb	r4, [r3, #0]
 8008006:	1c95      	adds	r5, r2, #2
 8008008:	e7bf      	b.n	8007f8a <_strtol_l.constprop.0+0x3a>
 800800a:	0023      	movs	r3, r4
 800800c:	3b61      	subs	r3, #97	; 0x61
 800800e:	2b19      	cmp	r3, #25
 8008010:	d9dd      	bls.n	8007fce <_strtol_l.constprop.0+0x7e>
 8008012:	1c53      	adds	r3, r2, #1
 8008014:	d109      	bne.n	800802a <_strtol_l.constprop.0+0xda>
 8008016:	2322      	movs	r3, #34	; 0x22
 8008018:	9a05      	ldr	r2, [sp, #20]
 800801a:	9803      	ldr	r0, [sp, #12]
 800801c:	6013      	str	r3, [r2, #0]
 800801e:	9b02      	ldr	r3, [sp, #8]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d0eb      	beq.n	8007ffc <_strtol_l.constprop.0+0xac>
 8008024:	1e6b      	subs	r3, r5, #1
 8008026:	9301      	str	r3, [sp, #4]
 8008028:	e007      	b.n	800803a <_strtol_l.constprop.0+0xea>
 800802a:	2f00      	cmp	r7, #0
 800802c:	d000      	beq.n	8008030 <_strtol_l.constprop.0+0xe0>
 800802e:	4240      	negs	r0, r0
 8008030:	9b02      	ldr	r3, [sp, #8]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d0e2      	beq.n	8007ffc <_strtol_l.constprop.0+0xac>
 8008036:	2a00      	cmp	r2, #0
 8008038:	d1f4      	bne.n	8008024 <_strtol_l.constprop.0+0xd4>
 800803a:	9b02      	ldr	r3, [sp, #8]
 800803c:	9a01      	ldr	r2, [sp, #4]
 800803e:	601a      	str	r2, [r3, #0]
 8008040:	e7dc      	b.n	8007ffc <_strtol_l.constprop.0+0xac>
 8008042:	2430      	movs	r4, #48	; 0x30
 8008044:	2e00      	cmp	r6, #0
 8008046:	d1ae      	bne.n	8007fa6 <_strtol_l.constprop.0+0x56>
 8008048:	3608      	adds	r6, #8
 800804a:	e7ac      	b.n	8007fa6 <_strtol_l.constprop.0+0x56>
 800804c:	2c30      	cmp	r4, #48	; 0x30
 800804e:	d0a2      	beq.n	8007f96 <_strtol_l.constprop.0+0x46>
 8008050:	260a      	movs	r6, #10
 8008052:	e7a8      	b.n	8007fa6 <_strtol_l.constprop.0+0x56>
 8008054:	08009859 	.word	0x08009859
 8008058:	7fffffff 	.word	0x7fffffff

0800805c <strtol>:
 800805c:	b510      	push	{r4, lr}
 800805e:	4c04      	ldr	r4, [pc, #16]	; (8008070 <strtol+0x14>)
 8008060:	0013      	movs	r3, r2
 8008062:	000a      	movs	r2, r1
 8008064:	0001      	movs	r1, r0
 8008066:	6820      	ldr	r0, [r4, #0]
 8008068:	f7ff ff72 	bl	8007f50 <_strtol_l.constprop.0>
 800806c:	bd10      	pop	{r4, pc}
 800806e:	46c0      	nop			; (mov r8, r8)
 8008070:	20000080 	.word	0x20000080

08008074 <_strtoul_l.constprop.0>:
 8008074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008076:	b087      	sub	sp, #28
 8008078:	9202      	str	r2, [sp, #8]
 800807a:	4a3e      	ldr	r2, [pc, #248]	; (8008174 <_strtoul_l.constprop.0+0x100>)
 800807c:	001e      	movs	r6, r3
 800807e:	9101      	str	r1, [sp, #4]
 8008080:	000b      	movs	r3, r1
 8008082:	4694      	mov	ip, r2
 8008084:	2108      	movs	r1, #8
 8008086:	9005      	str	r0, [sp, #20]
 8008088:	001a      	movs	r2, r3
 800808a:	4660      	mov	r0, ip
 800808c:	7814      	ldrb	r4, [r2, #0]
 800808e:	3301      	adds	r3, #1
 8008090:	5d00      	ldrb	r0, [r0, r4]
 8008092:	001d      	movs	r5, r3
 8008094:	0007      	movs	r7, r0
 8008096:	400f      	ands	r7, r1
 8008098:	4208      	tst	r0, r1
 800809a:	d1f5      	bne.n	8008088 <_strtoul_l.constprop.0+0x14>
 800809c:	2c2d      	cmp	r4, #45	; 0x2d
 800809e:	d13d      	bne.n	800811c <_strtoul_l.constprop.0+0xa8>
 80080a0:	2701      	movs	r7, #1
 80080a2:	781c      	ldrb	r4, [r3, #0]
 80080a4:	1c95      	adds	r5, r2, #2
 80080a6:	2e00      	cmp	r6, #0
 80080a8:	d05f      	beq.n	800816a <_strtoul_l.constprop.0+0xf6>
 80080aa:	2e10      	cmp	r6, #16
 80080ac:	d109      	bne.n	80080c2 <_strtoul_l.constprop.0+0x4e>
 80080ae:	2c30      	cmp	r4, #48	; 0x30
 80080b0:	d107      	bne.n	80080c2 <_strtoul_l.constprop.0+0x4e>
 80080b2:	2220      	movs	r2, #32
 80080b4:	782b      	ldrb	r3, [r5, #0]
 80080b6:	4393      	bics	r3, r2
 80080b8:	2b58      	cmp	r3, #88	; 0x58
 80080ba:	d151      	bne.n	8008160 <_strtoul_l.constprop.0+0xec>
 80080bc:	2610      	movs	r6, #16
 80080be:	786c      	ldrb	r4, [r5, #1]
 80080c0:	3502      	adds	r5, #2
 80080c2:	2001      	movs	r0, #1
 80080c4:	0031      	movs	r1, r6
 80080c6:	4240      	negs	r0, r0
 80080c8:	f7f8 f832 	bl	8000130 <__udivsi3>
 80080cc:	9003      	str	r0, [sp, #12]
 80080ce:	2001      	movs	r0, #1
 80080d0:	0031      	movs	r1, r6
 80080d2:	4240      	negs	r0, r0
 80080d4:	f7f8 f8b2 	bl	800023c <__aeabi_uidivmod>
 80080d8:	2300      	movs	r3, #0
 80080da:	2201      	movs	r2, #1
 80080dc:	9104      	str	r1, [sp, #16]
 80080de:	2101      	movs	r1, #1
 80080e0:	0018      	movs	r0, r3
 80080e2:	4694      	mov	ip, r2
 80080e4:	4249      	negs	r1, r1
 80080e6:	0022      	movs	r2, r4
 80080e8:	3a30      	subs	r2, #48	; 0x30
 80080ea:	2a09      	cmp	r2, #9
 80080ec:	d903      	bls.n	80080f6 <_strtoul_l.constprop.0+0x82>
 80080ee:	3a11      	subs	r2, #17
 80080f0:	2a19      	cmp	r2, #25
 80080f2:	d818      	bhi.n	8008126 <_strtoul_l.constprop.0+0xb2>
 80080f4:	320a      	adds	r2, #10
 80080f6:	4296      	cmp	r6, r2
 80080f8:	dd19      	ble.n	800812e <_strtoul_l.constprop.0+0xba>
 80080fa:	1c5c      	adds	r4, r3, #1
 80080fc:	d00b      	beq.n	8008116 <_strtoul_l.constprop.0+0xa2>
 80080fe:	9c03      	ldr	r4, [sp, #12]
 8008100:	000b      	movs	r3, r1
 8008102:	4284      	cmp	r4, r0
 8008104:	d307      	bcc.n	8008116 <_strtoul_l.constprop.0+0xa2>
 8008106:	d103      	bne.n	8008110 <_strtoul_l.constprop.0+0x9c>
 8008108:	9c04      	ldr	r4, [sp, #16]
 800810a:	000b      	movs	r3, r1
 800810c:	4294      	cmp	r4, r2
 800810e:	db02      	blt.n	8008116 <_strtoul_l.constprop.0+0xa2>
 8008110:	4663      	mov	r3, ip
 8008112:	4370      	muls	r0, r6
 8008114:	1810      	adds	r0, r2, r0
 8008116:	782c      	ldrb	r4, [r5, #0]
 8008118:	3501      	adds	r5, #1
 800811a:	e7e4      	b.n	80080e6 <_strtoul_l.constprop.0+0x72>
 800811c:	2c2b      	cmp	r4, #43	; 0x2b
 800811e:	d1c2      	bne.n	80080a6 <_strtoul_l.constprop.0+0x32>
 8008120:	781c      	ldrb	r4, [r3, #0]
 8008122:	1c95      	adds	r5, r2, #2
 8008124:	e7bf      	b.n	80080a6 <_strtoul_l.constprop.0+0x32>
 8008126:	0022      	movs	r2, r4
 8008128:	3a61      	subs	r2, #97	; 0x61
 800812a:	2a19      	cmp	r2, #25
 800812c:	d9e2      	bls.n	80080f4 <_strtoul_l.constprop.0+0x80>
 800812e:	1c5a      	adds	r2, r3, #1
 8008130:	d108      	bne.n	8008144 <_strtoul_l.constprop.0+0xd0>
 8008132:	2222      	movs	r2, #34	; 0x22
 8008134:	9905      	ldr	r1, [sp, #20]
 8008136:	0018      	movs	r0, r3
 8008138:	600a      	str	r2, [r1, #0]
 800813a:	9a02      	ldr	r2, [sp, #8]
 800813c:	2a00      	cmp	r2, #0
 800813e:	d109      	bne.n	8008154 <_strtoul_l.constprop.0+0xe0>
 8008140:	b007      	add	sp, #28
 8008142:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008144:	2f00      	cmp	r7, #0
 8008146:	d000      	beq.n	800814a <_strtoul_l.constprop.0+0xd6>
 8008148:	4240      	negs	r0, r0
 800814a:	9a02      	ldr	r2, [sp, #8]
 800814c:	2a00      	cmp	r2, #0
 800814e:	d0f7      	beq.n	8008140 <_strtoul_l.constprop.0+0xcc>
 8008150:	2b00      	cmp	r3, #0
 8008152:	d001      	beq.n	8008158 <_strtoul_l.constprop.0+0xe4>
 8008154:	1e6b      	subs	r3, r5, #1
 8008156:	9301      	str	r3, [sp, #4]
 8008158:	9b02      	ldr	r3, [sp, #8]
 800815a:	9a01      	ldr	r2, [sp, #4]
 800815c:	601a      	str	r2, [r3, #0]
 800815e:	e7ef      	b.n	8008140 <_strtoul_l.constprop.0+0xcc>
 8008160:	2430      	movs	r4, #48	; 0x30
 8008162:	2e00      	cmp	r6, #0
 8008164:	d1ad      	bne.n	80080c2 <_strtoul_l.constprop.0+0x4e>
 8008166:	3608      	adds	r6, #8
 8008168:	e7ab      	b.n	80080c2 <_strtoul_l.constprop.0+0x4e>
 800816a:	2c30      	cmp	r4, #48	; 0x30
 800816c:	d0a1      	beq.n	80080b2 <_strtoul_l.constprop.0+0x3e>
 800816e:	260a      	movs	r6, #10
 8008170:	e7a7      	b.n	80080c2 <_strtoul_l.constprop.0+0x4e>
 8008172:	46c0      	nop			; (mov r8, r8)
 8008174:	08009859 	.word	0x08009859

08008178 <strtoul>:
 8008178:	b510      	push	{r4, lr}
 800817a:	4c04      	ldr	r4, [pc, #16]	; (800818c <strtoul+0x14>)
 800817c:	0013      	movs	r3, r2
 800817e:	000a      	movs	r2, r1
 8008180:	0001      	movs	r1, r0
 8008182:	6820      	ldr	r0, [r4, #0]
 8008184:	f7ff ff76 	bl	8008074 <_strtoul_l.constprop.0>
 8008188:	bd10      	pop	{r4, pc}
 800818a:	46c0      	nop			; (mov r8, r8)
 800818c:	20000080 	.word	0x20000080

08008190 <std>:
 8008190:	2300      	movs	r3, #0
 8008192:	b510      	push	{r4, lr}
 8008194:	0004      	movs	r4, r0
 8008196:	6003      	str	r3, [r0, #0]
 8008198:	6043      	str	r3, [r0, #4]
 800819a:	6083      	str	r3, [r0, #8]
 800819c:	8181      	strh	r1, [r0, #12]
 800819e:	6643      	str	r3, [r0, #100]	; 0x64
 80081a0:	81c2      	strh	r2, [r0, #14]
 80081a2:	6103      	str	r3, [r0, #16]
 80081a4:	6143      	str	r3, [r0, #20]
 80081a6:	6183      	str	r3, [r0, #24]
 80081a8:	0019      	movs	r1, r3
 80081aa:	2208      	movs	r2, #8
 80081ac:	305c      	adds	r0, #92	; 0x5c
 80081ae:	f000 fa49 	bl	8008644 <memset>
 80081b2:	4b0b      	ldr	r3, [pc, #44]	; (80081e0 <std+0x50>)
 80081b4:	6224      	str	r4, [r4, #32]
 80081b6:	6263      	str	r3, [r4, #36]	; 0x24
 80081b8:	4b0a      	ldr	r3, [pc, #40]	; (80081e4 <std+0x54>)
 80081ba:	62a3      	str	r3, [r4, #40]	; 0x28
 80081bc:	4b0a      	ldr	r3, [pc, #40]	; (80081e8 <std+0x58>)
 80081be:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081c0:	4b0a      	ldr	r3, [pc, #40]	; (80081ec <std+0x5c>)
 80081c2:	6323      	str	r3, [r4, #48]	; 0x30
 80081c4:	4b0a      	ldr	r3, [pc, #40]	; (80081f0 <std+0x60>)
 80081c6:	429c      	cmp	r4, r3
 80081c8:	d005      	beq.n	80081d6 <std+0x46>
 80081ca:	4b0a      	ldr	r3, [pc, #40]	; (80081f4 <std+0x64>)
 80081cc:	429c      	cmp	r4, r3
 80081ce:	d002      	beq.n	80081d6 <std+0x46>
 80081d0:	4b09      	ldr	r3, [pc, #36]	; (80081f8 <std+0x68>)
 80081d2:	429c      	cmp	r4, r3
 80081d4:	d103      	bne.n	80081de <std+0x4e>
 80081d6:	0020      	movs	r0, r4
 80081d8:	3058      	adds	r0, #88	; 0x58
 80081da:	f000 fab3 	bl	8008744 <__retarget_lock_init_recursive>
 80081de:	bd10      	pop	{r4, pc}
 80081e0:	08008461 	.word	0x08008461
 80081e4:	08008489 	.word	0x08008489
 80081e8:	080084c1 	.word	0x080084c1
 80081ec:	080084ed 	.word	0x080084ed
 80081f0:	20005854 	.word	0x20005854
 80081f4:	200058bc 	.word	0x200058bc
 80081f8:	20005924 	.word	0x20005924

080081fc <stdio_exit_handler>:
 80081fc:	b510      	push	{r4, lr}
 80081fe:	4a03      	ldr	r2, [pc, #12]	; (800820c <stdio_exit_handler+0x10>)
 8008200:	4903      	ldr	r1, [pc, #12]	; (8008210 <stdio_exit_handler+0x14>)
 8008202:	4804      	ldr	r0, [pc, #16]	; (8008214 <stdio_exit_handler+0x18>)
 8008204:	f000 f86c 	bl	80082e0 <_fwalk_sglue>
 8008208:	bd10      	pop	{r4, pc}
 800820a:	46c0      	nop			; (mov r8, r8)
 800820c:	20000028 	.word	0x20000028
 8008210:	080092b9 	.word	0x080092b9
 8008214:	20000034 	.word	0x20000034

08008218 <cleanup_stdio>:
 8008218:	6841      	ldr	r1, [r0, #4]
 800821a:	4b0b      	ldr	r3, [pc, #44]	; (8008248 <cleanup_stdio+0x30>)
 800821c:	b510      	push	{r4, lr}
 800821e:	0004      	movs	r4, r0
 8008220:	4299      	cmp	r1, r3
 8008222:	d001      	beq.n	8008228 <cleanup_stdio+0x10>
 8008224:	f001 f848 	bl	80092b8 <_fflush_r>
 8008228:	68a1      	ldr	r1, [r4, #8]
 800822a:	4b08      	ldr	r3, [pc, #32]	; (800824c <cleanup_stdio+0x34>)
 800822c:	4299      	cmp	r1, r3
 800822e:	d002      	beq.n	8008236 <cleanup_stdio+0x1e>
 8008230:	0020      	movs	r0, r4
 8008232:	f001 f841 	bl	80092b8 <_fflush_r>
 8008236:	68e1      	ldr	r1, [r4, #12]
 8008238:	4b05      	ldr	r3, [pc, #20]	; (8008250 <cleanup_stdio+0x38>)
 800823a:	4299      	cmp	r1, r3
 800823c:	d002      	beq.n	8008244 <cleanup_stdio+0x2c>
 800823e:	0020      	movs	r0, r4
 8008240:	f001 f83a 	bl	80092b8 <_fflush_r>
 8008244:	bd10      	pop	{r4, pc}
 8008246:	46c0      	nop			; (mov r8, r8)
 8008248:	20005854 	.word	0x20005854
 800824c:	200058bc 	.word	0x200058bc
 8008250:	20005924 	.word	0x20005924

08008254 <global_stdio_init.part.0>:
 8008254:	b510      	push	{r4, lr}
 8008256:	4b09      	ldr	r3, [pc, #36]	; (800827c <global_stdio_init.part.0+0x28>)
 8008258:	4a09      	ldr	r2, [pc, #36]	; (8008280 <global_stdio_init.part.0+0x2c>)
 800825a:	2104      	movs	r1, #4
 800825c:	601a      	str	r2, [r3, #0]
 800825e:	4809      	ldr	r0, [pc, #36]	; (8008284 <global_stdio_init.part.0+0x30>)
 8008260:	2200      	movs	r2, #0
 8008262:	f7ff ff95 	bl	8008190 <std>
 8008266:	2201      	movs	r2, #1
 8008268:	2109      	movs	r1, #9
 800826a:	4807      	ldr	r0, [pc, #28]	; (8008288 <global_stdio_init.part.0+0x34>)
 800826c:	f7ff ff90 	bl	8008190 <std>
 8008270:	2202      	movs	r2, #2
 8008272:	2112      	movs	r1, #18
 8008274:	4805      	ldr	r0, [pc, #20]	; (800828c <global_stdio_init.part.0+0x38>)
 8008276:	f7ff ff8b 	bl	8008190 <std>
 800827a:	bd10      	pop	{r4, pc}
 800827c:	2000598c 	.word	0x2000598c
 8008280:	080081fd 	.word	0x080081fd
 8008284:	20005854 	.word	0x20005854
 8008288:	200058bc 	.word	0x200058bc
 800828c:	20005924 	.word	0x20005924

08008290 <__sfp_lock_acquire>:
 8008290:	b510      	push	{r4, lr}
 8008292:	4802      	ldr	r0, [pc, #8]	; (800829c <__sfp_lock_acquire+0xc>)
 8008294:	f000 fa57 	bl	8008746 <__retarget_lock_acquire_recursive>
 8008298:	bd10      	pop	{r4, pc}
 800829a:	46c0      	nop			; (mov r8, r8)
 800829c:	20005995 	.word	0x20005995

080082a0 <__sfp_lock_release>:
 80082a0:	b510      	push	{r4, lr}
 80082a2:	4802      	ldr	r0, [pc, #8]	; (80082ac <__sfp_lock_release+0xc>)
 80082a4:	f000 fa50 	bl	8008748 <__retarget_lock_release_recursive>
 80082a8:	bd10      	pop	{r4, pc}
 80082aa:	46c0      	nop			; (mov r8, r8)
 80082ac:	20005995 	.word	0x20005995

080082b0 <__sinit>:
 80082b0:	b510      	push	{r4, lr}
 80082b2:	0004      	movs	r4, r0
 80082b4:	f7ff ffec 	bl	8008290 <__sfp_lock_acquire>
 80082b8:	6a23      	ldr	r3, [r4, #32]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d002      	beq.n	80082c4 <__sinit+0x14>
 80082be:	f7ff ffef 	bl	80082a0 <__sfp_lock_release>
 80082c2:	bd10      	pop	{r4, pc}
 80082c4:	4b04      	ldr	r3, [pc, #16]	; (80082d8 <__sinit+0x28>)
 80082c6:	6223      	str	r3, [r4, #32]
 80082c8:	4b04      	ldr	r3, [pc, #16]	; (80082dc <__sinit+0x2c>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d1f6      	bne.n	80082be <__sinit+0xe>
 80082d0:	f7ff ffc0 	bl	8008254 <global_stdio_init.part.0>
 80082d4:	e7f3      	b.n	80082be <__sinit+0xe>
 80082d6:	46c0      	nop			; (mov r8, r8)
 80082d8:	08008219 	.word	0x08008219
 80082dc:	2000598c 	.word	0x2000598c

080082e0 <_fwalk_sglue>:
 80082e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082e2:	0014      	movs	r4, r2
 80082e4:	2600      	movs	r6, #0
 80082e6:	9000      	str	r0, [sp, #0]
 80082e8:	9101      	str	r1, [sp, #4]
 80082ea:	68a5      	ldr	r5, [r4, #8]
 80082ec:	6867      	ldr	r7, [r4, #4]
 80082ee:	3f01      	subs	r7, #1
 80082f0:	d504      	bpl.n	80082fc <_fwalk_sglue+0x1c>
 80082f2:	6824      	ldr	r4, [r4, #0]
 80082f4:	2c00      	cmp	r4, #0
 80082f6:	d1f8      	bne.n	80082ea <_fwalk_sglue+0xa>
 80082f8:	0030      	movs	r0, r6
 80082fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80082fc:	89ab      	ldrh	r3, [r5, #12]
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d908      	bls.n	8008314 <_fwalk_sglue+0x34>
 8008302:	220e      	movs	r2, #14
 8008304:	5eab      	ldrsh	r3, [r5, r2]
 8008306:	3301      	adds	r3, #1
 8008308:	d004      	beq.n	8008314 <_fwalk_sglue+0x34>
 800830a:	0029      	movs	r1, r5
 800830c:	9800      	ldr	r0, [sp, #0]
 800830e:	9b01      	ldr	r3, [sp, #4]
 8008310:	4798      	blx	r3
 8008312:	4306      	orrs	r6, r0
 8008314:	3568      	adds	r5, #104	; 0x68
 8008316:	e7ea      	b.n	80082ee <_fwalk_sglue+0xe>

08008318 <iprintf>:
 8008318:	b40f      	push	{r0, r1, r2, r3}
 800831a:	b507      	push	{r0, r1, r2, lr}
 800831c:	4905      	ldr	r1, [pc, #20]	; (8008334 <iprintf+0x1c>)
 800831e:	ab04      	add	r3, sp, #16
 8008320:	6808      	ldr	r0, [r1, #0]
 8008322:	cb04      	ldmia	r3!, {r2}
 8008324:	6881      	ldr	r1, [r0, #8]
 8008326:	9301      	str	r3, [sp, #4]
 8008328:	f000 fca0 	bl	8008c6c <_vfiprintf_r>
 800832c:	b003      	add	sp, #12
 800832e:	bc08      	pop	{r3}
 8008330:	b004      	add	sp, #16
 8008332:	4718      	bx	r3
 8008334:	20000080 	.word	0x20000080

08008338 <_puts_r>:
 8008338:	6a03      	ldr	r3, [r0, #32]
 800833a:	b570      	push	{r4, r5, r6, lr}
 800833c:	0005      	movs	r5, r0
 800833e:	000e      	movs	r6, r1
 8008340:	6884      	ldr	r4, [r0, #8]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d101      	bne.n	800834a <_puts_r+0x12>
 8008346:	f7ff ffb3 	bl	80082b0 <__sinit>
 800834a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800834c:	07db      	lsls	r3, r3, #31
 800834e:	d405      	bmi.n	800835c <_puts_r+0x24>
 8008350:	89a3      	ldrh	r3, [r4, #12]
 8008352:	059b      	lsls	r3, r3, #22
 8008354:	d402      	bmi.n	800835c <_puts_r+0x24>
 8008356:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008358:	f000 f9f5 	bl	8008746 <__retarget_lock_acquire_recursive>
 800835c:	89a3      	ldrh	r3, [r4, #12]
 800835e:	071b      	lsls	r3, r3, #28
 8008360:	d502      	bpl.n	8008368 <_puts_r+0x30>
 8008362:	6923      	ldr	r3, [r4, #16]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d11f      	bne.n	80083a8 <_puts_r+0x70>
 8008368:	0021      	movs	r1, r4
 800836a:	0028      	movs	r0, r5
 800836c:	f000 f906 	bl	800857c <__swsetup_r>
 8008370:	2800      	cmp	r0, #0
 8008372:	d019      	beq.n	80083a8 <_puts_r+0x70>
 8008374:	2501      	movs	r5, #1
 8008376:	426d      	negs	r5, r5
 8008378:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800837a:	07db      	lsls	r3, r3, #31
 800837c:	d405      	bmi.n	800838a <_puts_r+0x52>
 800837e:	89a3      	ldrh	r3, [r4, #12]
 8008380:	059b      	lsls	r3, r3, #22
 8008382:	d402      	bmi.n	800838a <_puts_r+0x52>
 8008384:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008386:	f000 f9df 	bl	8008748 <__retarget_lock_release_recursive>
 800838a:	0028      	movs	r0, r5
 800838c:	bd70      	pop	{r4, r5, r6, pc}
 800838e:	3601      	adds	r6, #1
 8008390:	60a3      	str	r3, [r4, #8]
 8008392:	2b00      	cmp	r3, #0
 8008394:	da04      	bge.n	80083a0 <_puts_r+0x68>
 8008396:	69a2      	ldr	r2, [r4, #24]
 8008398:	429a      	cmp	r2, r3
 800839a:	dc16      	bgt.n	80083ca <_puts_r+0x92>
 800839c:	290a      	cmp	r1, #10
 800839e:	d014      	beq.n	80083ca <_puts_r+0x92>
 80083a0:	6823      	ldr	r3, [r4, #0]
 80083a2:	1c5a      	adds	r2, r3, #1
 80083a4:	6022      	str	r2, [r4, #0]
 80083a6:	7019      	strb	r1, [r3, #0]
 80083a8:	68a3      	ldr	r3, [r4, #8]
 80083aa:	7831      	ldrb	r1, [r6, #0]
 80083ac:	3b01      	subs	r3, #1
 80083ae:	2900      	cmp	r1, #0
 80083b0:	d1ed      	bne.n	800838e <_puts_r+0x56>
 80083b2:	60a3      	str	r3, [r4, #8]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	da0f      	bge.n	80083d8 <_puts_r+0xa0>
 80083b8:	0028      	movs	r0, r5
 80083ba:	0022      	movs	r2, r4
 80083bc:	310a      	adds	r1, #10
 80083be:	f000 f89b 	bl	80084f8 <__swbuf_r>
 80083c2:	250a      	movs	r5, #10
 80083c4:	3001      	adds	r0, #1
 80083c6:	d1d7      	bne.n	8008378 <_puts_r+0x40>
 80083c8:	e7d4      	b.n	8008374 <_puts_r+0x3c>
 80083ca:	0022      	movs	r2, r4
 80083cc:	0028      	movs	r0, r5
 80083ce:	f000 f893 	bl	80084f8 <__swbuf_r>
 80083d2:	3001      	adds	r0, #1
 80083d4:	d1e8      	bne.n	80083a8 <_puts_r+0x70>
 80083d6:	e7cd      	b.n	8008374 <_puts_r+0x3c>
 80083d8:	250a      	movs	r5, #10
 80083da:	6823      	ldr	r3, [r4, #0]
 80083dc:	1c5a      	adds	r2, r3, #1
 80083de:	6022      	str	r2, [r4, #0]
 80083e0:	701d      	strb	r5, [r3, #0]
 80083e2:	e7c9      	b.n	8008378 <_puts_r+0x40>

080083e4 <puts>:
 80083e4:	b510      	push	{r4, lr}
 80083e6:	4b03      	ldr	r3, [pc, #12]	; (80083f4 <puts+0x10>)
 80083e8:	0001      	movs	r1, r0
 80083ea:	6818      	ldr	r0, [r3, #0]
 80083ec:	f7ff ffa4 	bl	8008338 <_puts_r>
 80083f0:	bd10      	pop	{r4, pc}
 80083f2:	46c0      	nop			; (mov r8, r8)
 80083f4:	20000080 	.word	0x20000080

080083f8 <sniprintf>:
 80083f8:	b40c      	push	{r2, r3}
 80083fa:	b530      	push	{r4, r5, lr}
 80083fc:	4b17      	ldr	r3, [pc, #92]	; (800845c <sniprintf+0x64>)
 80083fe:	000c      	movs	r4, r1
 8008400:	681d      	ldr	r5, [r3, #0]
 8008402:	b09d      	sub	sp, #116	; 0x74
 8008404:	2900      	cmp	r1, #0
 8008406:	da08      	bge.n	800841a <sniprintf+0x22>
 8008408:	238b      	movs	r3, #139	; 0x8b
 800840a:	2001      	movs	r0, #1
 800840c:	602b      	str	r3, [r5, #0]
 800840e:	4240      	negs	r0, r0
 8008410:	b01d      	add	sp, #116	; 0x74
 8008412:	bc30      	pop	{r4, r5}
 8008414:	bc08      	pop	{r3}
 8008416:	b002      	add	sp, #8
 8008418:	4718      	bx	r3
 800841a:	2382      	movs	r3, #130	; 0x82
 800841c:	466a      	mov	r2, sp
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	8293      	strh	r3, [r2, #20]
 8008422:	2300      	movs	r3, #0
 8008424:	9002      	str	r0, [sp, #8]
 8008426:	9006      	str	r0, [sp, #24]
 8008428:	4299      	cmp	r1, r3
 800842a:	d000      	beq.n	800842e <sniprintf+0x36>
 800842c:	1e4b      	subs	r3, r1, #1
 800842e:	9304      	str	r3, [sp, #16]
 8008430:	9307      	str	r3, [sp, #28]
 8008432:	2301      	movs	r3, #1
 8008434:	466a      	mov	r2, sp
 8008436:	425b      	negs	r3, r3
 8008438:	82d3      	strh	r3, [r2, #22]
 800843a:	0028      	movs	r0, r5
 800843c:	ab21      	add	r3, sp, #132	; 0x84
 800843e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008440:	a902      	add	r1, sp, #8
 8008442:	9301      	str	r3, [sp, #4]
 8008444:	f000 faea 	bl	8008a1c <_svfiprintf_r>
 8008448:	1c43      	adds	r3, r0, #1
 800844a:	da01      	bge.n	8008450 <sniprintf+0x58>
 800844c:	238b      	movs	r3, #139	; 0x8b
 800844e:	602b      	str	r3, [r5, #0]
 8008450:	2c00      	cmp	r4, #0
 8008452:	d0dd      	beq.n	8008410 <sniprintf+0x18>
 8008454:	2200      	movs	r2, #0
 8008456:	9b02      	ldr	r3, [sp, #8]
 8008458:	701a      	strb	r2, [r3, #0]
 800845a:	e7d9      	b.n	8008410 <sniprintf+0x18>
 800845c:	20000080 	.word	0x20000080

08008460 <__sread>:
 8008460:	b570      	push	{r4, r5, r6, lr}
 8008462:	000c      	movs	r4, r1
 8008464:	250e      	movs	r5, #14
 8008466:	5f49      	ldrsh	r1, [r1, r5]
 8008468:	f000 f91a 	bl	80086a0 <_read_r>
 800846c:	2800      	cmp	r0, #0
 800846e:	db03      	blt.n	8008478 <__sread+0x18>
 8008470:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008472:	181b      	adds	r3, r3, r0
 8008474:	6563      	str	r3, [r4, #84]	; 0x54
 8008476:	bd70      	pop	{r4, r5, r6, pc}
 8008478:	89a3      	ldrh	r3, [r4, #12]
 800847a:	4a02      	ldr	r2, [pc, #8]	; (8008484 <__sread+0x24>)
 800847c:	4013      	ands	r3, r2
 800847e:	81a3      	strh	r3, [r4, #12]
 8008480:	e7f9      	b.n	8008476 <__sread+0x16>
 8008482:	46c0      	nop			; (mov r8, r8)
 8008484:	ffffefff 	.word	0xffffefff

08008488 <__swrite>:
 8008488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800848a:	001f      	movs	r7, r3
 800848c:	898b      	ldrh	r3, [r1, #12]
 800848e:	0005      	movs	r5, r0
 8008490:	000c      	movs	r4, r1
 8008492:	0016      	movs	r6, r2
 8008494:	05db      	lsls	r3, r3, #23
 8008496:	d505      	bpl.n	80084a4 <__swrite+0x1c>
 8008498:	230e      	movs	r3, #14
 800849a:	5ec9      	ldrsh	r1, [r1, r3]
 800849c:	2200      	movs	r2, #0
 800849e:	2302      	movs	r3, #2
 80084a0:	f000 f8ea 	bl	8008678 <_lseek_r>
 80084a4:	89a3      	ldrh	r3, [r4, #12]
 80084a6:	4a05      	ldr	r2, [pc, #20]	; (80084bc <__swrite+0x34>)
 80084a8:	0028      	movs	r0, r5
 80084aa:	4013      	ands	r3, r2
 80084ac:	81a3      	strh	r3, [r4, #12]
 80084ae:	0032      	movs	r2, r6
 80084b0:	230e      	movs	r3, #14
 80084b2:	5ee1      	ldrsh	r1, [r4, r3]
 80084b4:	003b      	movs	r3, r7
 80084b6:	f000 f907 	bl	80086c8 <_write_r>
 80084ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084bc:	ffffefff 	.word	0xffffefff

080084c0 <__sseek>:
 80084c0:	b570      	push	{r4, r5, r6, lr}
 80084c2:	000c      	movs	r4, r1
 80084c4:	250e      	movs	r5, #14
 80084c6:	5f49      	ldrsh	r1, [r1, r5]
 80084c8:	f000 f8d6 	bl	8008678 <_lseek_r>
 80084cc:	89a3      	ldrh	r3, [r4, #12]
 80084ce:	1c42      	adds	r2, r0, #1
 80084d0:	d103      	bne.n	80084da <__sseek+0x1a>
 80084d2:	4a05      	ldr	r2, [pc, #20]	; (80084e8 <__sseek+0x28>)
 80084d4:	4013      	ands	r3, r2
 80084d6:	81a3      	strh	r3, [r4, #12]
 80084d8:	bd70      	pop	{r4, r5, r6, pc}
 80084da:	2280      	movs	r2, #128	; 0x80
 80084dc:	0152      	lsls	r2, r2, #5
 80084de:	4313      	orrs	r3, r2
 80084e0:	81a3      	strh	r3, [r4, #12]
 80084e2:	6560      	str	r0, [r4, #84]	; 0x54
 80084e4:	e7f8      	b.n	80084d8 <__sseek+0x18>
 80084e6:	46c0      	nop			; (mov r8, r8)
 80084e8:	ffffefff 	.word	0xffffefff

080084ec <__sclose>:
 80084ec:	b510      	push	{r4, lr}
 80084ee:	230e      	movs	r3, #14
 80084f0:	5ec9      	ldrsh	r1, [r1, r3]
 80084f2:	f000 f8af 	bl	8008654 <_close_r>
 80084f6:	bd10      	pop	{r4, pc}

080084f8 <__swbuf_r>:
 80084f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084fa:	0006      	movs	r6, r0
 80084fc:	000d      	movs	r5, r1
 80084fe:	0014      	movs	r4, r2
 8008500:	2800      	cmp	r0, #0
 8008502:	d004      	beq.n	800850e <__swbuf_r+0x16>
 8008504:	6a03      	ldr	r3, [r0, #32]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d101      	bne.n	800850e <__swbuf_r+0x16>
 800850a:	f7ff fed1 	bl	80082b0 <__sinit>
 800850e:	69a3      	ldr	r3, [r4, #24]
 8008510:	60a3      	str	r3, [r4, #8]
 8008512:	89a3      	ldrh	r3, [r4, #12]
 8008514:	071b      	lsls	r3, r3, #28
 8008516:	d528      	bpl.n	800856a <__swbuf_r+0x72>
 8008518:	6923      	ldr	r3, [r4, #16]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d025      	beq.n	800856a <__swbuf_r+0x72>
 800851e:	6923      	ldr	r3, [r4, #16]
 8008520:	6820      	ldr	r0, [r4, #0]
 8008522:	b2ef      	uxtb	r7, r5
 8008524:	1ac0      	subs	r0, r0, r3
 8008526:	6963      	ldr	r3, [r4, #20]
 8008528:	b2ed      	uxtb	r5, r5
 800852a:	4283      	cmp	r3, r0
 800852c:	dc05      	bgt.n	800853a <__swbuf_r+0x42>
 800852e:	0021      	movs	r1, r4
 8008530:	0030      	movs	r0, r6
 8008532:	f000 fec1 	bl	80092b8 <_fflush_r>
 8008536:	2800      	cmp	r0, #0
 8008538:	d11d      	bne.n	8008576 <__swbuf_r+0x7e>
 800853a:	68a3      	ldr	r3, [r4, #8]
 800853c:	3001      	adds	r0, #1
 800853e:	3b01      	subs	r3, #1
 8008540:	60a3      	str	r3, [r4, #8]
 8008542:	6823      	ldr	r3, [r4, #0]
 8008544:	1c5a      	adds	r2, r3, #1
 8008546:	6022      	str	r2, [r4, #0]
 8008548:	701f      	strb	r7, [r3, #0]
 800854a:	6963      	ldr	r3, [r4, #20]
 800854c:	4283      	cmp	r3, r0
 800854e:	d004      	beq.n	800855a <__swbuf_r+0x62>
 8008550:	89a3      	ldrh	r3, [r4, #12]
 8008552:	07db      	lsls	r3, r3, #31
 8008554:	d507      	bpl.n	8008566 <__swbuf_r+0x6e>
 8008556:	2d0a      	cmp	r5, #10
 8008558:	d105      	bne.n	8008566 <__swbuf_r+0x6e>
 800855a:	0021      	movs	r1, r4
 800855c:	0030      	movs	r0, r6
 800855e:	f000 feab 	bl	80092b8 <_fflush_r>
 8008562:	2800      	cmp	r0, #0
 8008564:	d107      	bne.n	8008576 <__swbuf_r+0x7e>
 8008566:	0028      	movs	r0, r5
 8008568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800856a:	0021      	movs	r1, r4
 800856c:	0030      	movs	r0, r6
 800856e:	f000 f805 	bl	800857c <__swsetup_r>
 8008572:	2800      	cmp	r0, #0
 8008574:	d0d3      	beq.n	800851e <__swbuf_r+0x26>
 8008576:	2501      	movs	r5, #1
 8008578:	426d      	negs	r5, r5
 800857a:	e7f4      	b.n	8008566 <__swbuf_r+0x6e>

0800857c <__swsetup_r>:
 800857c:	4b30      	ldr	r3, [pc, #192]	; (8008640 <__swsetup_r+0xc4>)
 800857e:	b570      	push	{r4, r5, r6, lr}
 8008580:	0005      	movs	r5, r0
 8008582:	6818      	ldr	r0, [r3, #0]
 8008584:	000c      	movs	r4, r1
 8008586:	2800      	cmp	r0, #0
 8008588:	d004      	beq.n	8008594 <__swsetup_r+0x18>
 800858a:	6a03      	ldr	r3, [r0, #32]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d101      	bne.n	8008594 <__swsetup_r+0x18>
 8008590:	f7ff fe8e 	bl	80082b0 <__sinit>
 8008594:	230c      	movs	r3, #12
 8008596:	5ee2      	ldrsh	r2, [r4, r3]
 8008598:	b293      	uxth	r3, r2
 800859a:	0711      	lsls	r1, r2, #28
 800859c:	d423      	bmi.n	80085e6 <__swsetup_r+0x6a>
 800859e:	06d9      	lsls	r1, r3, #27
 80085a0:	d407      	bmi.n	80085b2 <__swsetup_r+0x36>
 80085a2:	2309      	movs	r3, #9
 80085a4:	2001      	movs	r0, #1
 80085a6:	602b      	str	r3, [r5, #0]
 80085a8:	3337      	adds	r3, #55	; 0x37
 80085aa:	4313      	orrs	r3, r2
 80085ac:	81a3      	strh	r3, [r4, #12]
 80085ae:	4240      	negs	r0, r0
 80085b0:	bd70      	pop	{r4, r5, r6, pc}
 80085b2:	075b      	lsls	r3, r3, #29
 80085b4:	d513      	bpl.n	80085de <__swsetup_r+0x62>
 80085b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085b8:	2900      	cmp	r1, #0
 80085ba:	d008      	beq.n	80085ce <__swsetup_r+0x52>
 80085bc:	0023      	movs	r3, r4
 80085be:	3344      	adds	r3, #68	; 0x44
 80085c0:	4299      	cmp	r1, r3
 80085c2:	d002      	beq.n	80085ca <__swsetup_r+0x4e>
 80085c4:	0028      	movs	r0, r5
 80085c6:	f000 f8c9 	bl	800875c <_free_r>
 80085ca:	2300      	movs	r3, #0
 80085cc:	6363      	str	r3, [r4, #52]	; 0x34
 80085ce:	2224      	movs	r2, #36	; 0x24
 80085d0:	89a3      	ldrh	r3, [r4, #12]
 80085d2:	4393      	bics	r3, r2
 80085d4:	81a3      	strh	r3, [r4, #12]
 80085d6:	2300      	movs	r3, #0
 80085d8:	6063      	str	r3, [r4, #4]
 80085da:	6923      	ldr	r3, [r4, #16]
 80085dc:	6023      	str	r3, [r4, #0]
 80085de:	2308      	movs	r3, #8
 80085e0:	89a2      	ldrh	r2, [r4, #12]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	81a3      	strh	r3, [r4, #12]
 80085e6:	6923      	ldr	r3, [r4, #16]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d10b      	bne.n	8008604 <__swsetup_r+0x88>
 80085ec:	21a0      	movs	r1, #160	; 0xa0
 80085ee:	2280      	movs	r2, #128	; 0x80
 80085f0:	89a3      	ldrh	r3, [r4, #12]
 80085f2:	0089      	lsls	r1, r1, #2
 80085f4:	0092      	lsls	r2, r2, #2
 80085f6:	400b      	ands	r3, r1
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d003      	beq.n	8008604 <__swsetup_r+0x88>
 80085fc:	0021      	movs	r1, r4
 80085fe:	0028      	movs	r0, r5
 8008600:	f000 feae 	bl	8009360 <__smakebuf_r>
 8008604:	220c      	movs	r2, #12
 8008606:	5ea3      	ldrsh	r3, [r4, r2]
 8008608:	2001      	movs	r0, #1
 800860a:	001a      	movs	r2, r3
 800860c:	b299      	uxth	r1, r3
 800860e:	4002      	ands	r2, r0
 8008610:	4203      	tst	r3, r0
 8008612:	d00f      	beq.n	8008634 <__swsetup_r+0xb8>
 8008614:	2200      	movs	r2, #0
 8008616:	60a2      	str	r2, [r4, #8]
 8008618:	6962      	ldr	r2, [r4, #20]
 800861a:	4252      	negs	r2, r2
 800861c:	61a2      	str	r2, [r4, #24]
 800861e:	2000      	movs	r0, #0
 8008620:	6922      	ldr	r2, [r4, #16]
 8008622:	4282      	cmp	r2, r0
 8008624:	d1c4      	bne.n	80085b0 <__swsetup_r+0x34>
 8008626:	0609      	lsls	r1, r1, #24
 8008628:	d5c2      	bpl.n	80085b0 <__swsetup_r+0x34>
 800862a:	2240      	movs	r2, #64	; 0x40
 800862c:	4313      	orrs	r3, r2
 800862e:	81a3      	strh	r3, [r4, #12]
 8008630:	3801      	subs	r0, #1
 8008632:	e7bd      	b.n	80085b0 <__swsetup_r+0x34>
 8008634:	0788      	lsls	r0, r1, #30
 8008636:	d400      	bmi.n	800863a <__swsetup_r+0xbe>
 8008638:	6962      	ldr	r2, [r4, #20]
 800863a:	60a2      	str	r2, [r4, #8]
 800863c:	e7ef      	b.n	800861e <__swsetup_r+0xa2>
 800863e:	46c0      	nop			; (mov r8, r8)
 8008640:	20000080 	.word	0x20000080

08008644 <memset>:
 8008644:	0003      	movs	r3, r0
 8008646:	1882      	adds	r2, r0, r2
 8008648:	4293      	cmp	r3, r2
 800864a:	d100      	bne.n	800864e <memset+0xa>
 800864c:	4770      	bx	lr
 800864e:	7019      	strb	r1, [r3, #0]
 8008650:	3301      	adds	r3, #1
 8008652:	e7f9      	b.n	8008648 <memset+0x4>

08008654 <_close_r>:
 8008654:	2300      	movs	r3, #0
 8008656:	b570      	push	{r4, r5, r6, lr}
 8008658:	4d06      	ldr	r5, [pc, #24]	; (8008674 <_close_r+0x20>)
 800865a:	0004      	movs	r4, r0
 800865c:	0008      	movs	r0, r1
 800865e:	602b      	str	r3, [r5, #0]
 8008660:	f7f8 f905 	bl	800086e <_close>
 8008664:	1c43      	adds	r3, r0, #1
 8008666:	d103      	bne.n	8008670 <_close_r+0x1c>
 8008668:	682b      	ldr	r3, [r5, #0]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d000      	beq.n	8008670 <_close_r+0x1c>
 800866e:	6023      	str	r3, [r4, #0]
 8008670:	bd70      	pop	{r4, r5, r6, pc}
 8008672:	46c0      	nop			; (mov r8, r8)
 8008674:	20005990 	.word	0x20005990

08008678 <_lseek_r>:
 8008678:	b570      	push	{r4, r5, r6, lr}
 800867a:	0004      	movs	r4, r0
 800867c:	0008      	movs	r0, r1
 800867e:	0011      	movs	r1, r2
 8008680:	001a      	movs	r2, r3
 8008682:	2300      	movs	r3, #0
 8008684:	4d05      	ldr	r5, [pc, #20]	; (800869c <_lseek_r+0x24>)
 8008686:	602b      	str	r3, [r5, #0]
 8008688:	f7f8 f912 	bl	80008b0 <_lseek>
 800868c:	1c43      	adds	r3, r0, #1
 800868e:	d103      	bne.n	8008698 <_lseek_r+0x20>
 8008690:	682b      	ldr	r3, [r5, #0]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d000      	beq.n	8008698 <_lseek_r+0x20>
 8008696:	6023      	str	r3, [r4, #0]
 8008698:	bd70      	pop	{r4, r5, r6, pc}
 800869a:	46c0      	nop			; (mov r8, r8)
 800869c:	20005990 	.word	0x20005990

080086a0 <_read_r>:
 80086a0:	b570      	push	{r4, r5, r6, lr}
 80086a2:	0004      	movs	r4, r0
 80086a4:	0008      	movs	r0, r1
 80086a6:	0011      	movs	r1, r2
 80086a8:	001a      	movs	r2, r3
 80086aa:	2300      	movs	r3, #0
 80086ac:	4d05      	ldr	r5, [pc, #20]	; (80086c4 <_read_r+0x24>)
 80086ae:	602b      	str	r3, [r5, #0]
 80086b0:	f7f8 f8a4 	bl	80007fc <_read>
 80086b4:	1c43      	adds	r3, r0, #1
 80086b6:	d103      	bne.n	80086c0 <_read_r+0x20>
 80086b8:	682b      	ldr	r3, [r5, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d000      	beq.n	80086c0 <_read_r+0x20>
 80086be:	6023      	str	r3, [r4, #0]
 80086c0:	bd70      	pop	{r4, r5, r6, pc}
 80086c2:	46c0      	nop			; (mov r8, r8)
 80086c4:	20005990 	.word	0x20005990

080086c8 <_write_r>:
 80086c8:	b570      	push	{r4, r5, r6, lr}
 80086ca:	0004      	movs	r4, r0
 80086cc:	0008      	movs	r0, r1
 80086ce:	0011      	movs	r1, r2
 80086d0:	001a      	movs	r2, r3
 80086d2:	2300      	movs	r3, #0
 80086d4:	4d05      	ldr	r5, [pc, #20]	; (80086ec <_write_r+0x24>)
 80086d6:	602b      	str	r3, [r5, #0]
 80086d8:	f7f8 f8ad 	bl	8000836 <_write>
 80086dc:	1c43      	adds	r3, r0, #1
 80086de:	d103      	bne.n	80086e8 <_write_r+0x20>
 80086e0:	682b      	ldr	r3, [r5, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d000      	beq.n	80086e8 <_write_r+0x20>
 80086e6:	6023      	str	r3, [r4, #0]
 80086e8:	bd70      	pop	{r4, r5, r6, pc}
 80086ea:	46c0      	nop			; (mov r8, r8)
 80086ec:	20005990 	.word	0x20005990

080086f0 <__errno>:
 80086f0:	4b01      	ldr	r3, [pc, #4]	; (80086f8 <__errno+0x8>)
 80086f2:	6818      	ldr	r0, [r3, #0]
 80086f4:	4770      	bx	lr
 80086f6:	46c0      	nop			; (mov r8, r8)
 80086f8:	20000080 	.word	0x20000080

080086fc <__libc_init_array>:
 80086fc:	b570      	push	{r4, r5, r6, lr}
 80086fe:	2600      	movs	r6, #0
 8008700:	4c0c      	ldr	r4, [pc, #48]	; (8008734 <__libc_init_array+0x38>)
 8008702:	4d0d      	ldr	r5, [pc, #52]	; (8008738 <__libc_init_array+0x3c>)
 8008704:	1b64      	subs	r4, r4, r5
 8008706:	10a4      	asrs	r4, r4, #2
 8008708:	42a6      	cmp	r6, r4
 800870a:	d109      	bne.n	8008720 <__libc_init_array+0x24>
 800870c:	2600      	movs	r6, #0
 800870e:	f000 fef1 	bl	80094f4 <_init>
 8008712:	4c0a      	ldr	r4, [pc, #40]	; (800873c <__libc_init_array+0x40>)
 8008714:	4d0a      	ldr	r5, [pc, #40]	; (8008740 <__libc_init_array+0x44>)
 8008716:	1b64      	subs	r4, r4, r5
 8008718:	10a4      	asrs	r4, r4, #2
 800871a:	42a6      	cmp	r6, r4
 800871c:	d105      	bne.n	800872a <__libc_init_array+0x2e>
 800871e:	bd70      	pop	{r4, r5, r6, pc}
 8008720:	00b3      	lsls	r3, r6, #2
 8008722:	58eb      	ldr	r3, [r5, r3]
 8008724:	4798      	blx	r3
 8008726:	3601      	adds	r6, #1
 8008728:	e7ee      	b.n	8008708 <__libc_init_array+0xc>
 800872a:	00b3      	lsls	r3, r6, #2
 800872c:	58eb      	ldr	r3, [r5, r3]
 800872e:	4798      	blx	r3
 8008730:	3601      	adds	r6, #1
 8008732:	e7f2      	b.n	800871a <__libc_init_array+0x1e>
 8008734:	0800998c 	.word	0x0800998c
 8008738:	0800998c 	.word	0x0800998c
 800873c:	08009990 	.word	0x08009990
 8008740:	0800998c 	.word	0x0800998c

08008744 <__retarget_lock_init_recursive>:
 8008744:	4770      	bx	lr

08008746 <__retarget_lock_acquire_recursive>:
 8008746:	4770      	bx	lr

08008748 <__retarget_lock_release_recursive>:
 8008748:	4770      	bx	lr

0800874a <memcpy>:
 800874a:	2300      	movs	r3, #0
 800874c:	b510      	push	{r4, lr}
 800874e:	429a      	cmp	r2, r3
 8008750:	d100      	bne.n	8008754 <memcpy+0xa>
 8008752:	bd10      	pop	{r4, pc}
 8008754:	5ccc      	ldrb	r4, [r1, r3]
 8008756:	54c4      	strb	r4, [r0, r3]
 8008758:	3301      	adds	r3, #1
 800875a:	e7f8      	b.n	800874e <memcpy+0x4>

0800875c <_free_r>:
 800875c:	b570      	push	{r4, r5, r6, lr}
 800875e:	0005      	movs	r5, r0
 8008760:	2900      	cmp	r1, #0
 8008762:	d010      	beq.n	8008786 <_free_r+0x2a>
 8008764:	1f0c      	subs	r4, r1, #4
 8008766:	6823      	ldr	r3, [r4, #0]
 8008768:	2b00      	cmp	r3, #0
 800876a:	da00      	bge.n	800876e <_free_r+0x12>
 800876c:	18e4      	adds	r4, r4, r3
 800876e:	0028      	movs	r0, r5
 8008770:	f000 f8e2 	bl	8008938 <__malloc_lock>
 8008774:	4a1d      	ldr	r2, [pc, #116]	; (80087ec <_free_r+0x90>)
 8008776:	6813      	ldr	r3, [r2, #0]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d105      	bne.n	8008788 <_free_r+0x2c>
 800877c:	6063      	str	r3, [r4, #4]
 800877e:	6014      	str	r4, [r2, #0]
 8008780:	0028      	movs	r0, r5
 8008782:	f000 f8e1 	bl	8008948 <__malloc_unlock>
 8008786:	bd70      	pop	{r4, r5, r6, pc}
 8008788:	42a3      	cmp	r3, r4
 800878a:	d908      	bls.n	800879e <_free_r+0x42>
 800878c:	6820      	ldr	r0, [r4, #0]
 800878e:	1821      	adds	r1, r4, r0
 8008790:	428b      	cmp	r3, r1
 8008792:	d1f3      	bne.n	800877c <_free_r+0x20>
 8008794:	6819      	ldr	r1, [r3, #0]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	1809      	adds	r1, r1, r0
 800879a:	6021      	str	r1, [r4, #0]
 800879c:	e7ee      	b.n	800877c <_free_r+0x20>
 800879e:	001a      	movs	r2, r3
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d001      	beq.n	80087aa <_free_r+0x4e>
 80087a6:	42a3      	cmp	r3, r4
 80087a8:	d9f9      	bls.n	800879e <_free_r+0x42>
 80087aa:	6811      	ldr	r1, [r2, #0]
 80087ac:	1850      	adds	r0, r2, r1
 80087ae:	42a0      	cmp	r0, r4
 80087b0:	d10b      	bne.n	80087ca <_free_r+0x6e>
 80087b2:	6820      	ldr	r0, [r4, #0]
 80087b4:	1809      	adds	r1, r1, r0
 80087b6:	1850      	adds	r0, r2, r1
 80087b8:	6011      	str	r1, [r2, #0]
 80087ba:	4283      	cmp	r3, r0
 80087bc:	d1e0      	bne.n	8008780 <_free_r+0x24>
 80087be:	6818      	ldr	r0, [r3, #0]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	1841      	adds	r1, r0, r1
 80087c4:	6011      	str	r1, [r2, #0]
 80087c6:	6053      	str	r3, [r2, #4]
 80087c8:	e7da      	b.n	8008780 <_free_r+0x24>
 80087ca:	42a0      	cmp	r0, r4
 80087cc:	d902      	bls.n	80087d4 <_free_r+0x78>
 80087ce:	230c      	movs	r3, #12
 80087d0:	602b      	str	r3, [r5, #0]
 80087d2:	e7d5      	b.n	8008780 <_free_r+0x24>
 80087d4:	6820      	ldr	r0, [r4, #0]
 80087d6:	1821      	adds	r1, r4, r0
 80087d8:	428b      	cmp	r3, r1
 80087da:	d103      	bne.n	80087e4 <_free_r+0x88>
 80087dc:	6819      	ldr	r1, [r3, #0]
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	1809      	adds	r1, r1, r0
 80087e2:	6021      	str	r1, [r4, #0]
 80087e4:	6063      	str	r3, [r4, #4]
 80087e6:	6054      	str	r4, [r2, #4]
 80087e8:	e7ca      	b.n	8008780 <_free_r+0x24>
 80087ea:	46c0      	nop			; (mov r8, r8)
 80087ec:	20005998 	.word	0x20005998

080087f0 <sbrk_aligned>:
 80087f0:	b570      	push	{r4, r5, r6, lr}
 80087f2:	4e0f      	ldr	r6, [pc, #60]	; (8008830 <sbrk_aligned+0x40>)
 80087f4:	000d      	movs	r5, r1
 80087f6:	6831      	ldr	r1, [r6, #0]
 80087f8:	0004      	movs	r4, r0
 80087fa:	2900      	cmp	r1, #0
 80087fc:	d102      	bne.n	8008804 <sbrk_aligned+0x14>
 80087fe:	f000 fe25 	bl	800944c <_sbrk_r>
 8008802:	6030      	str	r0, [r6, #0]
 8008804:	0029      	movs	r1, r5
 8008806:	0020      	movs	r0, r4
 8008808:	f000 fe20 	bl	800944c <_sbrk_r>
 800880c:	1c43      	adds	r3, r0, #1
 800880e:	d00a      	beq.n	8008826 <sbrk_aligned+0x36>
 8008810:	2303      	movs	r3, #3
 8008812:	1cc5      	adds	r5, r0, #3
 8008814:	439d      	bics	r5, r3
 8008816:	42a8      	cmp	r0, r5
 8008818:	d007      	beq.n	800882a <sbrk_aligned+0x3a>
 800881a:	1a29      	subs	r1, r5, r0
 800881c:	0020      	movs	r0, r4
 800881e:	f000 fe15 	bl	800944c <_sbrk_r>
 8008822:	3001      	adds	r0, #1
 8008824:	d101      	bne.n	800882a <sbrk_aligned+0x3a>
 8008826:	2501      	movs	r5, #1
 8008828:	426d      	negs	r5, r5
 800882a:	0028      	movs	r0, r5
 800882c:	bd70      	pop	{r4, r5, r6, pc}
 800882e:	46c0      	nop			; (mov r8, r8)
 8008830:	2000599c 	.word	0x2000599c

08008834 <_malloc_r>:
 8008834:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008836:	2203      	movs	r2, #3
 8008838:	1ccb      	adds	r3, r1, #3
 800883a:	4393      	bics	r3, r2
 800883c:	3308      	adds	r3, #8
 800883e:	0006      	movs	r6, r0
 8008840:	001f      	movs	r7, r3
 8008842:	2b0c      	cmp	r3, #12
 8008844:	d238      	bcs.n	80088b8 <_malloc_r+0x84>
 8008846:	270c      	movs	r7, #12
 8008848:	42b9      	cmp	r1, r7
 800884a:	d837      	bhi.n	80088bc <_malloc_r+0x88>
 800884c:	0030      	movs	r0, r6
 800884e:	f000 f873 	bl	8008938 <__malloc_lock>
 8008852:	4b38      	ldr	r3, [pc, #224]	; (8008934 <_malloc_r+0x100>)
 8008854:	9300      	str	r3, [sp, #0]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	001c      	movs	r4, r3
 800885a:	2c00      	cmp	r4, #0
 800885c:	d133      	bne.n	80088c6 <_malloc_r+0x92>
 800885e:	0039      	movs	r1, r7
 8008860:	0030      	movs	r0, r6
 8008862:	f7ff ffc5 	bl	80087f0 <sbrk_aligned>
 8008866:	0004      	movs	r4, r0
 8008868:	1c43      	adds	r3, r0, #1
 800886a:	d15e      	bne.n	800892a <_malloc_r+0xf6>
 800886c:	9b00      	ldr	r3, [sp, #0]
 800886e:	681c      	ldr	r4, [r3, #0]
 8008870:	0025      	movs	r5, r4
 8008872:	2d00      	cmp	r5, #0
 8008874:	d14e      	bne.n	8008914 <_malloc_r+0xe0>
 8008876:	2c00      	cmp	r4, #0
 8008878:	d051      	beq.n	800891e <_malloc_r+0xea>
 800887a:	6823      	ldr	r3, [r4, #0]
 800887c:	0029      	movs	r1, r5
 800887e:	18e3      	adds	r3, r4, r3
 8008880:	0030      	movs	r0, r6
 8008882:	9301      	str	r3, [sp, #4]
 8008884:	f000 fde2 	bl	800944c <_sbrk_r>
 8008888:	9b01      	ldr	r3, [sp, #4]
 800888a:	4283      	cmp	r3, r0
 800888c:	d147      	bne.n	800891e <_malloc_r+0xea>
 800888e:	6823      	ldr	r3, [r4, #0]
 8008890:	0030      	movs	r0, r6
 8008892:	1aff      	subs	r7, r7, r3
 8008894:	0039      	movs	r1, r7
 8008896:	f7ff ffab 	bl	80087f0 <sbrk_aligned>
 800889a:	3001      	adds	r0, #1
 800889c:	d03f      	beq.n	800891e <_malloc_r+0xea>
 800889e:	6823      	ldr	r3, [r4, #0]
 80088a0:	19db      	adds	r3, r3, r7
 80088a2:	6023      	str	r3, [r4, #0]
 80088a4:	9b00      	ldr	r3, [sp, #0]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d040      	beq.n	800892e <_malloc_r+0xfa>
 80088ac:	685a      	ldr	r2, [r3, #4]
 80088ae:	42a2      	cmp	r2, r4
 80088b0:	d133      	bne.n	800891a <_malloc_r+0xe6>
 80088b2:	2200      	movs	r2, #0
 80088b4:	605a      	str	r2, [r3, #4]
 80088b6:	e014      	b.n	80088e2 <_malloc_r+0xae>
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	dac5      	bge.n	8008848 <_malloc_r+0x14>
 80088bc:	230c      	movs	r3, #12
 80088be:	2500      	movs	r5, #0
 80088c0:	6033      	str	r3, [r6, #0]
 80088c2:	0028      	movs	r0, r5
 80088c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80088c6:	6821      	ldr	r1, [r4, #0]
 80088c8:	1bc9      	subs	r1, r1, r7
 80088ca:	d420      	bmi.n	800890e <_malloc_r+0xda>
 80088cc:	290b      	cmp	r1, #11
 80088ce:	d918      	bls.n	8008902 <_malloc_r+0xce>
 80088d0:	19e2      	adds	r2, r4, r7
 80088d2:	6027      	str	r7, [r4, #0]
 80088d4:	42a3      	cmp	r3, r4
 80088d6:	d112      	bne.n	80088fe <_malloc_r+0xca>
 80088d8:	9b00      	ldr	r3, [sp, #0]
 80088da:	601a      	str	r2, [r3, #0]
 80088dc:	6863      	ldr	r3, [r4, #4]
 80088de:	6011      	str	r1, [r2, #0]
 80088e0:	6053      	str	r3, [r2, #4]
 80088e2:	0030      	movs	r0, r6
 80088e4:	0025      	movs	r5, r4
 80088e6:	f000 f82f 	bl	8008948 <__malloc_unlock>
 80088ea:	2207      	movs	r2, #7
 80088ec:	350b      	adds	r5, #11
 80088ee:	1d23      	adds	r3, r4, #4
 80088f0:	4395      	bics	r5, r2
 80088f2:	1aea      	subs	r2, r5, r3
 80088f4:	429d      	cmp	r5, r3
 80088f6:	d0e4      	beq.n	80088c2 <_malloc_r+0x8e>
 80088f8:	1b5b      	subs	r3, r3, r5
 80088fa:	50a3      	str	r3, [r4, r2]
 80088fc:	e7e1      	b.n	80088c2 <_malloc_r+0x8e>
 80088fe:	605a      	str	r2, [r3, #4]
 8008900:	e7ec      	b.n	80088dc <_malloc_r+0xa8>
 8008902:	6862      	ldr	r2, [r4, #4]
 8008904:	42a3      	cmp	r3, r4
 8008906:	d1d5      	bne.n	80088b4 <_malloc_r+0x80>
 8008908:	9b00      	ldr	r3, [sp, #0]
 800890a:	601a      	str	r2, [r3, #0]
 800890c:	e7e9      	b.n	80088e2 <_malloc_r+0xae>
 800890e:	0023      	movs	r3, r4
 8008910:	6864      	ldr	r4, [r4, #4]
 8008912:	e7a2      	b.n	800885a <_malloc_r+0x26>
 8008914:	002c      	movs	r4, r5
 8008916:	686d      	ldr	r5, [r5, #4]
 8008918:	e7ab      	b.n	8008872 <_malloc_r+0x3e>
 800891a:	0013      	movs	r3, r2
 800891c:	e7c4      	b.n	80088a8 <_malloc_r+0x74>
 800891e:	230c      	movs	r3, #12
 8008920:	0030      	movs	r0, r6
 8008922:	6033      	str	r3, [r6, #0]
 8008924:	f000 f810 	bl	8008948 <__malloc_unlock>
 8008928:	e7cb      	b.n	80088c2 <_malloc_r+0x8e>
 800892a:	6027      	str	r7, [r4, #0]
 800892c:	e7d9      	b.n	80088e2 <_malloc_r+0xae>
 800892e:	605b      	str	r3, [r3, #4]
 8008930:	deff      	udf	#255	; 0xff
 8008932:	46c0      	nop			; (mov r8, r8)
 8008934:	20005998 	.word	0x20005998

08008938 <__malloc_lock>:
 8008938:	b510      	push	{r4, lr}
 800893a:	4802      	ldr	r0, [pc, #8]	; (8008944 <__malloc_lock+0xc>)
 800893c:	f7ff ff03 	bl	8008746 <__retarget_lock_acquire_recursive>
 8008940:	bd10      	pop	{r4, pc}
 8008942:	46c0      	nop			; (mov r8, r8)
 8008944:	20005994 	.word	0x20005994

08008948 <__malloc_unlock>:
 8008948:	b510      	push	{r4, lr}
 800894a:	4802      	ldr	r0, [pc, #8]	; (8008954 <__malloc_unlock+0xc>)
 800894c:	f7ff fefc 	bl	8008748 <__retarget_lock_release_recursive>
 8008950:	bd10      	pop	{r4, pc}
 8008952:	46c0      	nop			; (mov r8, r8)
 8008954:	20005994 	.word	0x20005994

08008958 <__ssputs_r>:
 8008958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800895a:	b085      	sub	sp, #20
 800895c:	9301      	str	r3, [sp, #4]
 800895e:	9203      	str	r2, [sp, #12]
 8008960:	688e      	ldr	r6, [r1, #8]
 8008962:	9a01      	ldr	r2, [sp, #4]
 8008964:	0007      	movs	r7, r0
 8008966:	000c      	movs	r4, r1
 8008968:	680b      	ldr	r3, [r1, #0]
 800896a:	4296      	cmp	r6, r2
 800896c:	d831      	bhi.n	80089d2 <__ssputs_r+0x7a>
 800896e:	898a      	ldrh	r2, [r1, #12]
 8008970:	2190      	movs	r1, #144	; 0x90
 8008972:	00c9      	lsls	r1, r1, #3
 8008974:	420a      	tst	r2, r1
 8008976:	d029      	beq.n	80089cc <__ssputs_r+0x74>
 8008978:	2003      	movs	r0, #3
 800897a:	6921      	ldr	r1, [r4, #16]
 800897c:	1a5b      	subs	r3, r3, r1
 800897e:	9302      	str	r3, [sp, #8]
 8008980:	6963      	ldr	r3, [r4, #20]
 8008982:	4343      	muls	r3, r0
 8008984:	0fdd      	lsrs	r5, r3, #31
 8008986:	18ed      	adds	r5, r5, r3
 8008988:	9b01      	ldr	r3, [sp, #4]
 800898a:	9802      	ldr	r0, [sp, #8]
 800898c:	3301      	adds	r3, #1
 800898e:	181b      	adds	r3, r3, r0
 8008990:	106d      	asrs	r5, r5, #1
 8008992:	42ab      	cmp	r3, r5
 8008994:	d900      	bls.n	8008998 <__ssputs_r+0x40>
 8008996:	001d      	movs	r5, r3
 8008998:	0552      	lsls	r2, r2, #21
 800899a:	d529      	bpl.n	80089f0 <__ssputs_r+0x98>
 800899c:	0029      	movs	r1, r5
 800899e:	0038      	movs	r0, r7
 80089a0:	f7ff ff48 	bl	8008834 <_malloc_r>
 80089a4:	1e06      	subs	r6, r0, #0
 80089a6:	d02d      	beq.n	8008a04 <__ssputs_r+0xac>
 80089a8:	9a02      	ldr	r2, [sp, #8]
 80089aa:	6921      	ldr	r1, [r4, #16]
 80089ac:	f7ff fecd 	bl	800874a <memcpy>
 80089b0:	89a2      	ldrh	r2, [r4, #12]
 80089b2:	4b19      	ldr	r3, [pc, #100]	; (8008a18 <__ssputs_r+0xc0>)
 80089b4:	401a      	ands	r2, r3
 80089b6:	2380      	movs	r3, #128	; 0x80
 80089b8:	4313      	orrs	r3, r2
 80089ba:	81a3      	strh	r3, [r4, #12]
 80089bc:	9b02      	ldr	r3, [sp, #8]
 80089be:	6126      	str	r6, [r4, #16]
 80089c0:	18f6      	adds	r6, r6, r3
 80089c2:	6026      	str	r6, [r4, #0]
 80089c4:	6165      	str	r5, [r4, #20]
 80089c6:	9e01      	ldr	r6, [sp, #4]
 80089c8:	1aed      	subs	r5, r5, r3
 80089ca:	60a5      	str	r5, [r4, #8]
 80089cc:	9b01      	ldr	r3, [sp, #4]
 80089ce:	429e      	cmp	r6, r3
 80089d0:	d900      	bls.n	80089d4 <__ssputs_r+0x7c>
 80089d2:	9e01      	ldr	r6, [sp, #4]
 80089d4:	0032      	movs	r2, r6
 80089d6:	9903      	ldr	r1, [sp, #12]
 80089d8:	6820      	ldr	r0, [r4, #0]
 80089da:	f000 fcff 	bl	80093dc <memmove>
 80089de:	2000      	movs	r0, #0
 80089e0:	68a3      	ldr	r3, [r4, #8]
 80089e2:	1b9b      	subs	r3, r3, r6
 80089e4:	60a3      	str	r3, [r4, #8]
 80089e6:	6823      	ldr	r3, [r4, #0]
 80089e8:	199b      	adds	r3, r3, r6
 80089ea:	6023      	str	r3, [r4, #0]
 80089ec:	b005      	add	sp, #20
 80089ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089f0:	002a      	movs	r2, r5
 80089f2:	0038      	movs	r0, r7
 80089f4:	f000 fd47 	bl	8009486 <_realloc_r>
 80089f8:	1e06      	subs	r6, r0, #0
 80089fa:	d1df      	bne.n	80089bc <__ssputs_r+0x64>
 80089fc:	0038      	movs	r0, r7
 80089fe:	6921      	ldr	r1, [r4, #16]
 8008a00:	f7ff feac 	bl	800875c <_free_r>
 8008a04:	230c      	movs	r3, #12
 8008a06:	2001      	movs	r0, #1
 8008a08:	603b      	str	r3, [r7, #0]
 8008a0a:	89a2      	ldrh	r2, [r4, #12]
 8008a0c:	3334      	adds	r3, #52	; 0x34
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	81a3      	strh	r3, [r4, #12]
 8008a12:	4240      	negs	r0, r0
 8008a14:	e7ea      	b.n	80089ec <__ssputs_r+0x94>
 8008a16:	46c0      	nop			; (mov r8, r8)
 8008a18:	fffffb7f 	.word	0xfffffb7f

08008a1c <_svfiprintf_r>:
 8008a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a1e:	b0a1      	sub	sp, #132	; 0x84
 8008a20:	9003      	str	r0, [sp, #12]
 8008a22:	001d      	movs	r5, r3
 8008a24:	898b      	ldrh	r3, [r1, #12]
 8008a26:	000f      	movs	r7, r1
 8008a28:	0016      	movs	r6, r2
 8008a2a:	061b      	lsls	r3, r3, #24
 8008a2c:	d511      	bpl.n	8008a52 <_svfiprintf_r+0x36>
 8008a2e:	690b      	ldr	r3, [r1, #16]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d10e      	bne.n	8008a52 <_svfiprintf_r+0x36>
 8008a34:	2140      	movs	r1, #64	; 0x40
 8008a36:	f7ff fefd 	bl	8008834 <_malloc_r>
 8008a3a:	6038      	str	r0, [r7, #0]
 8008a3c:	6138      	str	r0, [r7, #16]
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	d105      	bne.n	8008a4e <_svfiprintf_r+0x32>
 8008a42:	230c      	movs	r3, #12
 8008a44:	9a03      	ldr	r2, [sp, #12]
 8008a46:	3801      	subs	r0, #1
 8008a48:	6013      	str	r3, [r2, #0]
 8008a4a:	b021      	add	sp, #132	; 0x84
 8008a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a4e:	2340      	movs	r3, #64	; 0x40
 8008a50:	617b      	str	r3, [r7, #20]
 8008a52:	2300      	movs	r3, #0
 8008a54:	ac08      	add	r4, sp, #32
 8008a56:	6163      	str	r3, [r4, #20]
 8008a58:	3320      	adds	r3, #32
 8008a5a:	7663      	strb	r3, [r4, #25]
 8008a5c:	3310      	adds	r3, #16
 8008a5e:	76a3      	strb	r3, [r4, #26]
 8008a60:	9507      	str	r5, [sp, #28]
 8008a62:	0035      	movs	r5, r6
 8008a64:	782b      	ldrb	r3, [r5, #0]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d001      	beq.n	8008a6e <_svfiprintf_r+0x52>
 8008a6a:	2b25      	cmp	r3, #37	; 0x25
 8008a6c:	d148      	bne.n	8008b00 <_svfiprintf_r+0xe4>
 8008a6e:	1bab      	subs	r3, r5, r6
 8008a70:	9305      	str	r3, [sp, #20]
 8008a72:	42b5      	cmp	r5, r6
 8008a74:	d00b      	beq.n	8008a8e <_svfiprintf_r+0x72>
 8008a76:	0032      	movs	r2, r6
 8008a78:	0039      	movs	r1, r7
 8008a7a:	9803      	ldr	r0, [sp, #12]
 8008a7c:	f7ff ff6c 	bl	8008958 <__ssputs_r>
 8008a80:	3001      	adds	r0, #1
 8008a82:	d100      	bne.n	8008a86 <_svfiprintf_r+0x6a>
 8008a84:	e0af      	b.n	8008be6 <_svfiprintf_r+0x1ca>
 8008a86:	6963      	ldr	r3, [r4, #20]
 8008a88:	9a05      	ldr	r2, [sp, #20]
 8008a8a:	189b      	adds	r3, r3, r2
 8008a8c:	6163      	str	r3, [r4, #20]
 8008a8e:	782b      	ldrb	r3, [r5, #0]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d100      	bne.n	8008a96 <_svfiprintf_r+0x7a>
 8008a94:	e0a7      	b.n	8008be6 <_svfiprintf_r+0x1ca>
 8008a96:	2201      	movs	r2, #1
 8008a98:	2300      	movs	r3, #0
 8008a9a:	4252      	negs	r2, r2
 8008a9c:	6062      	str	r2, [r4, #4]
 8008a9e:	a904      	add	r1, sp, #16
 8008aa0:	3254      	adds	r2, #84	; 0x54
 8008aa2:	1852      	adds	r2, r2, r1
 8008aa4:	1c6e      	adds	r6, r5, #1
 8008aa6:	6023      	str	r3, [r4, #0]
 8008aa8:	60e3      	str	r3, [r4, #12]
 8008aaa:	60a3      	str	r3, [r4, #8]
 8008aac:	7013      	strb	r3, [r2, #0]
 8008aae:	65a3      	str	r3, [r4, #88]	; 0x58
 8008ab0:	4b55      	ldr	r3, [pc, #340]	; (8008c08 <_svfiprintf_r+0x1ec>)
 8008ab2:	2205      	movs	r2, #5
 8008ab4:	0018      	movs	r0, r3
 8008ab6:	7831      	ldrb	r1, [r6, #0]
 8008ab8:	9305      	str	r3, [sp, #20]
 8008aba:	f000 fcd9 	bl	8009470 <memchr>
 8008abe:	1c75      	adds	r5, r6, #1
 8008ac0:	2800      	cmp	r0, #0
 8008ac2:	d11f      	bne.n	8008b04 <_svfiprintf_r+0xe8>
 8008ac4:	6822      	ldr	r2, [r4, #0]
 8008ac6:	06d3      	lsls	r3, r2, #27
 8008ac8:	d504      	bpl.n	8008ad4 <_svfiprintf_r+0xb8>
 8008aca:	2353      	movs	r3, #83	; 0x53
 8008acc:	a904      	add	r1, sp, #16
 8008ace:	185b      	adds	r3, r3, r1
 8008ad0:	2120      	movs	r1, #32
 8008ad2:	7019      	strb	r1, [r3, #0]
 8008ad4:	0713      	lsls	r3, r2, #28
 8008ad6:	d504      	bpl.n	8008ae2 <_svfiprintf_r+0xc6>
 8008ad8:	2353      	movs	r3, #83	; 0x53
 8008ada:	a904      	add	r1, sp, #16
 8008adc:	185b      	adds	r3, r3, r1
 8008ade:	212b      	movs	r1, #43	; 0x2b
 8008ae0:	7019      	strb	r1, [r3, #0]
 8008ae2:	7833      	ldrb	r3, [r6, #0]
 8008ae4:	2b2a      	cmp	r3, #42	; 0x2a
 8008ae6:	d016      	beq.n	8008b16 <_svfiprintf_r+0xfa>
 8008ae8:	0035      	movs	r5, r6
 8008aea:	2100      	movs	r1, #0
 8008aec:	200a      	movs	r0, #10
 8008aee:	68e3      	ldr	r3, [r4, #12]
 8008af0:	782a      	ldrb	r2, [r5, #0]
 8008af2:	1c6e      	adds	r6, r5, #1
 8008af4:	3a30      	subs	r2, #48	; 0x30
 8008af6:	2a09      	cmp	r2, #9
 8008af8:	d94e      	bls.n	8008b98 <_svfiprintf_r+0x17c>
 8008afa:	2900      	cmp	r1, #0
 8008afc:	d111      	bne.n	8008b22 <_svfiprintf_r+0x106>
 8008afe:	e017      	b.n	8008b30 <_svfiprintf_r+0x114>
 8008b00:	3501      	adds	r5, #1
 8008b02:	e7af      	b.n	8008a64 <_svfiprintf_r+0x48>
 8008b04:	9b05      	ldr	r3, [sp, #20]
 8008b06:	6822      	ldr	r2, [r4, #0]
 8008b08:	1ac0      	subs	r0, r0, r3
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	4083      	lsls	r3, r0
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	002e      	movs	r6, r5
 8008b12:	6023      	str	r3, [r4, #0]
 8008b14:	e7cc      	b.n	8008ab0 <_svfiprintf_r+0x94>
 8008b16:	9b07      	ldr	r3, [sp, #28]
 8008b18:	1d19      	adds	r1, r3, #4
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	9107      	str	r1, [sp, #28]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	db01      	blt.n	8008b26 <_svfiprintf_r+0x10a>
 8008b22:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b24:	e004      	b.n	8008b30 <_svfiprintf_r+0x114>
 8008b26:	425b      	negs	r3, r3
 8008b28:	60e3      	str	r3, [r4, #12]
 8008b2a:	2302      	movs	r3, #2
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	6023      	str	r3, [r4, #0]
 8008b30:	782b      	ldrb	r3, [r5, #0]
 8008b32:	2b2e      	cmp	r3, #46	; 0x2e
 8008b34:	d10a      	bne.n	8008b4c <_svfiprintf_r+0x130>
 8008b36:	786b      	ldrb	r3, [r5, #1]
 8008b38:	2b2a      	cmp	r3, #42	; 0x2a
 8008b3a:	d135      	bne.n	8008ba8 <_svfiprintf_r+0x18c>
 8008b3c:	9b07      	ldr	r3, [sp, #28]
 8008b3e:	3502      	adds	r5, #2
 8008b40:	1d1a      	adds	r2, r3, #4
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	9207      	str	r2, [sp, #28]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	db2b      	blt.n	8008ba2 <_svfiprintf_r+0x186>
 8008b4a:	9309      	str	r3, [sp, #36]	; 0x24
 8008b4c:	4e2f      	ldr	r6, [pc, #188]	; (8008c0c <_svfiprintf_r+0x1f0>)
 8008b4e:	2203      	movs	r2, #3
 8008b50:	0030      	movs	r0, r6
 8008b52:	7829      	ldrb	r1, [r5, #0]
 8008b54:	f000 fc8c 	bl	8009470 <memchr>
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	d006      	beq.n	8008b6a <_svfiprintf_r+0x14e>
 8008b5c:	2340      	movs	r3, #64	; 0x40
 8008b5e:	1b80      	subs	r0, r0, r6
 8008b60:	4083      	lsls	r3, r0
 8008b62:	6822      	ldr	r2, [r4, #0]
 8008b64:	3501      	adds	r5, #1
 8008b66:	4313      	orrs	r3, r2
 8008b68:	6023      	str	r3, [r4, #0]
 8008b6a:	7829      	ldrb	r1, [r5, #0]
 8008b6c:	2206      	movs	r2, #6
 8008b6e:	4828      	ldr	r0, [pc, #160]	; (8008c10 <_svfiprintf_r+0x1f4>)
 8008b70:	1c6e      	adds	r6, r5, #1
 8008b72:	7621      	strb	r1, [r4, #24]
 8008b74:	f000 fc7c 	bl	8009470 <memchr>
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	d03c      	beq.n	8008bf6 <_svfiprintf_r+0x1da>
 8008b7c:	4b25      	ldr	r3, [pc, #148]	; (8008c14 <_svfiprintf_r+0x1f8>)
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d125      	bne.n	8008bce <_svfiprintf_r+0x1b2>
 8008b82:	2207      	movs	r2, #7
 8008b84:	9b07      	ldr	r3, [sp, #28]
 8008b86:	3307      	adds	r3, #7
 8008b88:	4393      	bics	r3, r2
 8008b8a:	3308      	adds	r3, #8
 8008b8c:	9307      	str	r3, [sp, #28]
 8008b8e:	6963      	ldr	r3, [r4, #20]
 8008b90:	9a04      	ldr	r2, [sp, #16]
 8008b92:	189b      	adds	r3, r3, r2
 8008b94:	6163      	str	r3, [r4, #20]
 8008b96:	e764      	b.n	8008a62 <_svfiprintf_r+0x46>
 8008b98:	4343      	muls	r3, r0
 8008b9a:	0035      	movs	r5, r6
 8008b9c:	2101      	movs	r1, #1
 8008b9e:	189b      	adds	r3, r3, r2
 8008ba0:	e7a6      	b.n	8008af0 <_svfiprintf_r+0xd4>
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	425b      	negs	r3, r3
 8008ba6:	e7d0      	b.n	8008b4a <_svfiprintf_r+0x12e>
 8008ba8:	2300      	movs	r3, #0
 8008baa:	200a      	movs	r0, #10
 8008bac:	001a      	movs	r2, r3
 8008bae:	3501      	adds	r5, #1
 8008bb0:	6063      	str	r3, [r4, #4]
 8008bb2:	7829      	ldrb	r1, [r5, #0]
 8008bb4:	1c6e      	adds	r6, r5, #1
 8008bb6:	3930      	subs	r1, #48	; 0x30
 8008bb8:	2909      	cmp	r1, #9
 8008bba:	d903      	bls.n	8008bc4 <_svfiprintf_r+0x1a8>
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d0c5      	beq.n	8008b4c <_svfiprintf_r+0x130>
 8008bc0:	9209      	str	r2, [sp, #36]	; 0x24
 8008bc2:	e7c3      	b.n	8008b4c <_svfiprintf_r+0x130>
 8008bc4:	4342      	muls	r2, r0
 8008bc6:	0035      	movs	r5, r6
 8008bc8:	2301      	movs	r3, #1
 8008bca:	1852      	adds	r2, r2, r1
 8008bcc:	e7f1      	b.n	8008bb2 <_svfiprintf_r+0x196>
 8008bce:	aa07      	add	r2, sp, #28
 8008bd0:	9200      	str	r2, [sp, #0]
 8008bd2:	0021      	movs	r1, r4
 8008bd4:	003a      	movs	r2, r7
 8008bd6:	4b10      	ldr	r3, [pc, #64]	; (8008c18 <_svfiprintf_r+0x1fc>)
 8008bd8:	9803      	ldr	r0, [sp, #12]
 8008bda:	e000      	b.n	8008bde <_svfiprintf_r+0x1c2>
 8008bdc:	bf00      	nop
 8008bde:	9004      	str	r0, [sp, #16]
 8008be0:	9b04      	ldr	r3, [sp, #16]
 8008be2:	3301      	adds	r3, #1
 8008be4:	d1d3      	bne.n	8008b8e <_svfiprintf_r+0x172>
 8008be6:	89bb      	ldrh	r3, [r7, #12]
 8008be8:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008bea:	065b      	lsls	r3, r3, #25
 8008bec:	d400      	bmi.n	8008bf0 <_svfiprintf_r+0x1d4>
 8008bee:	e72c      	b.n	8008a4a <_svfiprintf_r+0x2e>
 8008bf0:	2001      	movs	r0, #1
 8008bf2:	4240      	negs	r0, r0
 8008bf4:	e729      	b.n	8008a4a <_svfiprintf_r+0x2e>
 8008bf6:	aa07      	add	r2, sp, #28
 8008bf8:	9200      	str	r2, [sp, #0]
 8008bfa:	0021      	movs	r1, r4
 8008bfc:	003a      	movs	r2, r7
 8008bfe:	4b06      	ldr	r3, [pc, #24]	; (8008c18 <_svfiprintf_r+0x1fc>)
 8008c00:	9803      	ldr	r0, [sp, #12]
 8008c02:	f000 f9bf 	bl	8008f84 <_printf_i>
 8008c06:	e7ea      	b.n	8008bde <_svfiprintf_r+0x1c2>
 8008c08:	08009959 	.word	0x08009959
 8008c0c:	0800995f 	.word	0x0800995f
 8008c10:	08009963 	.word	0x08009963
 8008c14:	00000000 	.word	0x00000000
 8008c18:	08008959 	.word	0x08008959

08008c1c <__sfputc_r>:
 8008c1c:	6893      	ldr	r3, [r2, #8]
 8008c1e:	b510      	push	{r4, lr}
 8008c20:	3b01      	subs	r3, #1
 8008c22:	6093      	str	r3, [r2, #8]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	da04      	bge.n	8008c32 <__sfputc_r+0x16>
 8008c28:	6994      	ldr	r4, [r2, #24]
 8008c2a:	42a3      	cmp	r3, r4
 8008c2c:	db07      	blt.n	8008c3e <__sfputc_r+0x22>
 8008c2e:	290a      	cmp	r1, #10
 8008c30:	d005      	beq.n	8008c3e <__sfputc_r+0x22>
 8008c32:	6813      	ldr	r3, [r2, #0]
 8008c34:	1c58      	adds	r0, r3, #1
 8008c36:	6010      	str	r0, [r2, #0]
 8008c38:	7019      	strb	r1, [r3, #0]
 8008c3a:	0008      	movs	r0, r1
 8008c3c:	bd10      	pop	{r4, pc}
 8008c3e:	f7ff fc5b 	bl	80084f8 <__swbuf_r>
 8008c42:	0001      	movs	r1, r0
 8008c44:	e7f9      	b.n	8008c3a <__sfputc_r+0x1e>

08008c46 <__sfputs_r>:
 8008c46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c48:	0006      	movs	r6, r0
 8008c4a:	000f      	movs	r7, r1
 8008c4c:	0014      	movs	r4, r2
 8008c4e:	18d5      	adds	r5, r2, r3
 8008c50:	42ac      	cmp	r4, r5
 8008c52:	d101      	bne.n	8008c58 <__sfputs_r+0x12>
 8008c54:	2000      	movs	r0, #0
 8008c56:	e007      	b.n	8008c68 <__sfputs_r+0x22>
 8008c58:	7821      	ldrb	r1, [r4, #0]
 8008c5a:	003a      	movs	r2, r7
 8008c5c:	0030      	movs	r0, r6
 8008c5e:	f7ff ffdd 	bl	8008c1c <__sfputc_r>
 8008c62:	3401      	adds	r4, #1
 8008c64:	1c43      	adds	r3, r0, #1
 8008c66:	d1f3      	bne.n	8008c50 <__sfputs_r+0xa>
 8008c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c6c <_vfiprintf_r>:
 8008c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c6e:	b0a1      	sub	sp, #132	; 0x84
 8008c70:	000f      	movs	r7, r1
 8008c72:	0015      	movs	r5, r2
 8008c74:	001e      	movs	r6, r3
 8008c76:	9003      	str	r0, [sp, #12]
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	d004      	beq.n	8008c86 <_vfiprintf_r+0x1a>
 8008c7c:	6a03      	ldr	r3, [r0, #32]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d101      	bne.n	8008c86 <_vfiprintf_r+0x1a>
 8008c82:	f7ff fb15 	bl	80082b0 <__sinit>
 8008c86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c88:	07db      	lsls	r3, r3, #31
 8008c8a:	d405      	bmi.n	8008c98 <_vfiprintf_r+0x2c>
 8008c8c:	89bb      	ldrh	r3, [r7, #12]
 8008c8e:	059b      	lsls	r3, r3, #22
 8008c90:	d402      	bmi.n	8008c98 <_vfiprintf_r+0x2c>
 8008c92:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008c94:	f7ff fd57 	bl	8008746 <__retarget_lock_acquire_recursive>
 8008c98:	89bb      	ldrh	r3, [r7, #12]
 8008c9a:	071b      	lsls	r3, r3, #28
 8008c9c:	d502      	bpl.n	8008ca4 <_vfiprintf_r+0x38>
 8008c9e:	693b      	ldr	r3, [r7, #16]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d113      	bne.n	8008ccc <_vfiprintf_r+0x60>
 8008ca4:	0039      	movs	r1, r7
 8008ca6:	9803      	ldr	r0, [sp, #12]
 8008ca8:	f7ff fc68 	bl	800857c <__swsetup_r>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	d00d      	beq.n	8008ccc <_vfiprintf_r+0x60>
 8008cb0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008cb2:	07db      	lsls	r3, r3, #31
 8008cb4:	d503      	bpl.n	8008cbe <_vfiprintf_r+0x52>
 8008cb6:	2001      	movs	r0, #1
 8008cb8:	4240      	negs	r0, r0
 8008cba:	b021      	add	sp, #132	; 0x84
 8008cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cbe:	89bb      	ldrh	r3, [r7, #12]
 8008cc0:	059b      	lsls	r3, r3, #22
 8008cc2:	d4f8      	bmi.n	8008cb6 <_vfiprintf_r+0x4a>
 8008cc4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008cc6:	f7ff fd3f 	bl	8008748 <__retarget_lock_release_recursive>
 8008cca:	e7f4      	b.n	8008cb6 <_vfiprintf_r+0x4a>
 8008ccc:	2300      	movs	r3, #0
 8008cce:	ac08      	add	r4, sp, #32
 8008cd0:	6163      	str	r3, [r4, #20]
 8008cd2:	3320      	adds	r3, #32
 8008cd4:	7663      	strb	r3, [r4, #25]
 8008cd6:	3310      	adds	r3, #16
 8008cd8:	76a3      	strb	r3, [r4, #26]
 8008cda:	9607      	str	r6, [sp, #28]
 8008cdc:	002e      	movs	r6, r5
 8008cde:	7833      	ldrb	r3, [r6, #0]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d001      	beq.n	8008ce8 <_vfiprintf_r+0x7c>
 8008ce4:	2b25      	cmp	r3, #37	; 0x25
 8008ce6:	d148      	bne.n	8008d7a <_vfiprintf_r+0x10e>
 8008ce8:	1b73      	subs	r3, r6, r5
 8008cea:	9305      	str	r3, [sp, #20]
 8008cec:	42ae      	cmp	r6, r5
 8008cee:	d00b      	beq.n	8008d08 <_vfiprintf_r+0x9c>
 8008cf0:	002a      	movs	r2, r5
 8008cf2:	0039      	movs	r1, r7
 8008cf4:	9803      	ldr	r0, [sp, #12]
 8008cf6:	f7ff ffa6 	bl	8008c46 <__sfputs_r>
 8008cfa:	3001      	adds	r0, #1
 8008cfc:	d100      	bne.n	8008d00 <_vfiprintf_r+0x94>
 8008cfe:	e0af      	b.n	8008e60 <_vfiprintf_r+0x1f4>
 8008d00:	6963      	ldr	r3, [r4, #20]
 8008d02:	9a05      	ldr	r2, [sp, #20]
 8008d04:	189b      	adds	r3, r3, r2
 8008d06:	6163      	str	r3, [r4, #20]
 8008d08:	7833      	ldrb	r3, [r6, #0]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d100      	bne.n	8008d10 <_vfiprintf_r+0xa4>
 8008d0e:	e0a7      	b.n	8008e60 <_vfiprintf_r+0x1f4>
 8008d10:	2201      	movs	r2, #1
 8008d12:	2300      	movs	r3, #0
 8008d14:	4252      	negs	r2, r2
 8008d16:	6062      	str	r2, [r4, #4]
 8008d18:	a904      	add	r1, sp, #16
 8008d1a:	3254      	adds	r2, #84	; 0x54
 8008d1c:	1852      	adds	r2, r2, r1
 8008d1e:	1c75      	adds	r5, r6, #1
 8008d20:	6023      	str	r3, [r4, #0]
 8008d22:	60e3      	str	r3, [r4, #12]
 8008d24:	60a3      	str	r3, [r4, #8]
 8008d26:	7013      	strb	r3, [r2, #0]
 8008d28:	65a3      	str	r3, [r4, #88]	; 0x58
 8008d2a:	4b59      	ldr	r3, [pc, #356]	; (8008e90 <_vfiprintf_r+0x224>)
 8008d2c:	2205      	movs	r2, #5
 8008d2e:	0018      	movs	r0, r3
 8008d30:	7829      	ldrb	r1, [r5, #0]
 8008d32:	9305      	str	r3, [sp, #20]
 8008d34:	f000 fb9c 	bl	8009470 <memchr>
 8008d38:	1c6e      	adds	r6, r5, #1
 8008d3a:	2800      	cmp	r0, #0
 8008d3c:	d11f      	bne.n	8008d7e <_vfiprintf_r+0x112>
 8008d3e:	6822      	ldr	r2, [r4, #0]
 8008d40:	06d3      	lsls	r3, r2, #27
 8008d42:	d504      	bpl.n	8008d4e <_vfiprintf_r+0xe2>
 8008d44:	2353      	movs	r3, #83	; 0x53
 8008d46:	a904      	add	r1, sp, #16
 8008d48:	185b      	adds	r3, r3, r1
 8008d4a:	2120      	movs	r1, #32
 8008d4c:	7019      	strb	r1, [r3, #0]
 8008d4e:	0713      	lsls	r3, r2, #28
 8008d50:	d504      	bpl.n	8008d5c <_vfiprintf_r+0xf0>
 8008d52:	2353      	movs	r3, #83	; 0x53
 8008d54:	a904      	add	r1, sp, #16
 8008d56:	185b      	adds	r3, r3, r1
 8008d58:	212b      	movs	r1, #43	; 0x2b
 8008d5a:	7019      	strb	r1, [r3, #0]
 8008d5c:	782b      	ldrb	r3, [r5, #0]
 8008d5e:	2b2a      	cmp	r3, #42	; 0x2a
 8008d60:	d016      	beq.n	8008d90 <_vfiprintf_r+0x124>
 8008d62:	002e      	movs	r6, r5
 8008d64:	2100      	movs	r1, #0
 8008d66:	200a      	movs	r0, #10
 8008d68:	68e3      	ldr	r3, [r4, #12]
 8008d6a:	7832      	ldrb	r2, [r6, #0]
 8008d6c:	1c75      	adds	r5, r6, #1
 8008d6e:	3a30      	subs	r2, #48	; 0x30
 8008d70:	2a09      	cmp	r2, #9
 8008d72:	d94e      	bls.n	8008e12 <_vfiprintf_r+0x1a6>
 8008d74:	2900      	cmp	r1, #0
 8008d76:	d111      	bne.n	8008d9c <_vfiprintf_r+0x130>
 8008d78:	e017      	b.n	8008daa <_vfiprintf_r+0x13e>
 8008d7a:	3601      	adds	r6, #1
 8008d7c:	e7af      	b.n	8008cde <_vfiprintf_r+0x72>
 8008d7e:	9b05      	ldr	r3, [sp, #20]
 8008d80:	6822      	ldr	r2, [r4, #0]
 8008d82:	1ac0      	subs	r0, r0, r3
 8008d84:	2301      	movs	r3, #1
 8008d86:	4083      	lsls	r3, r0
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	0035      	movs	r5, r6
 8008d8c:	6023      	str	r3, [r4, #0]
 8008d8e:	e7cc      	b.n	8008d2a <_vfiprintf_r+0xbe>
 8008d90:	9b07      	ldr	r3, [sp, #28]
 8008d92:	1d19      	adds	r1, r3, #4
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	9107      	str	r1, [sp, #28]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	db01      	blt.n	8008da0 <_vfiprintf_r+0x134>
 8008d9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d9e:	e004      	b.n	8008daa <_vfiprintf_r+0x13e>
 8008da0:	425b      	negs	r3, r3
 8008da2:	60e3      	str	r3, [r4, #12]
 8008da4:	2302      	movs	r3, #2
 8008da6:	4313      	orrs	r3, r2
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	7833      	ldrb	r3, [r6, #0]
 8008dac:	2b2e      	cmp	r3, #46	; 0x2e
 8008dae:	d10a      	bne.n	8008dc6 <_vfiprintf_r+0x15a>
 8008db0:	7873      	ldrb	r3, [r6, #1]
 8008db2:	2b2a      	cmp	r3, #42	; 0x2a
 8008db4:	d135      	bne.n	8008e22 <_vfiprintf_r+0x1b6>
 8008db6:	9b07      	ldr	r3, [sp, #28]
 8008db8:	3602      	adds	r6, #2
 8008dba:	1d1a      	adds	r2, r3, #4
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	9207      	str	r2, [sp, #28]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	db2b      	blt.n	8008e1c <_vfiprintf_r+0x1b0>
 8008dc4:	9309      	str	r3, [sp, #36]	; 0x24
 8008dc6:	4d33      	ldr	r5, [pc, #204]	; (8008e94 <_vfiprintf_r+0x228>)
 8008dc8:	2203      	movs	r2, #3
 8008dca:	0028      	movs	r0, r5
 8008dcc:	7831      	ldrb	r1, [r6, #0]
 8008dce:	f000 fb4f 	bl	8009470 <memchr>
 8008dd2:	2800      	cmp	r0, #0
 8008dd4:	d006      	beq.n	8008de4 <_vfiprintf_r+0x178>
 8008dd6:	2340      	movs	r3, #64	; 0x40
 8008dd8:	1b40      	subs	r0, r0, r5
 8008dda:	4083      	lsls	r3, r0
 8008ddc:	6822      	ldr	r2, [r4, #0]
 8008dde:	3601      	adds	r6, #1
 8008de0:	4313      	orrs	r3, r2
 8008de2:	6023      	str	r3, [r4, #0]
 8008de4:	7831      	ldrb	r1, [r6, #0]
 8008de6:	2206      	movs	r2, #6
 8008de8:	482b      	ldr	r0, [pc, #172]	; (8008e98 <_vfiprintf_r+0x22c>)
 8008dea:	1c75      	adds	r5, r6, #1
 8008dec:	7621      	strb	r1, [r4, #24]
 8008dee:	f000 fb3f 	bl	8009470 <memchr>
 8008df2:	2800      	cmp	r0, #0
 8008df4:	d043      	beq.n	8008e7e <_vfiprintf_r+0x212>
 8008df6:	4b29      	ldr	r3, [pc, #164]	; (8008e9c <_vfiprintf_r+0x230>)
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d125      	bne.n	8008e48 <_vfiprintf_r+0x1dc>
 8008dfc:	2207      	movs	r2, #7
 8008dfe:	9b07      	ldr	r3, [sp, #28]
 8008e00:	3307      	adds	r3, #7
 8008e02:	4393      	bics	r3, r2
 8008e04:	3308      	adds	r3, #8
 8008e06:	9307      	str	r3, [sp, #28]
 8008e08:	6963      	ldr	r3, [r4, #20]
 8008e0a:	9a04      	ldr	r2, [sp, #16]
 8008e0c:	189b      	adds	r3, r3, r2
 8008e0e:	6163      	str	r3, [r4, #20]
 8008e10:	e764      	b.n	8008cdc <_vfiprintf_r+0x70>
 8008e12:	4343      	muls	r3, r0
 8008e14:	002e      	movs	r6, r5
 8008e16:	2101      	movs	r1, #1
 8008e18:	189b      	adds	r3, r3, r2
 8008e1a:	e7a6      	b.n	8008d6a <_vfiprintf_r+0xfe>
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	425b      	negs	r3, r3
 8008e20:	e7d0      	b.n	8008dc4 <_vfiprintf_r+0x158>
 8008e22:	2300      	movs	r3, #0
 8008e24:	200a      	movs	r0, #10
 8008e26:	001a      	movs	r2, r3
 8008e28:	3601      	adds	r6, #1
 8008e2a:	6063      	str	r3, [r4, #4]
 8008e2c:	7831      	ldrb	r1, [r6, #0]
 8008e2e:	1c75      	adds	r5, r6, #1
 8008e30:	3930      	subs	r1, #48	; 0x30
 8008e32:	2909      	cmp	r1, #9
 8008e34:	d903      	bls.n	8008e3e <_vfiprintf_r+0x1d2>
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d0c5      	beq.n	8008dc6 <_vfiprintf_r+0x15a>
 8008e3a:	9209      	str	r2, [sp, #36]	; 0x24
 8008e3c:	e7c3      	b.n	8008dc6 <_vfiprintf_r+0x15a>
 8008e3e:	4342      	muls	r2, r0
 8008e40:	002e      	movs	r6, r5
 8008e42:	2301      	movs	r3, #1
 8008e44:	1852      	adds	r2, r2, r1
 8008e46:	e7f1      	b.n	8008e2c <_vfiprintf_r+0x1c0>
 8008e48:	aa07      	add	r2, sp, #28
 8008e4a:	9200      	str	r2, [sp, #0]
 8008e4c:	0021      	movs	r1, r4
 8008e4e:	003a      	movs	r2, r7
 8008e50:	4b13      	ldr	r3, [pc, #76]	; (8008ea0 <_vfiprintf_r+0x234>)
 8008e52:	9803      	ldr	r0, [sp, #12]
 8008e54:	e000      	b.n	8008e58 <_vfiprintf_r+0x1ec>
 8008e56:	bf00      	nop
 8008e58:	9004      	str	r0, [sp, #16]
 8008e5a:	9b04      	ldr	r3, [sp, #16]
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	d1d3      	bne.n	8008e08 <_vfiprintf_r+0x19c>
 8008e60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e62:	07db      	lsls	r3, r3, #31
 8008e64:	d405      	bmi.n	8008e72 <_vfiprintf_r+0x206>
 8008e66:	89bb      	ldrh	r3, [r7, #12]
 8008e68:	059b      	lsls	r3, r3, #22
 8008e6a:	d402      	bmi.n	8008e72 <_vfiprintf_r+0x206>
 8008e6c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008e6e:	f7ff fc6b 	bl	8008748 <__retarget_lock_release_recursive>
 8008e72:	89bb      	ldrh	r3, [r7, #12]
 8008e74:	065b      	lsls	r3, r3, #25
 8008e76:	d500      	bpl.n	8008e7a <_vfiprintf_r+0x20e>
 8008e78:	e71d      	b.n	8008cb6 <_vfiprintf_r+0x4a>
 8008e7a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008e7c:	e71d      	b.n	8008cba <_vfiprintf_r+0x4e>
 8008e7e:	aa07      	add	r2, sp, #28
 8008e80:	9200      	str	r2, [sp, #0]
 8008e82:	0021      	movs	r1, r4
 8008e84:	003a      	movs	r2, r7
 8008e86:	4b06      	ldr	r3, [pc, #24]	; (8008ea0 <_vfiprintf_r+0x234>)
 8008e88:	9803      	ldr	r0, [sp, #12]
 8008e8a:	f000 f87b 	bl	8008f84 <_printf_i>
 8008e8e:	e7e3      	b.n	8008e58 <_vfiprintf_r+0x1ec>
 8008e90:	08009959 	.word	0x08009959
 8008e94:	0800995f 	.word	0x0800995f
 8008e98:	08009963 	.word	0x08009963
 8008e9c:	00000000 	.word	0x00000000
 8008ea0:	08008c47 	.word	0x08008c47

08008ea4 <_printf_common>:
 8008ea4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ea6:	0016      	movs	r6, r2
 8008ea8:	9301      	str	r3, [sp, #4]
 8008eaa:	688a      	ldr	r2, [r1, #8]
 8008eac:	690b      	ldr	r3, [r1, #16]
 8008eae:	000c      	movs	r4, r1
 8008eb0:	9000      	str	r0, [sp, #0]
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	da00      	bge.n	8008eb8 <_printf_common+0x14>
 8008eb6:	0013      	movs	r3, r2
 8008eb8:	0022      	movs	r2, r4
 8008eba:	6033      	str	r3, [r6, #0]
 8008ebc:	3243      	adds	r2, #67	; 0x43
 8008ebe:	7812      	ldrb	r2, [r2, #0]
 8008ec0:	2a00      	cmp	r2, #0
 8008ec2:	d001      	beq.n	8008ec8 <_printf_common+0x24>
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	6033      	str	r3, [r6, #0]
 8008ec8:	6823      	ldr	r3, [r4, #0]
 8008eca:	069b      	lsls	r3, r3, #26
 8008ecc:	d502      	bpl.n	8008ed4 <_printf_common+0x30>
 8008ece:	6833      	ldr	r3, [r6, #0]
 8008ed0:	3302      	adds	r3, #2
 8008ed2:	6033      	str	r3, [r6, #0]
 8008ed4:	6822      	ldr	r2, [r4, #0]
 8008ed6:	2306      	movs	r3, #6
 8008ed8:	0015      	movs	r5, r2
 8008eda:	401d      	ands	r5, r3
 8008edc:	421a      	tst	r2, r3
 8008ede:	d027      	beq.n	8008f30 <_printf_common+0x8c>
 8008ee0:	0023      	movs	r3, r4
 8008ee2:	3343      	adds	r3, #67	; 0x43
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	1e5a      	subs	r2, r3, #1
 8008ee8:	4193      	sbcs	r3, r2
 8008eea:	6822      	ldr	r2, [r4, #0]
 8008eec:	0692      	lsls	r2, r2, #26
 8008eee:	d430      	bmi.n	8008f52 <_printf_common+0xae>
 8008ef0:	0022      	movs	r2, r4
 8008ef2:	9901      	ldr	r1, [sp, #4]
 8008ef4:	9800      	ldr	r0, [sp, #0]
 8008ef6:	9d08      	ldr	r5, [sp, #32]
 8008ef8:	3243      	adds	r2, #67	; 0x43
 8008efa:	47a8      	blx	r5
 8008efc:	3001      	adds	r0, #1
 8008efe:	d025      	beq.n	8008f4c <_printf_common+0xa8>
 8008f00:	2206      	movs	r2, #6
 8008f02:	6823      	ldr	r3, [r4, #0]
 8008f04:	2500      	movs	r5, #0
 8008f06:	4013      	ands	r3, r2
 8008f08:	2b04      	cmp	r3, #4
 8008f0a:	d105      	bne.n	8008f18 <_printf_common+0x74>
 8008f0c:	6833      	ldr	r3, [r6, #0]
 8008f0e:	68e5      	ldr	r5, [r4, #12]
 8008f10:	1aed      	subs	r5, r5, r3
 8008f12:	43eb      	mvns	r3, r5
 8008f14:	17db      	asrs	r3, r3, #31
 8008f16:	401d      	ands	r5, r3
 8008f18:	68a3      	ldr	r3, [r4, #8]
 8008f1a:	6922      	ldr	r2, [r4, #16]
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	dd01      	ble.n	8008f24 <_printf_common+0x80>
 8008f20:	1a9b      	subs	r3, r3, r2
 8008f22:	18ed      	adds	r5, r5, r3
 8008f24:	2600      	movs	r6, #0
 8008f26:	42b5      	cmp	r5, r6
 8008f28:	d120      	bne.n	8008f6c <_printf_common+0xc8>
 8008f2a:	2000      	movs	r0, #0
 8008f2c:	e010      	b.n	8008f50 <_printf_common+0xac>
 8008f2e:	3501      	adds	r5, #1
 8008f30:	68e3      	ldr	r3, [r4, #12]
 8008f32:	6832      	ldr	r2, [r6, #0]
 8008f34:	1a9b      	subs	r3, r3, r2
 8008f36:	42ab      	cmp	r3, r5
 8008f38:	ddd2      	ble.n	8008ee0 <_printf_common+0x3c>
 8008f3a:	0022      	movs	r2, r4
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	9901      	ldr	r1, [sp, #4]
 8008f40:	9800      	ldr	r0, [sp, #0]
 8008f42:	9f08      	ldr	r7, [sp, #32]
 8008f44:	3219      	adds	r2, #25
 8008f46:	47b8      	blx	r7
 8008f48:	3001      	adds	r0, #1
 8008f4a:	d1f0      	bne.n	8008f2e <_printf_common+0x8a>
 8008f4c:	2001      	movs	r0, #1
 8008f4e:	4240      	negs	r0, r0
 8008f50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008f52:	2030      	movs	r0, #48	; 0x30
 8008f54:	18e1      	adds	r1, r4, r3
 8008f56:	3143      	adds	r1, #67	; 0x43
 8008f58:	7008      	strb	r0, [r1, #0]
 8008f5a:	0021      	movs	r1, r4
 8008f5c:	1c5a      	adds	r2, r3, #1
 8008f5e:	3145      	adds	r1, #69	; 0x45
 8008f60:	7809      	ldrb	r1, [r1, #0]
 8008f62:	18a2      	adds	r2, r4, r2
 8008f64:	3243      	adds	r2, #67	; 0x43
 8008f66:	3302      	adds	r3, #2
 8008f68:	7011      	strb	r1, [r2, #0]
 8008f6a:	e7c1      	b.n	8008ef0 <_printf_common+0x4c>
 8008f6c:	0022      	movs	r2, r4
 8008f6e:	2301      	movs	r3, #1
 8008f70:	9901      	ldr	r1, [sp, #4]
 8008f72:	9800      	ldr	r0, [sp, #0]
 8008f74:	9f08      	ldr	r7, [sp, #32]
 8008f76:	321a      	adds	r2, #26
 8008f78:	47b8      	blx	r7
 8008f7a:	3001      	adds	r0, #1
 8008f7c:	d0e6      	beq.n	8008f4c <_printf_common+0xa8>
 8008f7e:	3601      	adds	r6, #1
 8008f80:	e7d1      	b.n	8008f26 <_printf_common+0x82>
	...

08008f84 <_printf_i>:
 8008f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f86:	b08b      	sub	sp, #44	; 0x2c
 8008f88:	9206      	str	r2, [sp, #24]
 8008f8a:	000a      	movs	r2, r1
 8008f8c:	3243      	adds	r2, #67	; 0x43
 8008f8e:	9307      	str	r3, [sp, #28]
 8008f90:	9005      	str	r0, [sp, #20]
 8008f92:	9204      	str	r2, [sp, #16]
 8008f94:	7e0a      	ldrb	r2, [r1, #24]
 8008f96:	000c      	movs	r4, r1
 8008f98:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f9a:	2a78      	cmp	r2, #120	; 0x78
 8008f9c:	d809      	bhi.n	8008fb2 <_printf_i+0x2e>
 8008f9e:	2a62      	cmp	r2, #98	; 0x62
 8008fa0:	d80b      	bhi.n	8008fba <_printf_i+0x36>
 8008fa2:	2a00      	cmp	r2, #0
 8008fa4:	d100      	bne.n	8008fa8 <_printf_i+0x24>
 8008fa6:	e0be      	b.n	8009126 <_printf_i+0x1a2>
 8008fa8:	497c      	ldr	r1, [pc, #496]	; (800919c <_printf_i+0x218>)
 8008faa:	9103      	str	r1, [sp, #12]
 8008fac:	2a58      	cmp	r2, #88	; 0x58
 8008fae:	d100      	bne.n	8008fb2 <_printf_i+0x2e>
 8008fb0:	e093      	b.n	80090da <_printf_i+0x156>
 8008fb2:	0026      	movs	r6, r4
 8008fb4:	3642      	adds	r6, #66	; 0x42
 8008fb6:	7032      	strb	r2, [r6, #0]
 8008fb8:	e022      	b.n	8009000 <_printf_i+0x7c>
 8008fba:	0010      	movs	r0, r2
 8008fbc:	3863      	subs	r0, #99	; 0x63
 8008fbe:	2815      	cmp	r0, #21
 8008fc0:	d8f7      	bhi.n	8008fb2 <_printf_i+0x2e>
 8008fc2:	f7f7 f8ab 	bl	800011c <__gnu_thumb1_case_shi>
 8008fc6:	0016      	.short	0x0016
 8008fc8:	fff6001f 	.word	0xfff6001f
 8008fcc:	fff6fff6 	.word	0xfff6fff6
 8008fd0:	001ffff6 	.word	0x001ffff6
 8008fd4:	fff6fff6 	.word	0xfff6fff6
 8008fd8:	fff6fff6 	.word	0xfff6fff6
 8008fdc:	003600a3 	.word	0x003600a3
 8008fe0:	fff60083 	.word	0xfff60083
 8008fe4:	00b4fff6 	.word	0x00b4fff6
 8008fe8:	0036fff6 	.word	0x0036fff6
 8008fec:	fff6fff6 	.word	0xfff6fff6
 8008ff0:	0087      	.short	0x0087
 8008ff2:	0026      	movs	r6, r4
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	3642      	adds	r6, #66	; 0x42
 8008ff8:	1d11      	adds	r1, r2, #4
 8008ffa:	6019      	str	r1, [r3, #0]
 8008ffc:	6813      	ldr	r3, [r2, #0]
 8008ffe:	7033      	strb	r3, [r6, #0]
 8009000:	2301      	movs	r3, #1
 8009002:	e0a2      	b.n	800914a <_printf_i+0x1c6>
 8009004:	6818      	ldr	r0, [r3, #0]
 8009006:	6809      	ldr	r1, [r1, #0]
 8009008:	1d02      	adds	r2, r0, #4
 800900a:	060d      	lsls	r5, r1, #24
 800900c:	d50b      	bpl.n	8009026 <_printf_i+0xa2>
 800900e:	6805      	ldr	r5, [r0, #0]
 8009010:	601a      	str	r2, [r3, #0]
 8009012:	2d00      	cmp	r5, #0
 8009014:	da03      	bge.n	800901e <_printf_i+0x9a>
 8009016:	232d      	movs	r3, #45	; 0x2d
 8009018:	9a04      	ldr	r2, [sp, #16]
 800901a:	426d      	negs	r5, r5
 800901c:	7013      	strb	r3, [r2, #0]
 800901e:	4b5f      	ldr	r3, [pc, #380]	; (800919c <_printf_i+0x218>)
 8009020:	270a      	movs	r7, #10
 8009022:	9303      	str	r3, [sp, #12]
 8009024:	e01b      	b.n	800905e <_printf_i+0xda>
 8009026:	6805      	ldr	r5, [r0, #0]
 8009028:	601a      	str	r2, [r3, #0]
 800902a:	0649      	lsls	r1, r1, #25
 800902c:	d5f1      	bpl.n	8009012 <_printf_i+0x8e>
 800902e:	b22d      	sxth	r5, r5
 8009030:	e7ef      	b.n	8009012 <_printf_i+0x8e>
 8009032:	680d      	ldr	r5, [r1, #0]
 8009034:	6819      	ldr	r1, [r3, #0]
 8009036:	1d08      	adds	r0, r1, #4
 8009038:	6018      	str	r0, [r3, #0]
 800903a:	062e      	lsls	r6, r5, #24
 800903c:	d501      	bpl.n	8009042 <_printf_i+0xbe>
 800903e:	680d      	ldr	r5, [r1, #0]
 8009040:	e003      	b.n	800904a <_printf_i+0xc6>
 8009042:	066d      	lsls	r5, r5, #25
 8009044:	d5fb      	bpl.n	800903e <_printf_i+0xba>
 8009046:	680d      	ldr	r5, [r1, #0]
 8009048:	b2ad      	uxth	r5, r5
 800904a:	4b54      	ldr	r3, [pc, #336]	; (800919c <_printf_i+0x218>)
 800904c:	2708      	movs	r7, #8
 800904e:	9303      	str	r3, [sp, #12]
 8009050:	2a6f      	cmp	r2, #111	; 0x6f
 8009052:	d000      	beq.n	8009056 <_printf_i+0xd2>
 8009054:	3702      	adds	r7, #2
 8009056:	0023      	movs	r3, r4
 8009058:	2200      	movs	r2, #0
 800905a:	3343      	adds	r3, #67	; 0x43
 800905c:	701a      	strb	r2, [r3, #0]
 800905e:	6863      	ldr	r3, [r4, #4]
 8009060:	60a3      	str	r3, [r4, #8]
 8009062:	2b00      	cmp	r3, #0
 8009064:	db03      	blt.n	800906e <_printf_i+0xea>
 8009066:	2104      	movs	r1, #4
 8009068:	6822      	ldr	r2, [r4, #0]
 800906a:	438a      	bics	r2, r1
 800906c:	6022      	str	r2, [r4, #0]
 800906e:	2d00      	cmp	r5, #0
 8009070:	d102      	bne.n	8009078 <_printf_i+0xf4>
 8009072:	9e04      	ldr	r6, [sp, #16]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d00c      	beq.n	8009092 <_printf_i+0x10e>
 8009078:	9e04      	ldr	r6, [sp, #16]
 800907a:	0028      	movs	r0, r5
 800907c:	0039      	movs	r1, r7
 800907e:	f7f7 f8dd 	bl	800023c <__aeabi_uidivmod>
 8009082:	9b03      	ldr	r3, [sp, #12]
 8009084:	3e01      	subs	r6, #1
 8009086:	5c5b      	ldrb	r3, [r3, r1]
 8009088:	7033      	strb	r3, [r6, #0]
 800908a:	002b      	movs	r3, r5
 800908c:	0005      	movs	r5, r0
 800908e:	429f      	cmp	r7, r3
 8009090:	d9f3      	bls.n	800907a <_printf_i+0xf6>
 8009092:	2f08      	cmp	r7, #8
 8009094:	d109      	bne.n	80090aa <_printf_i+0x126>
 8009096:	6823      	ldr	r3, [r4, #0]
 8009098:	07db      	lsls	r3, r3, #31
 800909a:	d506      	bpl.n	80090aa <_printf_i+0x126>
 800909c:	6862      	ldr	r2, [r4, #4]
 800909e:	6923      	ldr	r3, [r4, #16]
 80090a0:	429a      	cmp	r2, r3
 80090a2:	dc02      	bgt.n	80090aa <_printf_i+0x126>
 80090a4:	2330      	movs	r3, #48	; 0x30
 80090a6:	3e01      	subs	r6, #1
 80090a8:	7033      	strb	r3, [r6, #0]
 80090aa:	9b04      	ldr	r3, [sp, #16]
 80090ac:	1b9b      	subs	r3, r3, r6
 80090ae:	6123      	str	r3, [r4, #16]
 80090b0:	9b07      	ldr	r3, [sp, #28]
 80090b2:	0021      	movs	r1, r4
 80090b4:	9300      	str	r3, [sp, #0]
 80090b6:	9805      	ldr	r0, [sp, #20]
 80090b8:	9b06      	ldr	r3, [sp, #24]
 80090ba:	aa09      	add	r2, sp, #36	; 0x24
 80090bc:	f7ff fef2 	bl	8008ea4 <_printf_common>
 80090c0:	3001      	adds	r0, #1
 80090c2:	d147      	bne.n	8009154 <_printf_i+0x1d0>
 80090c4:	2001      	movs	r0, #1
 80090c6:	4240      	negs	r0, r0
 80090c8:	b00b      	add	sp, #44	; 0x2c
 80090ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090cc:	2220      	movs	r2, #32
 80090ce:	6809      	ldr	r1, [r1, #0]
 80090d0:	430a      	orrs	r2, r1
 80090d2:	6022      	str	r2, [r4, #0]
 80090d4:	2278      	movs	r2, #120	; 0x78
 80090d6:	4932      	ldr	r1, [pc, #200]	; (80091a0 <_printf_i+0x21c>)
 80090d8:	9103      	str	r1, [sp, #12]
 80090da:	0021      	movs	r1, r4
 80090dc:	3145      	adds	r1, #69	; 0x45
 80090de:	700a      	strb	r2, [r1, #0]
 80090e0:	6819      	ldr	r1, [r3, #0]
 80090e2:	6822      	ldr	r2, [r4, #0]
 80090e4:	c920      	ldmia	r1!, {r5}
 80090e6:	0610      	lsls	r0, r2, #24
 80090e8:	d402      	bmi.n	80090f0 <_printf_i+0x16c>
 80090ea:	0650      	lsls	r0, r2, #25
 80090ec:	d500      	bpl.n	80090f0 <_printf_i+0x16c>
 80090ee:	b2ad      	uxth	r5, r5
 80090f0:	6019      	str	r1, [r3, #0]
 80090f2:	07d3      	lsls	r3, r2, #31
 80090f4:	d502      	bpl.n	80090fc <_printf_i+0x178>
 80090f6:	2320      	movs	r3, #32
 80090f8:	4313      	orrs	r3, r2
 80090fa:	6023      	str	r3, [r4, #0]
 80090fc:	2710      	movs	r7, #16
 80090fe:	2d00      	cmp	r5, #0
 8009100:	d1a9      	bne.n	8009056 <_printf_i+0xd2>
 8009102:	2220      	movs	r2, #32
 8009104:	6823      	ldr	r3, [r4, #0]
 8009106:	4393      	bics	r3, r2
 8009108:	6023      	str	r3, [r4, #0]
 800910a:	e7a4      	b.n	8009056 <_printf_i+0xd2>
 800910c:	681a      	ldr	r2, [r3, #0]
 800910e:	680d      	ldr	r5, [r1, #0]
 8009110:	1d10      	adds	r0, r2, #4
 8009112:	6949      	ldr	r1, [r1, #20]
 8009114:	6018      	str	r0, [r3, #0]
 8009116:	6813      	ldr	r3, [r2, #0]
 8009118:	062e      	lsls	r6, r5, #24
 800911a:	d501      	bpl.n	8009120 <_printf_i+0x19c>
 800911c:	6019      	str	r1, [r3, #0]
 800911e:	e002      	b.n	8009126 <_printf_i+0x1a2>
 8009120:	066d      	lsls	r5, r5, #25
 8009122:	d5fb      	bpl.n	800911c <_printf_i+0x198>
 8009124:	8019      	strh	r1, [r3, #0]
 8009126:	2300      	movs	r3, #0
 8009128:	9e04      	ldr	r6, [sp, #16]
 800912a:	6123      	str	r3, [r4, #16]
 800912c:	e7c0      	b.n	80090b0 <_printf_i+0x12c>
 800912e:	681a      	ldr	r2, [r3, #0]
 8009130:	1d11      	adds	r1, r2, #4
 8009132:	6019      	str	r1, [r3, #0]
 8009134:	6816      	ldr	r6, [r2, #0]
 8009136:	2100      	movs	r1, #0
 8009138:	0030      	movs	r0, r6
 800913a:	6862      	ldr	r2, [r4, #4]
 800913c:	f000 f998 	bl	8009470 <memchr>
 8009140:	2800      	cmp	r0, #0
 8009142:	d001      	beq.n	8009148 <_printf_i+0x1c4>
 8009144:	1b80      	subs	r0, r0, r6
 8009146:	6060      	str	r0, [r4, #4]
 8009148:	6863      	ldr	r3, [r4, #4]
 800914a:	6123      	str	r3, [r4, #16]
 800914c:	2300      	movs	r3, #0
 800914e:	9a04      	ldr	r2, [sp, #16]
 8009150:	7013      	strb	r3, [r2, #0]
 8009152:	e7ad      	b.n	80090b0 <_printf_i+0x12c>
 8009154:	0032      	movs	r2, r6
 8009156:	6923      	ldr	r3, [r4, #16]
 8009158:	9906      	ldr	r1, [sp, #24]
 800915a:	9805      	ldr	r0, [sp, #20]
 800915c:	9d07      	ldr	r5, [sp, #28]
 800915e:	47a8      	blx	r5
 8009160:	3001      	adds	r0, #1
 8009162:	d0af      	beq.n	80090c4 <_printf_i+0x140>
 8009164:	6823      	ldr	r3, [r4, #0]
 8009166:	079b      	lsls	r3, r3, #30
 8009168:	d415      	bmi.n	8009196 <_printf_i+0x212>
 800916a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800916c:	68e0      	ldr	r0, [r4, #12]
 800916e:	4298      	cmp	r0, r3
 8009170:	daaa      	bge.n	80090c8 <_printf_i+0x144>
 8009172:	0018      	movs	r0, r3
 8009174:	e7a8      	b.n	80090c8 <_printf_i+0x144>
 8009176:	0022      	movs	r2, r4
 8009178:	2301      	movs	r3, #1
 800917a:	9906      	ldr	r1, [sp, #24]
 800917c:	9805      	ldr	r0, [sp, #20]
 800917e:	9e07      	ldr	r6, [sp, #28]
 8009180:	3219      	adds	r2, #25
 8009182:	47b0      	blx	r6
 8009184:	3001      	adds	r0, #1
 8009186:	d09d      	beq.n	80090c4 <_printf_i+0x140>
 8009188:	3501      	adds	r5, #1
 800918a:	68e3      	ldr	r3, [r4, #12]
 800918c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800918e:	1a9b      	subs	r3, r3, r2
 8009190:	42ab      	cmp	r3, r5
 8009192:	dcf0      	bgt.n	8009176 <_printf_i+0x1f2>
 8009194:	e7e9      	b.n	800916a <_printf_i+0x1e6>
 8009196:	2500      	movs	r5, #0
 8009198:	e7f7      	b.n	800918a <_printf_i+0x206>
 800919a:	46c0      	nop			; (mov r8, r8)
 800919c:	0800996a 	.word	0x0800996a
 80091a0:	0800997b 	.word	0x0800997b

080091a4 <__sflush_r>:
 80091a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091a6:	898b      	ldrh	r3, [r1, #12]
 80091a8:	0005      	movs	r5, r0
 80091aa:	000c      	movs	r4, r1
 80091ac:	071a      	lsls	r2, r3, #28
 80091ae:	d45c      	bmi.n	800926a <__sflush_r+0xc6>
 80091b0:	684a      	ldr	r2, [r1, #4]
 80091b2:	2a00      	cmp	r2, #0
 80091b4:	dc04      	bgt.n	80091c0 <__sflush_r+0x1c>
 80091b6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80091b8:	2a00      	cmp	r2, #0
 80091ba:	dc01      	bgt.n	80091c0 <__sflush_r+0x1c>
 80091bc:	2000      	movs	r0, #0
 80091be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80091c0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80091c2:	2f00      	cmp	r7, #0
 80091c4:	d0fa      	beq.n	80091bc <__sflush_r+0x18>
 80091c6:	2200      	movs	r2, #0
 80091c8:	2080      	movs	r0, #128	; 0x80
 80091ca:	682e      	ldr	r6, [r5, #0]
 80091cc:	602a      	str	r2, [r5, #0]
 80091ce:	001a      	movs	r2, r3
 80091d0:	0140      	lsls	r0, r0, #5
 80091d2:	6a21      	ldr	r1, [r4, #32]
 80091d4:	4002      	ands	r2, r0
 80091d6:	4203      	tst	r3, r0
 80091d8:	d034      	beq.n	8009244 <__sflush_r+0xa0>
 80091da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80091dc:	89a3      	ldrh	r3, [r4, #12]
 80091de:	075b      	lsls	r3, r3, #29
 80091e0:	d506      	bpl.n	80091f0 <__sflush_r+0x4c>
 80091e2:	6863      	ldr	r3, [r4, #4]
 80091e4:	1ac0      	subs	r0, r0, r3
 80091e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d001      	beq.n	80091f0 <__sflush_r+0x4c>
 80091ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091ee:	1ac0      	subs	r0, r0, r3
 80091f0:	0002      	movs	r2, r0
 80091f2:	2300      	movs	r3, #0
 80091f4:	0028      	movs	r0, r5
 80091f6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80091f8:	6a21      	ldr	r1, [r4, #32]
 80091fa:	47b8      	blx	r7
 80091fc:	89a2      	ldrh	r2, [r4, #12]
 80091fe:	1c43      	adds	r3, r0, #1
 8009200:	d106      	bne.n	8009210 <__sflush_r+0x6c>
 8009202:	6829      	ldr	r1, [r5, #0]
 8009204:	291d      	cmp	r1, #29
 8009206:	d82c      	bhi.n	8009262 <__sflush_r+0xbe>
 8009208:	4b2a      	ldr	r3, [pc, #168]	; (80092b4 <__sflush_r+0x110>)
 800920a:	410b      	asrs	r3, r1
 800920c:	07db      	lsls	r3, r3, #31
 800920e:	d428      	bmi.n	8009262 <__sflush_r+0xbe>
 8009210:	2300      	movs	r3, #0
 8009212:	6063      	str	r3, [r4, #4]
 8009214:	6923      	ldr	r3, [r4, #16]
 8009216:	6023      	str	r3, [r4, #0]
 8009218:	04d2      	lsls	r2, r2, #19
 800921a:	d505      	bpl.n	8009228 <__sflush_r+0x84>
 800921c:	1c43      	adds	r3, r0, #1
 800921e:	d102      	bne.n	8009226 <__sflush_r+0x82>
 8009220:	682b      	ldr	r3, [r5, #0]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d100      	bne.n	8009228 <__sflush_r+0x84>
 8009226:	6560      	str	r0, [r4, #84]	; 0x54
 8009228:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800922a:	602e      	str	r6, [r5, #0]
 800922c:	2900      	cmp	r1, #0
 800922e:	d0c5      	beq.n	80091bc <__sflush_r+0x18>
 8009230:	0023      	movs	r3, r4
 8009232:	3344      	adds	r3, #68	; 0x44
 8009234:	4299      	cmp	r1, r3
 8009236:	d002      	beq.n	800923e <__sflush_r+0x9a>
 8009238:	0028      	movs	r0, r5
 800923a:	f7ff fa8f 	bl	800875c <_free_r>
 800923e:	2000      	movs	r0, #0
 8009240:	6360      	str	r0, [r4, #52]	; 0x34
 8009242:	e7bc      	b.n	80091be <__sflush_r+0x1a>
 8009244:	2301      	movs	r3, #1
 8009246:	0028      	movs	r0, r5
 8009248:	47b8      	blx	r7
 800924a:	1c43      	adds	r3, r0, #1
 800924c:	d1c6      	bne.n	80091dc <__sflush_r+0x38>
 800924e:	682b      	ldr	r3, [r5, #0]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d0c3      	beq.n	80091dc <__sflush_r+0x38>
 8009254:	2b1d      	cmp	r3, #29
 8009256:	d001      	beq.n	800925c <__sflush_r+0xb8>
 8009258:	2b16      	cmp	r3, #22
 800925a:	d101      	bne.n	8009260 <__sflush_r+0xbc>
 800925c:	602e      	str	r6, [r5, #0]
 800925e:	e7ad      	b.n	80091bc <__sflush_r+0x18>
 8009260:	89a2      	ldrh	r2, [r4, #12]
 8009262:	2340      	movs	r3, #64	; 0x40
 8009264:	4313      	orrs	r3, r2
 8009266:	81a3      	strh	r3, [r4, #12]
 8009268:	e7a9      	b.n	80091be <__sflush_r+0x1a>
 800926a:	690e      	ldr	r6, [r1, #16]
 800926c:	2e00      	cmp	r6, #0
 800926e:	d0a5      	beq.n	80091bc <__sflush_r+0x18>
 8009270:	680f      	ldr	r7, [r1, #0]
 8009272:	600e      	str	r6, [r1, #0]
 8009274:	1bba      	subs	r2, r7, r6
 8009276:	9201      	str	r2, [sp, #4]
 8009278:	2200      	movs	r2, #0
 800927a:	079b      	lsls	r3, r3, #30
 800927c:	d100      	bne.n	8009280 <__sflush_r+0xdc>
 800927e:	694a      	ldr	r2, [r1, #20]
 8009280:	60a2      	str	r2, [r4, #8]
 8009282:	9b01      	ldr	r3, [sp, #4]
 8009284:	2b00      	cmp	r3, #0
 8009286:	dd99      	ble.n	80091bc <__sflush_r+0x18>
 8009288:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800928a:	0032      	movs	r2, r6
 800928c:	001f      	movs	r7, r3
 800928e:	0028      	movs	r0, r5
 8009290:	9b01      	ldr	r3, [sp, #4]
 8009292:	6a21      	ldr	r1, [r4, #32]
 8009294:	47b8      	blx	r7
 8009296:	2800      	cmp	r0, #0
 8009298:	dc06      	bgt.n	80092a8 <__sflush_r+0x104>
 800929a:	2340      	movs	r3, #64	; 0x40
 800929c:	2001      	movs	r0, #1
 800929e:	89a2      	ldrh	r2, [r4, #12]
 80092a0:	4240      	negs	r0, r0
 80092a2:	4313      	orrs	r3, r2
 80092a4:	81a3      	strh	r3, [r4, #12]
 80092a6:	e78a      	b.n	80091be <__sflush_r+0x1a>
 80092a8:	9b01      	ldr	r3, [sp, #4]
 80092aa:	1836      	adds	r6, r6, r0
 80092ac:	1a1b      	subs	r3, r3, r0
 80092ae:	9301      	str	r3, [sp, #4]
 80092b0:	e7e7      	b.n	8009282 <__sflush_r+0xde>
 80092b2:	46c0      	nop			; (mov r8, r8)
 80092b4:	dfbffffe 	.word	0xdfbffffe

080092b8 <_fflush_r>:
 80092b8:	690b      	ldr	r3, [r1, #16]
 80092ba:	b570      	push	{r4, r5, r6, lr}
 80092bc:	0005      	movs	r5, r0
 80092be:	000c      	movs	r4, r1
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d102      	bne.n	80092ca <_fflush_r+0x12>
 80092c4:	2500      	movs	r5, #0
 80092c6:	0028      	movs	r0, r5
 80092c8:	bd70      	pop	{r4, r5, r6, pc}
 80092ca:	2800      	cmp	r0, #0
 80092cc:	d004      	beq.n	80092d8 <_fflush_r+0x20>
 80092ce:	6a03      	ldr	r3, [r0, #32]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d101      	bne.n	80092d8 <_fflush_r+0x20>
 80092d4:	f7fe ffec 	bl	80082b0 <__sinit>
 80092d8:	220c      	movs	r2, #12
 80092da:	5ea3      	ldrsh	r3, [r4, r2]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d0f1      	beq.n	80092c4 <_fflush_r+0xc>
 80092e0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80092e2:	07d2      	lsls	r2, r2, #31
 80092e4:	d404      	bmi.n	80092f0 <_fflush_r+0x38>
 80092e6:	059b      	lsls	r3, r3, #22
 80092e8:	d402      	bmi.n	80092f0 <_fflush_r+0x38>
 80092ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092ec:	f7ff fa2b 	bl	8008746 <__retarget_lock_acquire_recursive>
 80092f0:	0028      	movs	r0, r5
 80092f2:	0021      	movs	r1, r4
 80092f4:	f7ff ff56 	bl	80091a4 <__sflush_r>
 80092f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092fa:	0005      	movs	r5, r0
 80092fc:	07db      	lsls	r3, r3, #31
 80092fe:	d4e2      	bmi.n	80092c6 <_fflush_r+0xe>
 8009300:	89a3      	ldrh	r3, [r4, #12]
 8009302:	059b      	lsls	r3, r3, #22
 8009304:	d4df      	bmi.n	80092c6 <_fflush_r+0xe>
 8009306:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009308:	f7ff fa1e 	bl	8008748 <__retarget_lock_release_recursive>
 800930c:	e7db      	b.n	80092c6 <_fflush_r+0xe>
	...

08009310 <__swhatbuf_r>:
 8009310:	b570      	push	{r4, r5, r6, lr}
 8009312:	000e      	movs	r6, r1
 8009314:	001d      	movs	r5, r3
 8009316:	230e      	movs	r3, #14
 8009318:	5ec9      	ldrsh	r1, [r1, r3]
 800931a:	0014      	movs	r4, r2
 800931c:	b096      	sub	sp, #88	; 0x58
 800931e:	2900      	cmp	r1, #0
 8009320:	da0c      	bge.n	800933c <__swhatbuf_r+0x2c>
 8009322:	89b2      	ldrh	r2, [r6, #12]
 8009324:	2380      	movs	r3, #128	; 0x80
 8009326:	0011      	movs	r1, r2
 8009328:	4019      	ands	r1, r3
 800932a:	421a      	tst	r2, r3
 800932c:	d013      	beq.n	8009356 <__swhatbuf_r+0x46>
 800932e:	2100      	movs	r1, #0
 8009330:	3b40      	subs	r3, #64	; 0x40
 8009332:	2000      	movs	r0, #0
 8009334:	6029      	str	r1, [r5, #0]
 8009336:	6023      	str	r3, [r4, #0]
 8009338:	b016      	add	sp, #88	; 0x58
 800933a:	bd70      	pop	{r4, r5, r6, pc}
 800933c:	466a      	mov	r2, sp
 800933e:	f000 f861 	bl	8009404 <_fstat_r>
 8009342:	2800      	cmp	r0, #0
 8009344:	dbed      	blt.n	8009322 <__swhatbuf_r+0x12>
 8009346:	23f0      	movs	r3, #240	; 0xf0
 8009348:	9901      	ldr	r1, [sp, #4]
 800934a:	021b      	lsls	r3, r3, #8
 800934c:	4019      	ands	r1, r3
 800934e:	4b03      	ldr	r3, [pc, #12]	; (800935c <__swhatbuf_r+0x4c>)
 8009350:	18c9      	adds	r1, r1, r3
 8009352:	424b      	negs	r3, r1
 8009354:	4159      	adcs	r1, r3
 8009356:	2380      	movs	r3, #128	; 0x80
 8009358:	00db      	lsls	r3, r3, #3
 800935a:	e7ea      	b.n	8009332 <__swhatbuf_r+0x22>
 800935c:	ffffe000 	.word	0xffffe000

08009360 <__smakebuf_r>:
 8009360:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009362:	2602      	movs	r6, #2
 8009364:	898b      	ldrh	r3, [r1, #12]
 8009366:	0005      	movs	r5, r0
 8009368:	000c      	movs	r4, r1
 800936a:	4233      	tst	r3, r6
 800936c:	d006      	beq.n	800937c <__smakebuf_r+0x1c>
 800936e:	0023      	movs	r3, r4
 8009370:	3347      	adds	r3, #71	; 0x47
 8009372:	6023      	str	r3, [r4, #0]
 8009374:	6123      	str	r3, [r4, #16]
 8009376:	2301      	movs	r3, #1
 8009378:	6163      	str	r3, [r4, #20]
 800937a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800937c:	466a      	mov	r2, sp
 800937e:	ab01      	add	r3, sp, #4
 8009380:	f7ff ffc6 	bl	8009310 <__swhatbuf_r>
 8009384:	9900      	ldr	r1, [sp, #0]
 8009386:	0007      	movs	r7, r0
 8009388:	0028      	movs	r0, r5
 800938a:	f7ff fa53 	bl	8008834 <_malloc_r>
 800938e:	2800      	cmp	r0, #0
 8009390:	d108      	bne.n	80093a4 <__smakebuf_r+0x44>
 8009392:	220c      	movs	r2, #12
 8009394:	5ea3      	ldrsh	r3, [r4, r2]
 8009396:	059a      	lsls	r2, r3, #22
 8009398:	d4ef      	bmi.n	800937a <__smakebuf_r+0x1a>
 800939a:	2203      	movs	r2, #3
 800939c:	4393      	bics	r3, r2
 800939e:	431e      	orrs	r6, r3
 80093a0:	81a6      	strh	r6, [r4, #12]
 80093a2:	e7e4      	b.n	800936e <__smakebuf_r+0xe>
 80093a4:	2380      	movs	r3, #128	; 0x80
 80093a6:	89a2      	ldrh	r2, [r4, #12]
 80093a8:	6020      	str	r0, [r4, #0]
 80093aa:	4313      	orrs	r3, r2
 80093ac:	81a3      	strh	r3, [r4, #12]
 80093ae:	9b00      	ldr	r3, [sp, #0]
 80093b0:	6120      	str	r0, [r4, #16]
 80093b2:	6163      	str	r3, [r4, #20]
 80093b4:	9b01      	ldr	r3, [sp, #4]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d00c      	beq.n	80093d4 <__smakebuf_r+0x74>
 80093ba:	0028      	movs	r0, r5
 80093bc:	230e      	movs	r3, #14
 80093be:	5ee1      	ldrsh	r1, [r4, r3]
 80093c0:	f000 f832 	bl	8009428 <_isatty_r>
 80093c4:	2800      	cmp	r0, #0
 80093c6:	d005      	beq.n	80093d4 <__smakebuf_r+0x74>
 80093c8:	2303      	movs	r3, #3
 80093ca:	89a2      	ldrh	r2, [r4, #12]
 80093cc:	439a      	bics	r2, r3
 80093ce:	3b02      	subs	r3, #2
 80093d0:	4313      	orrs	r3, r2
 80093d2:	81a3      	strh	r3, [r4, #12]
 80093d4:	89a3      	ldrh	r3, [r4, #12]
 80093d6:	433b      	orrs	r3, r7
 80093d8:	81a3      	strh	r3, [r4, #12]
 80093da:	e7ce      	b.n	800937a <__smakebuf_r+0x1a>

080093dc <memmove>:
 80093dc:	b510      	push	{r4, lr}
 80093de:	4288      	cmp	r0, r1
 80093e0:	d902      	bls.n	80093e8 <memmove+0xc>
 80093e2:	188b      	adds	r3, r1, r2
 80093e4:	4298      	cmp	r0, r3
 80093e6:	d303      	bcc.n	80093f0 <memmove+0x14>
 80093e8:	2300      	movs	r3, #0
 80093ea:	e007      	b.n	80093fc <memmove+0x20>
 80093ec:	5c8b      	ldrb	r3, [r1, r2]
 80093ee:	5483      	strb	r3, [r0, r2]
 80093f0:	3a01      	subs	r2, #1
 80093f2:	d2fb      	bcs.n	80093ec <memmove+0x10>
 80093f4:	bd10      	pop	{r4, pc}
 80093f6:	5ccc      	ldrb	r4, [r1, r3]
 80093f8:	54c4      	strb	r4, [r0, r3]
 80093fa:	3301      	adds	r3, #1
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d1fa      	bne.n	80093f6 <memmove+0x1a>
 8009400:	e7f8      	b.n	80093f4 <memmove+0x18>
	...

08009404 <_fstat_r>:
 8009404:	2300      	movs	r3, #0
 8009406:	b570      	push	{r4, r5, r6, lr}
 8009408:	4d06      	ldr	r5, [pc, #24]	; (8009424 <_fstat_r+0x20>)
 800940a:	0004      	movs	r4, r0
 800940c:	0008      	movs	r0, r1
 800940e:	0011      	movs	r1, r2
 8009410:	602b      	str	r3, [r5, #0]
 8009412:	f7f7 fa36 	bl	8000882 <_fstat>
 8009416:	1c43      	adds	r3, r0, #1
 8009418:	d103      	bne.n	8009422 <_fstat_r+0x1e>
 800941a:	682b      	ldr	r3, [r5, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d000      	beq.n	8009422 <_fstat_r+0x1e>
 8009420:	6023      	str	r3, [r4, #0]
 8009422:	bd70      	pop	{r4, r5, r6, pc}
 8009424:	20005990 	.word	0x20005990

08009428 <_isatty_r>:
 8009428:	2300      	movs	r3, #0
 800942a:	b570      	push	{r4, r5, r6, lr}
 800942c:	4d06      	ldr	r5, [pc, #24]	; (8009448 <_isatty_r+0x20>)
 800942e:	0004      	movs	r4, r0
 8009430:	0008      	movs	r0, r1
 8009432:	602b      	str	r3, [r5, #0]
 8009434:	f7f7 fa33 	bl	800089e <_isatty>
 8009438:	1c43      	adds	r3, r0, #1
 800943a:	d103      	bne.n	8009444 <_isatty_r+0x1c>
 800943c:	682b      	ldr	r3, [r5, #0]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d000      	beq.n	8009444 <_isatty_r+0x1c>
 8009442:	6023      	str	r3, [r4, #0]
 8009444:	bd70      	pop	{r4, r5, r6, pc}
 8009446:	46c0      	nop			; (mov r8, r8)
 8009448:	20005990 	.word	0x20005990

0800944c <_sbrk_r>:
 800944c:	2300      	movs	r3, #0
 800944e:	b570      	push	{r4, r5, r6, lr}
 8009450:	4d06      	ldr	r5, [pc, #24]	; (800946c <_sbrk_r+0x20>)
 8009452:	0004      	movs	r4, r0
 8009454:	0008      	movs	r0, r1
 8009456:	602b      	str	r3, [r5, #0]
 8009458:	f7f7 fa36 	bl	80008c8 <_sbrk>
 800945c:	1c43      	adds	r3, r0, #1
 800945e:	d103      	bne.n	8009468 <_sbrk_r+0x1c>
 8009460:	682b      	ldr	r3, [r5, #0]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d000      	beq.n	8009468 <_sbrk_r+0x1c>
 8009466:	6023      	str	r3, [r4, #0]
 8009468:	bd70      	pop	{r4, r5, r6, pc}
 800946a:	46c0      	nop			; (mov r8, r8)
 800946c:	20005990 	.word	0x20005990

08009470 <memchr>:
 8009470:	b2c9      	uxtb	r1, r1
 8009472:	1882      	adds	r2, r0, r2
 8009474:	4290      	cmp	r0, r2
 8009476:	d101      	bne.n	800947c <memchr+0xc>
 8009478:	2000      	movs	r0, #0
 800947a:	4770      	bx	lr
 800947c:	7803      	ldrb	r3, [r0, #0]
 800947e:	428b      	cmp	r3, r1
 8009480:	d0fb      	beq.n	800947a <memchr+0xa>
 8009482:	3001      	adds	r0, #1
 8009484:	e7f6      	b.n	8009474 <memchr+0x4>

08009486 <_realloc_r>:
 8009486:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009488:	0007      	movs	r7, r0
 800948a:	000e      	movs	r6, r1
 800948c:	0014      	movs	r4, r2
 800948e:	2900      	cmp	r1, #0
 8009490:	d105      	bne.n	800949e <_realloc_r+0x18>
 8009492:	0011      	movs	r1, r2
 8009494:	f7ff f9ce 	bl	8008834 <_malloc_r>
 8009498:	0005      	movs	r5, r0
 800949a:	0028      	movs	r0, r5
 800949c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800949e:	2a00      	cmp	r2, #0
 80094a0:	d103      	bne.n	80094aa <_realloc_r+0x24>
 80094a2:	f7ff f95b 	bl	800875c <_free_r>
 80094a6:	0025      	movs	r5, r4
 80094a8:	e7f7      	b.n	800949a <_realloc_r+0x14>
 80094aa:	f000 f81b 	bl	80094e4 <_malloc_usable_size_r>
 80094ae:	9001      	str	r0, [sp, #4]
 80094b0:	4284      	cmp	r4, r0
 80094b2:	d803      	bhi.n	80094bc <_realloc_r+0x36>
 80094b4:	0035      	movs	r5, r6
 80094b6:	0843      	lsrs	r3, r0, #1
 80094b8:	42a3      	cmp	r3, r4
 80094ba:	d3ee      	bcc.n	800949a <_realloc_r+0x14>
 80094bc:	0021      	movs	r1, r4
 80094be:	0038      	movs	r0, r7
 80094c0:	f7ff f9b8 	bl	8008834 <_malloc_r>
 80094c4:	1e05      	subs	r5, r0, #0
 80094c6:	d0e8      	beq.n	800949a <_realloc_r+0x14>
 80094c8:	9b01      	ldr	r3, [sp, #4]
 80094ca:	0022      	movs	r2, r4
 80094cc:	429c      	cmp	r4, r3
 80094ce:	d900      	bls.n	80094d2 <_realloc_r+0x4c>
 80094d0:	001a      	movs	r2, r3
 80094d2:	0031      	movs	r1, r6
 80094d4:	0028      	movs	r0, r5
 80094d6:	f7ff f938 	bl	800874a <memcpy>
 80094da:	0031      	movs	r1, r6
 80094dc:	0038      	movs	r0, r7
 80094de:	f7ff f93d 	bl	800875c <_free_r>
 80094e2:	e7da      	b.n	800949a <_realloc_r+0x14>

080094e4 <_malloc_usable_size_r>:
 80094e4:	1f0b      	subs	r3, r1, #4
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	1f18      	subs	r0, r3, #4
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	da01      	bge.n	80094f2 <_malloc_usable_size_r+0xe>
 80094ee:	580b      	ldr	r3, [r1, r0]
 80094f0:	18c0      	adds	r0, r0, r3
 80094f2:	4770      	bx	lr

080094f4 <_init>:
 80094f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094f6:	46c0      	nop			; (mov r8, r8)
 80094f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094fa:	bc08      	pop	{r3}
 80094fc:	469e      	mov	lr, r3
 80094fe:	4770      	bx	lr

08009500 <_fini>:
 8009500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009502:	46c0      	nop			; (mov r8, r8)
 8009504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009506:	bc08      	pop	{r3}
 8009508:	469e      	mov	lr, r3
 800950a:	4770      	bx	lr
